
PruebaTFG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006aa8  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  08006c80  08006c80  00016c80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e68  08006e68  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  08006e68  08006e68  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006e68  08006e68  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e68  08006e68  00016e68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006e6c  08006e6c  00016e6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08006e70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000232c  20000018  08006e88  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002344  08006e88  00022344  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013bea  00000000  00000000  0002008b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a48  00000000  00000000  00033c75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001388  00000000  00000000  000366c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f07  00000000  00000000  00037a48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000284d5  00000000  00000000  0003894f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000152df  00000000  00000000  00060e24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001102df  00000000  00000000  00076103  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000578c  00000000  00000000  001863e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  0018bb70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000018 	.word	0x20000018
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08006c68 	.word	0x08006c68

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000001c 	.word	0x2000001c
 8000214:	08006c68 	.word	0x08006c68

08000218 <__aeabi_dmul>:
 8000218:	b570      	push	{r4, r5, r6, lr}
 800021a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800021e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000222:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000226:	bf1d      	ittte	ne
 8000228:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800022c:	ea94 0f0c 	teqne	r4, ip
 8000230:	ea95 0f0c 	teqne	r5, ip
 8000234:	f000 f8de 	bleq	80003f4 <__aeabi_dmul+0x1dc>
 8000238:	442c      	add	r4, r5
 800023a:	ea81 0603 	eor.w	r6, r1, r3
 800023e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000242:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000246:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800024a:	bf18      	it	ne
 800024c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000250:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000254:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000258:	d038      	beq.n	80002cc <__aeabi_dmul+0xb4>
 800025a:	fba0 ce02 	umull	ip, lr, r0, r2
 800025e:	f04f 0500 	mov.w	r5, #0
 8000262:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000266:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800026a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800026e:	f04f 0600 	mov.w	r6, #0
 8000272:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000276:	f09c 0f00 	teq	ip, #0
 800027a:	bf18      	it	ne
 800027c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000280:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000284:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000288:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800028c:	d204      	bcs.n	8000298 <__aeabi_dmul+0x80>
 800028e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000292:	416d      	adcs	r5, r5
 8000294:	eb46 0606 	adc.w	r6, r6, r6
 8000298:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800029c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80002b0:	bf88      	it	hi
 80002b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80002b6:	d81e      	bhi.n	80002f6 <__aeabi_dmul+0xde>
 80002b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80002bc:	bf08      	it	eq
 80002be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002c2:	f150 0000 	adcs.w	r0, r0, #0
 80002c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ca:	bd70      	pop	{r4, r5, r6, pc}
 80002cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80002d0:	ea46 0101 	orr.w	r1, r6, r1
 80002d4:	ea40 0002 	orr.w	r0, r0, r2
 80002d8:	ea81 0103 	eor.w	r1, r1, r3
 80002dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002e0:	bfc2      	ittt	gt
 80002e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002ea:	bd70      	popgt	{r4, r5, r6, pc}
 80002ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002f0:	f04f 0e00 	mov.w	lr, #0
 80002f4:	3c01      	subs	r4, #1
 80002f6:	f300 80ab 	bgt.w	8000450 <__aeabi_dmul+0x238>
 80002fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002fe:	bfde      	ittt	le
 8000300:	2000      	movle	r0, #0
 8000302:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000306:	bd70      	pople	{r4, r5, r6, pc}
 8000308:	f1c4 0400 	rsb	r4, r4, #0
 800030c:	3c20      	subs	r4, #32
 800030e:	da35      	bge.n	800037c <__aeabi_dmul+0x164>
 8000310:	340c      	adds	r4, #12
 8000312:	dc1b      	bgt.n	800034c <__aeabi_dmul+0x134>
 8000314:	f104 0414 	add.w	r4, r4, #20
 8000318:	f1c4 0520 	rsb	r5, r4, #32
 800031c:	fa00 f305 	lsl.w	r3, r0, r5
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f205 	lsl.w	r2, r1, r5
 8000328:	ea40 0002 	orr.w	r0, r0, r2
 800032c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000330:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000334:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000338:	fa21 f604 	lsr.w	r6, r1, r4
 800033c:	eb42 0106 	adc.w	r1, r2, r6
 8000340:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000344:	bf08      	it	eq
 8000346:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800034a:	bd70      	pop	{r4, r5, r6, pc}
 800034c:	f1c4 040c 	rsb	r4, r4, #12
 8000350:	f1c4 0520 	rsb	r5, r4, #32
 8000354:	fa00 f304 	lsl.w	r3, r0, r4
 8000358:	fa20 f005 	lsr.w	r0, r0, r5
 800035c:	fa01 f204 	lsl.w	r2, r1, r4
 8000360:	ea40 0002 	orr.w	r0, r0, r2
 8000364:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000368:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000374:	bf08      	it	eq
 8000376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f1c4 0520 	rsb	r5, r4, #32
 8000380:	fa00 f205 	lsl.w	r2, r0, r5
 8000384:	ea4e 0e02 	orr.w	lr, lr, r2
 8000388:	fa20 f304 	lsr.w	r3, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea43 0302 	orr.w	r3, r3, r2
 8000394:	fa21 f004 	lsr.w	r0, r1, r4
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800039c:	fa21 f204 	lsr.w	r2, r1, r4
 80003a0:	ea20 0002 	bic.w	r0, r0, r2
 80003a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f094 0f00 	teq	r4, #0
 80003b8:	d10f      	bne.n	80003da <__aeabi_dmul+0x1c2>
 80003ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80003be:	0040      	lsls	r0, r0, #1
 80003c0:	eb41 0101 	adc.w	r1, r1, r1
 80003c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003c8:	bf08      	it	eq
 80003ca:	3c01      	subeq	r4, #1
 80003cc:	d0f7      	beq.n	80003be <__aeabi_dmul+0x1a6>
 80003ce:	ea41 0106 	orr.w	r1, r1, r6
 80003d2:	f095 0f00 	teq	r5, #0
 80003d6:	bf18      	it	ne
 80003d8:	4770      	bxne	lr
 80003da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003de:	0052      	lsls	r2, r2, #1
 80003e0:	eb43 0303 	adc.w	r3, r3, r3
 80003e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003e8:	bf08      	it	eq
 80003ea:	3d01      	subeq	r5, #1
 80003ec:	d0f7      	beq.n	80003de <__aeabi_dmul+0x1c6>
 80003ee:	ea43 0306 	orr.w	r3, r3, r6
 80003f2:	4770      	bx	lr
 80003f4:	ea94 0f0c 	teq	r4, ip
 80003f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003fc:	bf18      	it	ne
 80003fe:	ea95 0f0c 	teqne	r5, ip
 8000402:	d00c      	beq.n	800041e <__aeabi_dmul+0x206>
 8000404:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000408:	bf18      	it	ne
 800040a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800040e:	d1d1      	bne.n	80003b4 <__aeabi_dmul+0x19c>
 8000410:	ea81 0103 	eor.w	r1, r1, r3
 8000414:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000418:	f04f 0000 	mov.w	r0, #0
 800041c:	bd70      	pop	{r4, r5, r6, pc}
 800041e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000422:	bf06      	itte	eq
 8000424:	4610      	moveq	r0, r2
 8000426:	4619      	moveq	r1, r3
 8000428:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800042c:	d019      	beq.n	8000462 <__aeabi_dmul+0x24a>
 800042e:	ea94 0f0c 	teq	r4, ip
 8000432:	d102      	bne.n	800043a <__aeabi_dmul+0x222>
 8000434:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000438:	d113      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800043a:	ea95 0f0c 	teq	r5, ip
 800043e:	d105      	bne.n	800044c <__aeabi_dmul+0x234>
 8000440:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000444:	bf1c      	itt	ne
 8000446:	4610      	movne	r0, r2
 8000448:	4619      	movne	r1, r3
 800044a:	d10a      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800044c:	ea81 0103 	eor.w	r1, r1, r3
 8000450:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000454:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd70      	pop	{r4, r5, r6, pc}
 8000462:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000466:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800046a:	bd70      	pop	{r4, r5, r6, pc}

0800046c <__aeabi_drsub>:
 800046c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000470:	e002      	b.n	8000478 <__adddf3>
 8000472:	bf00      	nop

08000474 <__aeabi_dsub>:
 8000474:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000478 <__adddf3>:
 8000478:	b530      	push	{r4, r5, lr}
 800047a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800047e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000482:	ea94 0f05 	teq	r4, r5
 8000486:	bf08      	it	eq
 8000488:	ea90 0f02 	teqeq	r0, r2
 800048c:	bf1f      	itttt	ne
 800048e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000492:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000496:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800049a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800049e:	f000 80e2 	beq.w	8000666 <__adddf3+0x1ee>
 80004a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004aa:	bfb8      	it	lt
 80004ac:	426d      	neglt	r5, r5
 80004ae:	dd0c      	ble.n	80004ca <__adddf3+0x52>
 80004b0:	442c      	add	r4, r5
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	ea82 0000 	eor.w	r0, r2, r0
 80004be:	ea83 0101 	eor.w	r1, r3, r1
 80004c2:	ea80 0202 	eor.w	r2, r0, r2
 80004c6:	ea81 0303 	eor.w	r3, r1, r3
 80004ca:	2d36      	cmp	r5, #54	; 0x36
 80004cc:	bf88      	it	hi
 80004ce:	bd30      	pophi	{r4, r5, pc}
 80004d0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004d8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004e0:	d002      	beq.n	80004e8 <__adddf3+0x70>
 80004e2:	4240      	negs	r0, r0
 80004e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004e8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004f4:	d002      	beq.n	80004fc <__adddf3+0x84>
 80004f6:	4252      	negs	r2, r2
 80004f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004fc:	ea94 0f05 	teq	r4, r5
 8000500:	f000 80a7 	beq.w	8000652 <__adddf3+0x1da>
 8000504:	f1a4 0401 	sub.w	r4, r4, #1
 8000508:	f1d5 0e20 	rsbs	lr, r5, #32
 800050c:	db0d      	blt.n	800052a <__adddf3+0xb2>
 800050e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000512:	fa22 f205 	lsr.w	r2, r2, r5
 8000516:	1880      	adds	r0, r0, r2
 8000518:	f141 0100 	adc.w	r1, r1, #0
 800051c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000520:	1880      	adds	r0, r0, r2
 8000522:	fa43 f305 	asr.w	r3, r3, r5
 8000526:	4159      	adcs	r1, r3
 8000528:	e00e      	b.n	8000548 <__adddf3+0xd0>
 800052a:	f1a5 0520 	sub.w	r5, r5, #32
 800052e:	f10e 0e20 	add.w	lr, lr, #32
 8000532:	2a01      	cmp	r2, #1
 8000534:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000538:	bf28      	it	cs
 800053a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800053e:	fa43 f305 	asr.w	r3, r3, r5
 8000542:	18c0      	adds	r0, r0, r3
 8000544:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800054c:	d507      	bpl.n	800055e <__adddf3+0xe6>
 800054e:	f04f 0e00 	mov.w	lr, #0
 8000552:	f1dc 0c00 	rsbs	ip, ip, #0
 8000556:	eb7e 0000 	sbcs.w	r0, lr, r0
 800055a:	eb6e 0101 	sbc.w	r1, lr, r1
 800055e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000562:	d31b      	bcc.n	800059c <__adddf3+0x124>
 8000564:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000568:	d30c      	bcc.n	8000584 <__adddf3+0x10c>
 800056a:	0849      	lsrs	r1, r1, #1
 800056c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000570:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000574:	f104 0401 	add.w	r4, r4, #1
 8000578:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800057c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000580:	f080 809a 	bcs.w	80006b8 <__adddf3+0x240>
 8000584:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000588:	bf08      	it	eq
 800058a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800058e:	f150 0000 	adcs.w	r0, r0, #0
 8000592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000596:	ea41 0105 	orr.w	r1, r1, r5
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005a0:	4140      	adcs	r0, r0
 80005a2:	eb41 0101 	adc.w	r1, r1, r1
 80005a6:	3c01      	subs	r4, #1
 80005a8:	bf28      	it	cs
 80005aa:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80005ae:	d2e9      	bcs.n	8000584 <__adddf3+0x10c>
 80005b0:	f091 0f00 	teq	r1, #0
 80005b4:	bf04      	itt	eq
 80005b6:	4601      	moveq	r1, r0
 80005b8:	2000      	moveq	r0, #0
 80005ba:	fab1 f381 	clz	r3, r1
 80005be:	bf08      	it	eq
 80005c0:	3320      	addeq	r3, #32
 80005c2:	f1a3 030b 	sub.w	r3, r3, #11
 80005c6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ca:	da0c      	bge.n	80005e6 <__adddf3+0x16e>
 80005cc:	320c      	adds	r2, #12
 80005ce:	dd08      	ble.n	80005e2 <__adddf3+0x16a>
 80005d0:	f102 0c14 	add.w	ip, r2, #20
 80005d4:	f1c2 020c 	rsb	r2, r2, #12
 80005d8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005dc:	fa21 f102 	lsr.w	r1, r1, r2
 80005e0:	e00c      	b.n	80005fc <__adddf3+0x184>
 80005e2:	f102 0214 	add.w	r2, r2, #20
 80005e6:	bfd8      	it	le
 80005e8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ec:	fa01 f102 	lsl.w	r1, r1, r2
 80005f0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005f4:	bfdc      	itt	le
 80005f6:	ea41 010c 	orrle.w	r1, r1, ip
 80005fa:	4090      	lslle	r0, r2
 80005fc:	1ae4      	subs	r4, r4, r3
 80005fe:	bfa2      	ittt	ge
 8000600:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000604:	4329      	orrge	r1, r5
 8000606:	bd30      	popge	{r4, r5, pc}
 8000608:	ea6f 0404 	mvn.w	r4, r4
 800060c:	3c1f      	subs	r4, #31
 800060e:	da1c      	bge.n	800064a <__adddf3+0x1d2>
 8000610:	340c      	adds	r4, #12
 8000612:	dc0e      	bgt.n	8000632 <__adddf3+0x1ba>
 8000614:	f104 0414 	add.w	r4, r4, #20
 8000618:	f1c4 0220 	rsb	r2, r4, #32
 800061c:	fa20 f004 	lsr.w	r0, r0, r4
 8000620:	fa01 f302 	lsl.w	r3, r1, r2
 8000624:	ea40 0003 	orr.w	r0, r0, r3
 8000628:	fa21 f304 	lsr.w	r3, r1, r4
 800062c:	ea45 0103 	orr.w	r1, r5, r3
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	f1c4 040c 	rsb	r4, r4, #12
 8000636:	f1c4 0220 	rsb	r2, r4, #32
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 f304 	lsl.w	r3, r1, r4
 8000642:	ea40 0003 	orr.w	r0, r0, r3
 8000646:	4629      	mov	r1, r5
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	fa21 f004 	lsr.w	r0, r1, r4
 800064e:	4629      	mov	r1, r5
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	f094 0f00 	teq	r4, #0
 8000656:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800065a:	bf06      	itte	eq
 800065c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000660:	3401      	addeq	r4, #1
 8000662:	3d01      	subne	r5, #1
 8000664:	e74e      	b.n	8000504 <__adddf3+0x8c>
 8000666:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800066a:	bf18      	it	ne
 800066c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000670:	d029      	beq.n	80006c6 <__adddf3+0x24e>
 8000672:	ea94 0f05 	teq	r4, r5
 8000676:	bf08      	it	eq
 8000678:	ea90 0f02 	teqeq	r0, r2
 800067c:	d005      	beq.n	800068a <__adddf3+0x212>
 800067e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000682:	bf04      	itt	eq
 8000684:	4619      	moveq	r1, r3
 8000686:	4610      	moveq	r0, r2
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	ea91 0f03 	teq	r1, r3
 800068e:	bf1e      	ittt	ne
 8000690:	2100      	movne	r1, #0
 8000692:	2000      	movne	r0, #0
 8000694:	bd30      	popne	{r4, r5, pc}
 8000696:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800069a:	d105      	bne.n	80006a8 <__adddf3+0x230>
 800069c:	0040      	lsls	r0, r0, #1
 800069e:	4149      	adcs	r1, r1
 80006a0:	bf28      	it	cs
 80006a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd30      	pop	{r4, r5, pc}
 80006a8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80006ac:	bf3c      	itt	cc
 80006ae:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80006b2:	bd30      	popcc	{r4, r5, pc}
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006b8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80006bc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd30      	pop	{r4, r5, pc}
 80006c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ca:	bf1a      	itte	ne
 80006cc:	4619      	movne	r1, r3
 80006ce:	4610      	movne	r0, r2
 80006d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006d4:	bf1c      	itt	ne
 80006d6:	460b      	movne	r3, r1
 80006d8:	4602      	movne	r2, r0
 80006da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006de:	bf06      	itte	eq
 80006e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006e4:	ea91 0f03 	teqeq	r1, r3
 80006e8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006ec:	bd30      	pop	{r4, r5, pc}
 80006ee:	bf00      	nop

080006f0 <__aeabi_ui2d>:
 80006f0:	f090 0f00 	teq	r0, #0
 80006f4:	bf04      	itt	eq
 80006f6:	2100      	moveq	r1, #0
 80006f8:	4770      	bxeq	lr
 80006fa:	b530      	push	{r4, r5, lr}
 80006fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000700:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000704:	f04f 0500 	mov.w	r5, #0
 8000708:	f04f 0100 	mov.w	r1, #0
 800070c:	e750      	b.n	80005b0 <__adddf3+0x138>
 800070e:	bf00      	nop

08000710 <__aeabi_i2d>:
 8000710:	f090 0f00 	teq	r0, #0
 8000714:	bf04      	itt	eq
 8000716:	2100      	moveq	r1, #0
 8000718:	4770      	bxeq	lr
 800071a:	b530      	push	{r4, r5, lr}
 800071c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000720:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000724:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000728:	bf48      	it	mi
 800072a:	4240      	negmi	r0, r0
 800072c:	f04f 0100 	mov.w	r1, #0
 8000730:	e73e      	b.n	80005b0 <__adddf3+0x138>
 8000732:	bf00      	nop

08000734 <__aeabi_f2d>:
 8000734:	0042      	lsls	r2, r0, #1
 8000736:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800073a:	ea4f 0131 	mov.w	r1, r1, rrx
 800073e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000742:	bf1f      	itttt	ne
 8000744:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000748:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800074c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000750:	4770      	bxne	lr
 8000752:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000756:	bf08      	it	eq
 8000758:	4770      	bxeq	lr
 800075a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800075e:	bf04      	itt	eq
 8000760:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000764:	4770      	bxeq	lr
 8000766:	b530      	push	{r4, r5, lr}
 8000768:	f44f 7460 	mov.w	r4, #896	; 0x380
 800076c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	e71c      	b.n	80005b0 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_ul2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f04f 0500 	mov.w	r5, #0
 8000786:	e00a      	b.n	800079e <__aeabi_l2d+0x16>

08000788 <__aeabi_l2d>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000796:	d502      	bpl.n	800079e <__aeabi_l2d+0x16>
 8000798:	4240      	negs	r0, r0
 800079a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800079e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007a2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007aa:	f43f aed8 	beq.w	800055e <__adddf3+0xe6>
 80007ae:	f04f 0203 	mov.w	r2, #3
 80007b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007b6:	bf18      	it	ne
 80007b8:	3203      	addne	r2, #3
 80007ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007be:	bf18      	it	ne
 80007c0:	3203      	addne	r2, #3
 80007c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007c6:	f1c2 0320 	rsb	r3, r2, #32
 80007ca:	fa00 fc03 	lsl.w	ip, r0, r3
 80007ce:	fa20 f002 	lsr.w	r0, r0, r2
 80007d2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007d6:	ea40 000e 	orr.w	r0, r0, lr
 80007da:	fa21 f102 	lsr.w	r1, r1, r2
 80007de:	4414      	add	r4, r2
 80007e0:	e6bd      	b.n	800055e <__adddf3+0xe6>
 80007e2:	bf00      	nop

080007e4 <__gedf2>:
 80007e4:	f04f 3cff 	mov.w	ip, #4294967295
 80007e8:	e006      	b.n	80007f8 <__cmpdf2+0x4>
 80007ea:	bf00      	nop

080007ec <__ledf2>:
 80007ec:	f04f 0c01 	mov.w	ip, #1
 80007f0:	e002      	b.n	80007f8 <__cmpdf2+0x4>
 80007f2:	bf00      	nop

080007f4 <__cmpdf2>:
 80007f4:	f04f 0c01 	mov.w	ip, #1
 80007f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000800:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000804:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800080e:	d01b      	beq.n	8000848 <__cmpdf2+0x54>
 8000810:	b001      	add	sp, #4
 8000812:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000816:	bf0c      	ite	eq
 8000818:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800081c:	ea91 0f03 	teqne	r1, r3
 8000820:	bf02      	ittt	eq
 8000822:	ea90 0f02 	teqeq	r0, r2
 8000826:	2000      	moveq	r0, #0
 8000828:	4770      	bxeq	lr
 800082a:	f110 0f00 	cmn.w	r0, #0
 800082e:	ea91 0f03 	teq	r1, r3
 8000832:	bf58      	it	pl
 8000834:	4299      	cmppl	r1, r3
 8000836:	bf08      	it	eq
 8000838:	4290      	cmpeq	r0, r2
 800083a:	bf2c      	ite	cs
 800083c:	17d8      	asrcs	r0, r3, #31
 800083e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000842:	f040 0001 	orr.w	r0, r0, #1
 8000846:	4770      	bx	lr
 8000848:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800084c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000850:	d102      	bne.n	8000858 <__cmpdf2+0x64>
 8000852:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000856:	d107      	bne.n	8000868 <__cmpdf2+0x74>
 8000858:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800085c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000860:	d1d6      	bne.n	8000810 <__cmpdf2+0x1c>
 8000862:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000866:	d0d3      	beq.n	8000810 <__cmpdf2+0x1c>
 8000868:	f85d 0b04 	ldr.w	r0, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop

08000870 <__aeabi_cdrcmple>:
 8000870:	4684      	mov	ip, r0
 8000872:	4610      	mov	r0, r2
 8000874:	4662      	mov	r2, ip
 8000876:	468c      	mov	ip, r1
 8000878:	4619      	mov	r1, r3
 800087a:	4663      	mov	r3, ip
 800087c:	e000      	b.n	8000880 <__aeabi_cdcmpeq>
 800087e:	bf00      	nop

08000880 <__aeabi_cdcmpeq>:
 8000880:	b501      	push	{r0, lr}
 8000882:	f7ff ffb7 	bl	80007f4 <__cmpdf2>
 8000886:	2800      	cmp	r0, #0
 8000888:	bf48      	it	mi
 800088a:	f110 0f00 	cmnmi.w	r0, #0
 800088e:	bd01      	pop	{r0, pc}

08000890 <__aeabi_dcmpeq>:
 8000890:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000894:	f7ff fff4 	bl	8000880 <__aeabi_cdcmpeq>
 8000898:	bf0c      	ite	eq
 800089a:	2001      	moveq	r0, #1
 800089c:	2000      	movne	r0, #0
 800089e:	f85d fb08 	ldr.w	pc, [sp], #8
 80008a2:	bf00      	nop

080008a4 <__aeabi_dcmplt>:
 80008a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008a8:	f7ff ffea 	bl	8000880 <__aeabi_cdcmpeq>
 80008ac:	bf34      	ite	cc
 80008ae:	2001      	movcc	r0, #1
 80008b0:	2000      	movcs	r0, #0
 80008b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80008b6:	bf00      	nop

080008b8 <__aeabi_dcmple>:
 80008b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008bc:	f7ff ffe0 	bl	8000880 <__aeabi_cdcmpeq>
 80008c0:	bf94      	ite	ls
 80008c2:	2001      	movls	r0, #1
 80008c4:	2000      	movhi	r0, #0
 80008c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008ca:	bf00      	nop

080008cc <__aeabi_dcmpge>:
 80008cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008d0:	f7ff ffce 	bl	8000870 <__aeabi_cdrcmple>
 80008d4:	bf94      	ite	ls
 80008d6:	2001      	movls	r0, #1
 80008d8:	2000      	movhi	r0, #0
 80008da:	f85d fb08 	ldr.w	pc, [sp], #8
 80008de:	bf00      	nop

080008e0 <__aeabi_dcmpgt>:
 80008e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008e4:	f7ff ffc4 	bl	8000870 <__aeabi_cdrcmple>
 80008e8:	bf34      	ite	cc
 80008ea:	2001      	movcc	r0, #1
 80008ec:	2000      	movcs	r0, #0
 80008ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80008f2:	bf00      	nop

080008f4 <__aeabi_d2iz>:
 80008f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008fc:	d215      	bcs.n	800092a <__aeabi_d2iz+0x36>
 80008fe:	d511      	bpl.n	8000924 <__aeabi_d2iz+0x30>
 8000900:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000904:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000908:	d912      	bls.n	8000930 <__aeabi_d2iz+0x3c>
 800090a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800090e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000912:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000916:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800091a:	fa23 f002 	lsr.w	r0, r3, r2
 800091e:	bf18      	it	ne
 8000920:	4240      	negne	r0, r0
 8000922:	4770      	bx	lr
 8000924:	f04f 0000 	mov.w	r0, #0
 8000928:	4770      	bx	lr
 800092a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800092e:	d105      	bne.n	800093c <__aeabi_d2iz+0x48>
 8000930:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000934:	bf08      	it	eq
 8000936:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800093a:	4770      	bx	lr
 800093c:	f04f 0000 	mov.w	r0, #0
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop

08000944 <__aeabi_d2uiz>:
 8000944:	004a      	lsls	r2, r1, #1
 8000946:	d211      	bcs.n	800096c <__aeabi_d2uiz+0x28>
 8000948:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800094c:	d211      	bcs.n	8000972 <__aeabi_d2uiz+0x2e>
 800094e:	d50d      	bpl.n	800096c <__aeabi_d2uiz+0x28>
 8000950:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000954:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000958:	d40e      	bmi.n	8000978 <__aeabi_d2uiz+0x34>
 800095a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800095e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000962:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000966:	fa23 f002 	lsr.w	r0, r3, r2
 800096a:	4770      	bx	lr
 800096c:	f04f 0000 	mov.w	r0, #0
 8000970:	4770      	bx	lr
 8000972:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000976:	d102      	bne.n	800097e <__aeabi_d2uiz+0x3a>
 8000978:	f04f 30ff 	mov.w	r0, #4294967295
 800097c:	4770      	bx	lr
 800097e:	f04f 0000 	mov.w	r0, #0
 8000982:	4770      	bx	lr

08000984 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800098a:	f000 fe02 	bl	8001592 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800098e:	f000 f879 	bl	8000a84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_DMA_Init();
 8000992:	f000 fa87 	bl	8000ea4 <MX_DMA_Init>
  MX_GPIO_Init();
 8000996:	f000 fab7 	bl	8000f08 <MX_GPIO_Init>
  MX_TIM3_Init();
 800099a:	f000 fa35 	bl	8000e08 <MX_TIM3_Init>
  MX_DAC3_Init();
 800099e:	f000 f939 	bl	8000c14 <MX_DAC3_Init>
  MX_OPAMP6_Init();
 80009a2:	f000 f9bf 	bl	8000d24 <MX_OPAMP6_Init>
  MX_ADC1_Init();
 80009a6:	f000 f8b9 	bl	8000b1c <MX_ADC1_Init>
  MX_TIM2_Init();
 80009aa:	f000 f9e1 	bl	8000d70 <MX_TIM2_Init>
  MX_OPAMP3_Init();
 80009ae:	f000 f96b 	bl	8000c88 <MX_OPAMP3_Init>
  MX_OPAMP4_Init();
 80009b2:	f000 f98f 	bl	8000cd4 <MX_OPAMP4_Init>
  /* USER CODE BEGIN 2 */
  //HAL_TIM_Base_DeInit(&htim2);
  //HAL_TIM_Base_DeInit(&htim3);

  ajustaTimers();
 80009b6:	f000 fb3b 	bl	8001030 <ajustaTimers>
  calculaLut();
 80009ba:	f000 fae3 	bl	8000f84 <calculaLut>

  //Timers
  HAL_TIM_Base_Start(&htim3);
 80009be:	4827      	ldr	r0, [pc, #156]	; (8000a5c <main+0xd8>)
 80009c0:	f004 fb8e 	bl	80050e0 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim2);
 80009c4:	4826      	ldr	r0, [pc, #152]	; (8000a60 <main+0xdc>)
 80009c6:	f004 fb8b 	bl	80050e0 <HAL_TIM_Base_Start>

  //OPAMS
  if(HAL_OK != HAL_OPAMP_Start(&hopamp6)) { Error_Handler();}
 80009ca:	4826      	ldr	r0, [pc, #152]	; (8000a64 <main+0xe0>)
 80009cc:	f003 fb04 	bl	8003fd8 <HAL_OPAMP_Start>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <main+0x56>
 80009d6:	f000 fb97 	bl	8001108 <Error_Handler>
  if(HAL_OK != HAL_OPAMP_Start(&hopamp4)) { Error_Handler();}
 80009da:	4823      	ldr	r0, [pc, #140]	; (8000a68 <main+0xe4>)
 80009dc:	f003 fafc 	bl	8003fd8 <HAL_OPAMP_Start>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <main+0x66>
 80009e6:	f000 fb8f 	bl	8001108 <Error_Handler>
  if(HAL_OK != HAL_OPAMP_Start(&hopamp3)) { Error_Handler();}
 80009ea:	4820      	ldr	r0, [pc, #128]	; (8000a6c <main+0xe8>)
 80009ec:	f003 faf4 	bl	8003fd8 <HAL_OPAMP_Start>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <main+0x76>
 80009f6:	f000 fb87 	bl	8001108 <Error_Handler>

  //DAC
  if(HAL_DACEx_DualSetValue(&hdac3, DAC_ALIGN_12B_R, 0, 0) != HAL_OK) { Error_Handler();}
 80009fa:	2300      	movs	r3, #0
 80009fc:	2200      	movs	r2, #0
 80009fe:	2100      	movs	r1, #0
 8000a00:	481b      	ldr	r0, [pc, #108]	; (8000a70 <main+0xec>)
 8000a02:	f002 fd77 	bl	80034f4 <HAL_DACEx_DualSetValue>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <main+0x8c>
 8000a0c:	f000 fb7c 	bl	8001108 <Error_Handler>
  if(HAL_DACEx_DualStart_DMA(&hdac3, DAC_CHANNEL_1, (uint32_t*)lut,lut_size,DAC_ALIGN_12B_R)!= HAL_OK){ Error_Handler();}
 8000a10:	4b18      	ldr	r3, [pc, #96]	; (8000a74 <main+0xf0>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2200      	movs	r2, #0
 8000a16:	9200      	str	r2, [sp, #0]
 8000a18:	4a17      	ldr	r2, [pc, #92]	; (8000a78 <main+0xf4>)
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	4814      	ldr	r0, [pc, #80]	; (8000a70 <main+0xec>)
 8000a1e:	f002 fcb3 	bl	8003388 <HAL_DACEx_DualStart_DMA>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <main+0xa8>
 8000a28:	f000 fb6e 	bl	8001108 <Error_Handler>

  HAL_Delay(10);		// Wait 10ms so that the signal is stable.
 8000a2c:	200a      	movs	r0, #10
 8000a2e:	f000 fe21 	bl	8001674 <HAL_Delay>

  //ADC
  if (HAL_ADC_Start_DMA(&hadc1,(uint32_t *)adc1_buffer,4096) != HAL_OK)		{  	 Error_Handler();    }
 8000a32:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000a36:	4911      	ldr	r1, [pc, #68]	; (8000a7c <main+0xf8>)
 8000a38:	4811      	ldr	r0, [pc, #68]	; (8000a80 <main+0xfc>)
 8000a3a:	f001 fa21 	bl	8001e80 <HAL_ADC_Start_DMA>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <main+0xc4>
 8000a44:	f000 fb60 	bl	8001108 <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000a48:	2120      	movs	r1, #32
 8000a4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a4e:	f003 f9d9 	bl	8003e04 <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 8000a52:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a56:	f000 fe0d 	bl	8001674 <HAL_Delay>
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000a5a:	e7f5      	b.n	8000a48 <main+0xc4>
 8000a5c:	20000274 	.word	0x20000274
 8000a60:	20000228 	.word	0x20000228
 8000a64:	200001ec 	.word	0x200001ec
 8000a68:	200001b0 	.word	0x200001b0
 8000a6c:	20000174 	.word	0x20000174
 8000a70:	20000100 	.word	0x20000100
 8000a74:	20000008 	.word	0x20000008
 8000a78:	200002c0 	.word	0x200002c0
 8000a7c:	20000340 	.word	0x20000340
 8000a80:	20000034 	.word	0x20000034

08000a84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b094      	sub	sp, #80	; 0x50
 8000a88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a8a:	f107 0318 	add.w	r3, r7, #24
 8000a8e:	2238      	movs	r2, #56	; 0x38
 8000a90:	2100      	movs	r1, #0
 8000a92:	4618      	mov	r0, r3
 8000a94:	f005 f87c 	bl	8005b90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a98:	1d3b      	adds	r3, r7, #4
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
 8000a9e:	605a      	str	r2, [r3, #4]
 8000aa0:	609a      	str	r2, [r3, #8]
 8000aa2:	60da      	str	r2, [r3, #12]
 8000aa4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000aa6:	2000      	movs	r0, #0
 8000aa8:	f003 fac8 	bl	800403c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000aac:	2302      	movs	r3, #2
 8000aae:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ab0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ab4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ab6:	2340      	movs	r3, #64	; 0x40
 8000ab8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aba:	2302      	movs	r3, #2
 8000abc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000abe:	2302      	movs	r3, #2
 8000ac0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000ac2:	2304      	movs	r3, #4
 8000ac4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000ac6:	2355      	movs	r3, #85	; 0x55
 8000ac8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000aca:	2302      	movs	r3, #2
 8000acc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ad6:	f107 0318 	add.w	r3, r7, #24
 8000ada:	4618      	mov	r0, r3
 8000adc:	f003 fb52 	bl	8004184 <HAL_RCC_OscConfig>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000ae6:	f000 fb0f 	bl	8001108 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aea:	230f      	movs	r3, #15
 8000aec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aee:	2303      	movs	r3, #3
 8000af0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000af2:	2300      	movs	r3, #0
 8000af4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000af6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000afa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000afc:	2300      	movs	r3, #0
 8000afe:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b00:	1d3b      	adds	r3, r7, #4
 8000b02:	2104      	movs	r1, #4
 8000b04:	4618      	mov	r0, r3
 8000b06:	f003 fe55 	bl	80047b4 <HAL_RCC_ClockConfig>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000b10:	f000 fafa 	bl	8001108 <Error_Handler>
  }
}
 8000b14:	bf00      	nop
 8000b16:	3750      	adds	r7, #80	; 0x50
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}

08000b1c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b08c      	sub	sp, #48	; 0x30
 8000b20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000b22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b26:	2200      	movs	r2, #0
 8000b28:	601a      	str	r2, [r3, #0]
 8000b2a:	605a      	str	r2, [r3, #4]
 8000b2c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b2e:	1d3b      	adds	r3, r7, #4
 8000b30:	2220      	movs	r2, #32
 8000b32:	2100      	movs	r1, #0
 8000b34:	4618      	mov	r0, r3
 8000b36:	f005 f82b 	bl	8005b90 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b3a:	4b33      	ldr	r3, [pc, #204]	; (8000c08 <MX_ADC1_Init+0xec>)
 8000b3c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000b40:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000b42:	4b31      	ldr	r3, [pc, #196]	; (8000c08 <MX_ADC1_Init+0xec>)
 8000b44:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000b48:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b4a:	4b2f      	ldr	r3, [pc, #188]	; (8000c08 <MX_ADC1_Init+0xec>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b50:	4b2d      	ldr	r3, [pc, #180]	; (8000c08 <MX_ADC1_Init+0xec>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000b56:	4b2c      	ldr	r3, [pc, #176]	; (8000c08 <MX_ADC1_Init+0xec>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b5c:	4b2a      	ldr	r3, [pc, #168]	; (8000c08 <MX_ADC1_Init+0xec>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b62:	4b29      	ldr	r3, [pc, #164]	; (8000c08 <MX_ADC1_Init+0xec>)
 8000b64:	2204      	movs	r2, #4
 8000b66:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b68:	4b27      	ldr	r3, [pc, #156]	; (8000c08 <MX_ADC1_Init+0xec>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b6e:	4b26      	ldr	r3, [pc, #152]	; (8000c08 <MX_ADC1_Init+0xec>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000b74:	4b24      	ldr	r3, [pc, #144]	; (8000c08 <MX_ADC1_Init+0xec>)
 8000b76:	2201      	movs	r2, #1
 8000b78:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b7a:	4b23      	ldr	r3, [pc, #140]	; (8000c08 <MX_ADC1_Init+0xec>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 8000b82:	4b21      	ldr	r3, [pc, #132]	; (8000c08 <MX_ADC1_Init+0xec>)
 8000b84:	f44f 62ac 	mov.w	r2, #1376	; 0x560
 8000b88:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 8000b8a:	4b1f      	ldr	r3, [pc, #124]	; (8000c08 <MX_ADC1_Init+0xec>)
 8000b8c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b90:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000b92:	4b1d      	ldr	r3, [pc, #116]	; (8000c08 <MX_ADC1_Init+0xec>)
 8000b94:	2201      	movs	r2, #1
 8000b96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b9a:	4b1b      	ldr	r3, [pc, #108]	; (8000c08 <MX_ADC1_Init+0xec>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000ba0:	4b19      	ldr	r3, [pc, #100]	; (8000c08 <MX_ADC1_Init+0xec>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ba8:	4817      	ldr	r0, [pc, #92]	; (8000c08 <MX_ADC1_Init+0xec>)
 8000baa:	f000 ffa7 	bl	8001afc <HAL_ADC_Init>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8000bb4:	f000 faa8 	bl	8001108 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000bbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4811      	ldr	r0, [pc, #68]	; (8000c08 <MX_ADC1_Init+0xec>)
 8000bc4:	f001 ffaa 	bl	8002b1c <HAL_ADCEx_MultiModeConfigChannel>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8000bce:	f000 fa9b 	bl	8001108 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000bd2:	4b0e      	ldr	r3, [pc, #56]	; (8000c0c <MX_ADC1_Init+0xf0>)
 8000bd4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bd6:	2306      	movs	r3, #6
 8000bd8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000bde:	4b0c      	ldr	r3, [pc, #48]	; (8000c10 <MX_ADC1_Init+0xf4>)
 8000be0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000be2:	2304      	movs	r3, #4
 8000be4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000be6:	2300      	movs	r3, #0
 8000be8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bea:	1d3b      	adds	r3, r7, #4
 8000bec:	4619      	mov	r1, r3
 8000bee:	4806      	ldr	r0, [pc, #24]	; (8000c08 <MX_ADC1_Init+0xec>)
 8000bf0:	f001 fa38 	bl	8002064 <HAL_ADC_ConfigChannel>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000bfa:	f000 fa85 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000bfe:	bf00      	nop
 8000c00:	3730      	adds	r7, #48	; 0x30
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	20000034 	.word	0x20000034
 8000c0c:	04300002 	.word	0x04300002
 8000c10:	407f0000 	.word	0x407f0000

08000c14 <MX_DAC3_Init>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b08c      	sub	sp, #48	; 0x30
 8000c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000c1a:	463b      	mov	r3, r7
 8000c1c:	2230      	movs	r2, #48	; 0x30
 8000c1e:	2100      	movs	r1, #0
 8000c20:	4618      	mov	r0, r3
 8000c22:	f004 ffb5 	bl	8005b90 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 8000c26:	4b16      	ldr	r3, [pc, #88]	; (8000c80 <MX_DAC3_Init+0x6c>)
 8000c28:	4a16      	ldr	r2, [pc, #88]	; (8000c84 <MX_DAC3_Init+0x70>)
 8000c2a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8000c2c:	4814      	ldr	r0, [pc, #80]	; (8000c80 <MX_DAC3_Init+0x6c>)
 8000c2e:	f002 f98c 	bl	8002f4a <HAL_DAC_Init>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8000c38:	f000 fa66 	bl	8001108 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000c40:	2300      	movs	r3, #0
 8000c42:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000c44:	2300      	movs	r3, #0
 8000c46:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T3_TRGO;
 8000c4c:	2322      	movs	r3, #34	; 0x22
 8000c4e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000c50:	2300      	movs	r3, #0
 8000c52:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000c54:	2302      	movs	r3, #2
 8000c56:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000c58:	2302      	movs	r3, #2
 8000c5a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000c60:	463b      	mov	r3, r7
 8000c62:	2200      	movs	r2, #0
 8000c64:	4619      	mov	r1, r3
 8000c66:	4806      	ldr	r0, [pc, #24]	; (8000c80 <MX_DAC3_Init+0x6c>)
 8000c68:	f002 f9b0 	bl	8002fcc <HAL_DAC_ConfigChannel>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 8000c72:	f000 fa49 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 8000c76:	bf00      	nop
 8000c78:	3730      	adds	r7, #48	; 0x30
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	20000100 	.word	0x20000100
 8000c84:	50001000 	.word	0x50001000

08000c88 <MX_OPAMP3_Init>:
  * @brief OPAMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP3_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 8000c8c:	4b0f      	ldr	r3, [pc, #60]	; (8000ccc <MX_OPAMP3_Init+0x44>)
 8000c8e:	4a10      	ldr	r2, [pc, #64]	; (8000cd0 <MX_OPAMP3_Init+0x48>)
 8000c90:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 8000c92:	4b0e      	ldr	r3, [pc, #56]	; (8000ccc <MX_OPAMP3_Init+0x44>)
 8000c94:	2280      	movs	r2, #128	; 0x80
 8000c96:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_FOLLOWER_MODE;
 8000c98:	4b0c      	ldr	r3, [pc, #48]	; (8000ccc <MX_OPAMP3_Init+0x44>)
 8000c9a:	2260      	movs	r2, #96	; 0x60
 8000c9c:	609a      	str	r2, [r3, #8]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8000c9e:	4b0b      	ldr	r3, [pc, #44]	; (8000ccc <MX_OPAMP3_Init+0x44>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = DISABLE;
 8000ca4:	4b09      	ldr	r3, [pc, #36]	; (8000ccc <MX_OPAMP3_Init+0x44>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8000caa:	4b08      	ldr	r3, [pc, #32]	; (8000ccc <MX_OPAMP3_Init+0x44>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	619a      	str	r2, [r3, #24]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000cb0:	4b06      	ldr	r3, [pc, #24]	; (8000ccc <MX_OPAMP3_Init+0x44>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8000cb6:	4805      	ldr	r0, [pc, #20]	; (8000ccc <MX_OPAMP3_Init+0x44>)
 8000cb8:	f003 f8be 	bl	8003e38 <HAL_OPAMP_Init>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <MX_OPAMP3_Init+0x3e>
  {
    Error_Handler();
 8000cc2:	f000 fa21 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 8000cc6:	bf00      	nop
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	20000174 	.word	0x20000174
 8000cd0:	40010308 	.word	0x40010308

08000cd4 <MX_OPAMP4_Init>:
  * @brief OPAMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP4_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP4_Init 0 */

  /* USER CODE BEGIN OPAMP4_Init 1 */

  /* USER CODE END OPAMP4_Init 1 */
  hopamp4.Instance = OPAMP4;
 8000cd8:	4b10      	ldr	r3, [pc, #64]	; (8000d1c <MX_OPAMP4_Init+0x48>)
 8000cda:	4a11      	ldr	r2, [pc, #68]	; (8000d20 <MX_OPAMP4_Init+0x4c>)
 8000cdc:	601a      	str	r2, [r3, #0]
  hopamp4.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 8000cde:	4b0f      	ldr	r3, [pc, #60]	; (8000d1c <MX_OPAMP4_Init+0x48>)
 8000ce0:	2280      	movs	r2, #128	; 0x80
 8000ce2:	605a      	str	r2, [r3, #4]
  hopamp4.Init.Mode = OPAMP_STANDALONE_MODE;
 8000ce4:	4b0d      	ldr	r3, [pc, #52]	; (8000d1c <MX_OPAMP4_Init+0x48>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	609a      	str	r2, [r3, #8]
  hopamp4.Init.InvertingInput = OPAMP_INVERTINGINPUT_IO0;
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <MX_OPAMP4_Init+0x48>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	60da      	str	r2, [r3, #12]
  hopamp4.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8000cf0:	4b0a      	ldr	r3, [pc, #40]	; (8000d1c <MX_OPAMP4_Init+0x48>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	611a      	str	r2, [r3, #16]
  hopamp4.Init.InternalOutput = DISABLE;
 8000cf6:	4b09      	ldr	r3, [pc, #36]	; (8000d1c <MX_OPAMP4_Init+0x48>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	751a      	strb	r2, [r3, #20]
  hopamp4.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8000cfc:	4b07      	ldr	r3, [pc, #28]	; (8000d1c <MX_OPAMP4_Init+0x48>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	619a      	str	r2, [r3, #24]
  hopamp4.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000d02:	4b06      	ldr	r3, [pc, #24]	; (8000d1c <MX_OPAMP4_Init+0x48>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp4) != HAL_OK)
 8000d08:	4804      	ldr	r0, [pc, #16]	; (8000d1c <MX_OPAMP4_Init+0x48>)
 8000d0a:	f003 f895 	bl	8003e38 <HAL_OPAMP_Init>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <MX_OPAMP4_Init+0x44>
  {
    Error_Handler();
 8000d14:	f000 f9f8 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP4_Init 2 */

  /* USER CODE END OPAMP4_Init 2 */

}
 8000d18:	bf00      	nop
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	200001b0 	.word	0x200001b0
 8000d20:	4001030c 	.word	0x4001030c

08000d24 <MX_OPAMP6_Init>:
  * @brief OPAMP6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP6_Init(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP6_Init 0 */

  /* USER CODE BEGIN OPAMP6_Init 1 */

  /* USER CODE END OPAMP6_Init 1 */
  hopamp6.Instance = OPAMP6;
 8000d28:	4b0f      	ldr	r3, [pc, #60]	; (8000d68 <MX_OPAMP6_Init+0x44>)
 8000d2a:	4a10      	ldr	r2, [pc, #64]	; (8000d6c <MX_OPAMP6_Init+0x48>)
 8000d2c:	601a      	str	r2, [r3, #0]
  hopamp6.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8000d2e:	4b0e      	ldr	r3, [pc, #56]	; (8000d68 <MX_OPAMP6_Init+0x44>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	605a      	str	r2, [r3, #4]
  hopamp6.Init.Mode = OPAMP_FOLLOWER_MODE;
 8000d34:	4b0c      	ldr	r3, [pc, #48]	; (8000d68 <MX_OPAMP6_Init+0x44>)
 8000d36:	2260      	movs	r2, #96	; 0x60
 8000d38:	609a      	str	r2, [r3, #8]
  hopamp6.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_DAC;
 8000d3a:	4b0b      	ldr	r3, [pc, #44]	; (8000d68 <MX_OPAMP6_Init+0x44>)
 8000d3c:	220c      	movs	r2, #12
 8000d3e:	611a      	str	r2, [r3, #16]
  hopamp6.Init.InternalOutput = DISABLE;
 8000d40:	4b09      	ldr	r3, [pc, #36]	; (8000d68 <MX_OPAMP6_Init+0x44>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	751a      	strb	r2, [r3, #20]
  hopamp6.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8000d46:	4b08      	ldr	r3, [pc, #32]	; (8000d68 <MX_OPAMP6_Init+0x44>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	619a      	str	r2, [r3, #24]
  hopamp6.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000d4c:	4b06      	ldr	r3, [pc, #24]	; (8000d68 <MX_OPAMP6_Init+0x44>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp6) != HAL_OK)
 8000d52:	4805      	ldr	r0, [pc, #20]	; (8000d68 <MX_OPAMP6_Init+0x44>)
 8000d54:	f003 f870 	bl	8003e38 <HAL_OPAMP_Init>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <MX_OPAMP6_Init+0x3e>
  {
    Error_Handler();
 8000d5e:	f000 f9d3 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP6_Init 2 */

  /* USER CODE END OPAMP6_Init 2 */

}
 8000d62:	bf00      	nop
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	200001ec 	.word	0x200001ec
 8000d6c:	40010314 	.word	0x40010314

08000d70 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b088      	sub	sp, #32
 8000d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d76:	f107 0310 	add.w	r3, r7, #16
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	601a      	str	r2, [r3, #0]
 8000d7e:	605a      	str	r2, [r3, #4]
 8000d80:	609a      	str	r2, [r3, #8]
 8000d82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d84:	1d3b      	adds	r3, r7, #4
 8000d86:	2200      	movs	r2, #0
 8000d88:	601a      	str	r2, [r3, #0]
 8000d8a:	605a      	str	r2, [r3, #4]
 8000d8c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d8e:	4b1d      	ldr	r3, [pc, #116]	; (8000e04 <MX_TIM2_Init+0x94>)
 8000d90:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d94:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8000d96:	4b1b      	ldr	r3, [pc, #108]	; (8000e04 <MX_TIM2_Init+0x94>)
 8000d98:	2201      	movs	r2, #1
 8000d9a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d9c:	4b19      	ldr	r3, [pc, #100]	; (8000e04 <MX_TIM2_Init+0x94>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 52;
 8000da2:	4b18      	ldr	r3, [pc, #96]	; (8000e04 <MX_TIM2_Init+0x94>)
 8000da4:	2234      	movs	r2, #52	; 0x34
 8000da6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000da8:	4b16      	ldr	r3, [pc, #88]	; (8000e04 <MX_TIM2_Init+0x94>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dae:	4b15      	ldr	r3, [pc, #84]	; (8000e04 <MX_TIM2_Init+0x94>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000db4:	4813      	ldr	r0, [pc, #76]	; (8000e04 <MX_TIM2_Init+0x94>)
 8000db6:	f004 f93b 	bl	8005030 <HAL_TIM_Base_Init>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000dc0:	f000 f9a2 	bl	8001108 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dc8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000dca:	f107 0310 	add.w	r3, r7, #16
 8000dce:	4619      	mov	r1, r3
 8000dd0:	480c      	ldr	r0, [pc, #48]	; (8000e04 <MX_TIM2_Init+0x94>)
 8000dd2:	f004 fb75 	bl	80054c0 <HAL_TIM_ConfigClockSource>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000ddc:	f000 f994 	bl	8001108 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000de0:	2320      	movs	r3, #32
 8000de2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000de4:	2300      	movs	r3, #0
 8000de6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000de8:	1d3b      	adds	r3, r7, #4
 8000dea:	4619      	mov	r1, r3
 8000dec:	4805      	ldr	r0, [pc, #20]	; (8000e04 <MX_TIM2_Init+0x94>)
 8000dee:	f004 fdf3 	bl	80059d8 <HAL_TIMEx_MasterConfigSynchronization>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d001      	beq.n	8000dfc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000df8:	f000 f986 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000dfc:	bf00      	nop
 8000dfe:	3720      	adds	r7, #32
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	20000228 	.word	0x20000228

08000e08 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b088      	sub	sp, #32
 8000e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e0e:	f107 0310 	add.w	r3, r7, #16
 8000e12:	2200      	movs	r2, #0
 8000e14:	601a      	str	r2, [r3, #0]
 8000e16:	605a      	str	r2, [r3, #4]
 8000e18:	609a      	str	r2, [r3, #8]
 8000e1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e1c:	1d3b      	adds	r3, r7, #4
 8000e1e:	2200      	movs	r2, #0
 8000e20:	601a      	str	r2, [r3, #0]
 8000e22:	605a      	str	r2, [r3, #4]
 8000e24:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e26:	4b1d      	ldr	r3, [pc, #116]	; (8000e9c <MX_TIM3_Init+0x94>)
 8000e28:	4a1d      	ldr	r2, [pc, #116]	; (8000ea0 <MX_TIM3_Init+0x98>)
 8000e2a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8000e2c:	4b1b      	ldr	r3, [pc, #108]	; (8000e9c <MX_TIM3_Init+0x94>)
 8000e2e:	2201      	movs	r2, #1
 8000e30:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e32:	4b1a      	ldr	r3, [pc, #104]	; (8000e9c <MX_TIM3_Init+0x94>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 52;
 8000e38:	4b18      	ldr	r3, [pc, #96]	; (8000e9c <MX_TIM3_Init+0x94>)
 8000e3a:	2234      	movs	r2, #52	; 0x34
 8000e3c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e3e:	4b17      	ldr	r3, [pc, #92]	; (8000e9c <MX_TIM3_Init+0x94>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e44:	4b15      	ldr	r3, [pc, #84]	; (8000e9c <MX_TIM3_Init+0x94>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e4a:	4814      	ldr	r0, [pc, #80]	; (8000e9c <MX_TIM3_Init+0x94>)
 8000e4c:	f004 f8f0 	bl	8005030 <HAL_TIM_Base_Init>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000e56:	f000 f957 	bl	8001108 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e5e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e60:	f107 0310 	add.w	r3, r7, #16
 8000e64:	4619      	mov	r1, r3
 8000e66:	480d      	ldr	r0, [pc, #52]	; (8000e9c <MX_TIM3_Init+0x94>)
 8000e68:	f004 fb2a 	bl	80054c0 <HAL_TIM_ConfigClockSource>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000e72:	f000 f949 	bl	8001108 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000e76:	2320      	movs	r3, #32
 8000e78:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e7e:	1d3b      	adds	r3, r7, #4
 8000e80:	4619      	mov	r1, r3
 8000e82:	4806      	ldr	r0, [pc, #24]	; (8000e9c <MX_TIM3_Init+0x94>)
 8000e84:	f004 fda8 	bl	80059d8 <HAL_TIMEx_MasterConfigSynchronization>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d001      	beq.n	8000e92 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000e8e:	f000 f93b 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000e92:	bf00      	nop
 8000e94:	3720      	adds	r7, #32
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	20000274 	.word	0x20000274
 8000ea0:	40000400 	.word	0x40000400

08000ea4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000eaa:	4b16      	ldr	r3, [pc, #88]	; (8000f04 <MX_DMA_Init+0x60>)
 8000eac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000eae:	4a15      	ldr	r2, [pc, #84]	; (8000f04 <MX_DMA_Init+0x60>)
 8000eb0:	f043 0304 	orr.w	r3, r3, #4
 8000eb4:	6493      	str	r3, [r2, #72]	; 0x48
 8000eb6:	4b13      	ldr	r3, [pc, #76]	; (8000f04 <MX_DMA_Init+0x60>)
 8000eb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000eba:	f003 0304 	and.w	r3, r3, #4
 8000ebe:	607b      	str	r3, [r7, #4]
 8000ec0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ec2:	4b10      	ldr	r3, [pc, #64]	; (8000f04 <MX_DMA_Init+0x60>)
 8000ec4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ec6:	4a0f      	ldr	r2, [pc, #60]	; (8000f04 <MX_DMA_Init+0x60>)
 8000ec8:	f043 0301 	orr.w	r3, r3, #1
 8000ecc:	6493      	str	r3, [r2, #72]	; 0x48
 8000ece:	4b0d      	ldr	r3, [pc, #52]	; (8000f04 <MX_DMA_Init+0x60>)
 8000ed0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ed2:	f003 0301 	and.w	r3, r3, #1
 8000ed6:	603b      	str	r3, [r7, #0]
 8000ed8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000eda:	2200      	movs	r2, #0
 8000edc:	2100      	movs	r1, #0
 8000ede:	200b      	movs	r0, #11
 8000ee0:	f001 ffff 	bl	8002ee2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000ee4:	200b      	movs	r0, #11
 8000ee6:	f002 f816 	bl	8002f16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000eea:	2200      	movs	r2, #0
 8000eec:	2100      	movs	r1, #0
 8000eee:	200c      	movs	r0, #12
 8000ef0:	f001 fff7 	bl	8002ee2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000ef4:	200c      	movs	r0, #12
 8000ef6:	f002 f80e 	bl	8002f16 <HAL_NVIC_EnableIRQ>

}
 8000efa:	bf00      	nop
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	40021000 	.word	0x40021000

08000f08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b088      	sub	sp, #32
 8000f0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f0e:	f107 030c 	add.w	r3, r7, #12
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]
 8000f18:	609a      	str	r2, [r3, #8]
 8000f1a:	60da      	str	r2, [r3, #12]
 8000f1c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f1e:	4b18      	ldr	r3, [pc, #96]	; (8000f80 <MX_GPIO_Init+0x78>)
 8000f20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f22:	4a17      	ldr	r2, [pc, #92]	; (8000f80 <MX_GPIO_Init+0x78>)
 8000f24:	f043 0301 	orr.w	r3, r3, #1
 8000f28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f2a:	4b15      	ldr	r3, [pc, #84]	; (8000f80 <MX_GPIO_Init+0x78>)
 8000f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f2e:	f003 0301 	and.w	r3, r3, #1
 8000f32:	60bb      	str	r3, [r7, #8]
 8000f34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f36:	4b12      	ldr	r3, [pc, #72]	; (8000f80 <MX_GPIO_Init+0x78>)
 8000f38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f3a:	4a11      	ldr	r2, [pc, #68]	; (8000f80 <MX_GPIO_Init+0x78>)
 8000f3c:	f043 0302 	orr.w	r3, r3, #2
 8000f40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f42:	4b0f      	ldr	r3, [pc, #60]	; (8000f80 <MX_GPIO_Init+0x78>)
 8000f44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f46:	f003 0302 	and.w	r3, r3, #2
 8000f4a:	607b      	str	r3, [r7, #4]
 8000f4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	2120      	movs	r1, #32
 8000f52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f56:	f002 ff3d 	bl	8003dd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000f5a:	2320      	movs	r3, #32
 8000f5c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f62:	2300      	movs	r3, #0
 8000f64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f66:	2300      	movs	r3, #0
 8000f68:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000f6a:	f107 030c 	add.w	r3, r7, #12
 8000f6e:	4619      	mov	r1, r3
 8000f70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f74:	f002 fdac 	bl	8003ad0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f78:	bf00      	nop
 8000f7a:	3720      	adds	r7, #32
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	40021000 	.word	0x40021000

08000f84 <calculaLut>:

/* USER CODE BEGIN 4 */
void calculaLut(void){
 8000f84:	b5b0      	push	{r4, r5, r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
	float step = 2*M_PI/TAM_LUT;
 8000f8a:	4b26      	ldr	r3, [pc, #152]	; (8001024 <calculaLut+0xa0>)
 8000f8c:	60bb      	str	r3, [r7, #8]
	uint32_t i = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60fb      	str	r3, [r7, #12]
	while(i < TAM_LUT){
 8000f92:	e03e      	b.n	8001012 <calculaLut+0x8e>
		uint32_t v = (uint32_t)((sin(i * step)*AMP/sin(2*M_PI/4))+AMP); //sin(TAM_LUT/4*step) = 0xFFF
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	ee07 3a90 	vmov	s15, r3
 8000f9a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f9e:	edd7 7a02 	vldr	s15, [r7, #8]
 8000fa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fa6:	ee17 0a90 	vmov	r0, s15
 8000faa:	f7ff fbc3 	bl	8000734 <__aeabi_f2d>
 8000fae:	4602      	mov	r2, r0
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	ec43 2b10 	vmov	d0, r2, r3
 8000fb6:	f004 fe17 	bl	8005be8 <sin>
 8000fba:	ec55 4b10 	vmov	r4, r5, d0
 8000fbe:	4b1a      	ldr	r3, [pc, #104]	; (8001028 <calculaLut+0xa4>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff fb94 	bl	80006f0 <__aeabi_ui2d>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	460b      	mov	r3, r1
 8000fcc:	4620      	mov	r0, r4
 8000fce:	4629      	mov	r1, r5
 8000fd0:	f7ff f922 	bl	8000218 <__aeabi_dmul>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	4614      	mov	r4, r2
 8000fda:	461d      	mov	r5, r3
 8000fdc:	4b12      	ldr	r3, [pc, #72]	; (8001028 <calculaLut+0xa4>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff fb85 	bl	80006f0 <__aeabi_ui2d>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	460b      	mov	r3, r1
 8000fea:	4620      	mov	r0, r4
 8000fec:	4629      	mov	r1, r5
 8000fee:	f7ff fa43 	bl	8000478 <__adddf3>
 8000ff2:	4602      	mov	r2, r0
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	4610      	mov	r0, r2
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	f7ff fca3 	bl	8000944 <__aeabi_d2uiz>
 8000ffe:	4603      	mov	r3, r0
 8001000:	607b      	str	r3, [r7, #4]
		lut[i] = v;
 8001002:	490a      	ldr	r1, [pc, #40]	; (800102c <calculaLut+0xa8>)
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	687a      	ldr	r2, [r7, #4]
 8001008:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		i++;
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	3301      	adds	r3, #1
 8001010:	60fb      	str	r3, [r7, #12]
	while(i < TAM_LUT){
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	2b1f      	cmp	r3, #31
 8001016:	d9bd      	bls.n	8000f94 <calculaLut+0x10>
	}
}
 8001018:	bf00      	nop
 800101a:	bf00      	nop
 800101c:	3710      	adds	r7, #16
 800101e:	46bd      	mov	sp, r7
 8001020:	bdb0      	pop	{r4, r5, r7, pc}
 8001022:	bf00      	nop
 8001024:	3e490fdb 	.word	0x3e490fdb
 8001028:	20000000 	.word	0x20000000
 800102c:	200002c0 	.word	0x200002c0

08001030 <ajustaTimers>:

void ajustaTimers(void){
 8001030:	b580      	push	{r7, lr}
 8001032:	b08a      	sub	sp, #40	; 0x28
 8001034:	af00      	add	r7, sp, #0
	//preescaler divide por un integer del 1 al 65536
	//170Mhz clock
	//Counter period reinicia el contador cuando llega al valor

	//f_deseada = f_timer/((ARR+1)x(PSC+1))
	uint32_t f_timer = HAL_RCC_GetSysClockFreq();
 8001036:	f003 fcf9 	bl	8004a2c <HAL_RCC_GetSysClockFreq>
 800103a:	61f8      	str	r0, [r7, #28]
	uint32_t arr = 0;
 800103c:	2300      	movs	r3, #0
 800103e:	61bb      	str	r3, [r7, #24]
	uint32_t psc = 0;
 8001040:	2300      	movs	r3, #0
 8001042:	617b      	str	r3, [r7, #20]

	arr = f_timer/frequency-1;
 8001044:	4b2f      	ldr	r3, [pc, #188]	; (8001104 <ajustaTimers+0xd4>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	69fa      	ldr	r2, [r7, #28]
 800104a:	fbb2 f3f3 	udiv	r3, r2, r3
 800104e:	3b01      	subs	r3, #1
 8001050:	61bb      	str	r3, [r7, #24]
	uint32_t best_arr = arr;
 8001052:	69bb      	ldr	r3, [r7, #24]
 8001054:	613b      	str	r3, [r7, #16]
	uint32_t best_psc = psc;
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	60fb      	str	r3, [r7, #12]
	uint32_t best_calculated_f_value = (uint32_t) (f_timer/((arr+1)*(psc+1)));
 800105a:	69bb      	ldr	r3, [r7, #24]
 800105c:	3301      	adds	r3, #1
 800105e:	697a      	ldr	r2, [r7, #20]
 8001060:	3201      	adds	r2, #1
 8001062:	fb02 f303 	mul.w	r3, r2, r3
 8001066:	69fa      	ldr	r2, [r7, #28]
 8001068:	fbb2 f3f3 	udiv	r3, r2, r3
 800106c:	60bb      	str	r3, [r7, #8]
	uint32_t best_error = abs(frequency-best_calculated_f_value);
 800106e:	4b25      	ldr	r3, [pc, #148]	; (8001104 <ajustaTimers+0xd4>)
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	2b00      	cmp	r3, #0
 8001078:	bfb8      	it	lt
 800107a:	425b      	neglt	r3, r3
 800107c:	627b      	str	r3, [r7, #36]	; 0x24

	if(arr>65535 || best_error != 0){
 800107e:	69bb      	ldr	r3, [r7, #24]
 8001080:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001084:	d202      	bcs.n	800108c <ajustaTimers+0x5c>
 8001086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001088:	2b00      	cmp	r3, #0
 800108a:	d037      	beq.n	80010fc <ajustaTimers+0xcc>
		for(uint32_t i = 1;i<65535;i++){
 800108c:	2301      	movs	r3, #1
 800108e:	623b      	str	r3, [r7, #32]
 8001090:	e02f      	b.n	80010f2 <ajustaTimers+0xc2>

			arr = (uint32_t) (f_timer/(i+1)/frequency-1);
 8001092:	6a3b      	ldr	r3, [r7, #32]
 8001094:	3301      	adds	r3, #1
 8001096:	69fa      	ldr	r2, [r7, #28]
 8001098:	fbb2 f2f3 	udiv	r2, r2, r3
 800109c:	4b19      	ldr	r3, [pc, #100]	; (8001104 <ajustaTimers+0xd4>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80010a4:	3b01      	subs	r3, #1
 80010a6:	61bb      	str	r3, [r7, #24]
			uint32_t calculated_f_value = (uint32_t) (f_timer/((arr+1)*(i+1)));
 80010a8:	69bb      	ldr	r3, [r7, #24]
 80010aa:	3301      	adds	r3, #1
 80010ac:	6a3a      	ldr	r2, [r7, #32]
 80010ae:	3201      	adds	r2, #1
 80010b0:	fb02 f303 	mul.w	r3, r2, r3
 80010b4:	69fa      	ldr	r2, [r7, #28]
 80010b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ba:	607b      	str	r3, [r7, #4]
			uint32_t error = abs(frequency-calculated_f_value);
 80010bc:	4b11      	ldr	r3, [pc, #68]	; (8001104 <ajustaTimers+0xd4>)
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	bfb8      	it	lt
 80010c8:	425b      	neglt	r3, r3
 80010ca:	603b      	str	r3, [r7, #0]

			if(error < best_error && arr<65536){
 80010cc:	683a      	ldr	r2, [r7, #0]
 80010ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d0:	429a      	cmp	r2, r3
 80010d2:	d20b      	bcs.n	80010ec <ajustaTimers+0xbc>
 80010d4:	69bb      	ldr	r3, [r7, #24]
 80010d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010da:	d207      	bcs.n	80010ec <ajustaTimers+0xbc>
				best_psc = i;
 80010dc:	6a3b      	ldr	r3, [r7, #32]
 80010de:	60fb      	str	r3, [r7, #12]
				best_arr = arr;
 80010e0:	69bb      	ldr	r3, [r7, #24]
 80010e2:	613b      	str	r3, [r7, #16]
				best_calculated_f_value = calculated_f_value;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	60bb      	str	r3, [r7, #8]
				best_error = error;
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	627b      	str	r3, [r7, #36]	; 0x24
		for(uint32_t i = 1;i<65535;i++){
 80010ec:	6a3b      	ldr	r3, [r7, #32]
 80010ee:	3301      	adds	r3, #1
 80010f0:	623b      	str	r3, [r7, #32]
 80010f2:	6a3b      	ldr	r3, [r7, #32]
 80010f4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d9ca      	bls.n	8001092 <ajustaTimers+0x62>
/*	htim2.Init.Prescaler = best_psc;
	htim3.Init.Prescaler = best_psc;

	htim2.Init.AutoReloadPreload = best_arr;
	htim3.Init.AutoReloadPreload = best_arr;*/
}
 80010fc:	bf00      	nop
 80010fe:	3728      	adds	r7, #40	; 0x28
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	20000004 	.word	0x20000004

08001108 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800110c:	b672      	cpsid	i
}
 800110e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin,GPIO_PIN_SET);
 8001110:	2201      	movs	r2, #1
 8001112:	2120      	movs	r1, #32
 8001114:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001118:	f002 fe5c 	bl	8003dd4 <HAL_GPIO_WritePin>
 800111c:	e7f8      	b.n	8001110 <Error_Handler+0x8>
	...

08001120 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001126:	4b0f      	ldr	r3, [pc, #60]	; (8001164 <HAL_MspInit+0x44>)
 8001128:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800112a:	4a0e      	ldr	r2, [pc, #56]	; (8001164 <HAL_MspInit+0x44>)
 800112c:	f043 0301 	orr.w	r3, r3, #1
 8001130:	6613      	str	r3, [r2, #96]	; 0x60
 8001132:	4b0c      	ldr	r3, [pc, #48]	; (8001164 <HAL_MspInit+0x44>)
 8001134:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	607b      	str	r3, [r7, #4]
 800113c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800113e:	4b09      	ldr	r3, [pc, #36]	; (8001164 <HAL_MspInit+0x44>)
 8001140:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001142:	4a08      	ldr	r2, [pc, #32]	; (8001164 <HAL_MspInit+0x44>)
 8001144:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001148:	6593      	str	r3, [r2, #88]	; 0x58
 800114a:	4b06      	ldr	r3, [pc, #24]	; (8001164 <HAL_MspInit+0x44>)
 800114c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800114e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001152:	603b      	str	r3, [r7, #0]
 8001154:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001156:	bf00      	nop
 8001158:	370c      	adds	r7, #12
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	40021000 	.word	0x40021000

08001168 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b09e      	sub	sp, #120	; 0x78
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001170:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]
 8001178:	605a      	str	r2, [r3, #4]
 800117a:	609a      	str	r2, [r3, #8]
 800117c:	60da      	str	r2, [r3, #12]
 800117e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001180:	f107 0310 	add.w	r3, r7, #16
 8001184:	2254      	movs	r2, #84	; 0x54
 8001186:	2100      	movs	r1, #0
 8001188:	4618      	mov	r0, r3
 800118a:	f004 fd01 	bl	8005b90 <memset>
  if(hadc->Instance==ADC1)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001196:	d160      	bne.n	800125a <HAL_ADC_MspInit+0xf2>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001198:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800119c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800119e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80011a2:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011a4:	f107 0310 	add.w	r3, r7, #16
 80011a8:	4618      	mov	r0, r3
 80011aa:	f003 fcf3 	bl	8004b94 <HAL_RCCEx_PeriphCLKConfig>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80011b4:	f7ff ffa8 	bl	8001108 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80011b8:	4b2a      	ldr	r3, [pc, #168]	; (8001264 <HAL_ADC_MspInit+0xfc>)
 80011ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011bc:	4a29      	ldr	r2, [pc, #164]	; (8001264 <HAL_ADC_MspInit+0xfc>)
 80011be:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80011c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011c4:	4b27      	ldr	r3, [pc, #156]	; (8001264 <HAL_ADC_MspInit+0xfc>)
 80011c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80011cc:	60fb      	str	r3, [r7, #12]
 80011ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d0:	4b24      	ldr	r3, [pc, #144]	; (8001264 <HAL_ADC_MspInit+0xfc>)
 80011d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011d4:	4a23      	ldr	r2, [pc, #140]	; (8001264 <HAL_ADC_MspInit+0xfc>)
 80011d6:	f043 0301 	orr.w	r3, r3, #1
 80011da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011dc:	4b21      	ldr	r3, [pc, #132]	; (8001264 <HAL_ADC_MspInit+0xfc>)
 80011de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011e0:	f003 0301 	and.w	r3, r3, #1
 80011e4:	60bb      	str	r3, [r7, #8]
 80011e6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80011e8:	2303      	movs	r3, #3
 80011ea:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011ec:	2303      	movs	r3, #3
 80011ee:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f0:	2300      	movs	r3, #0
 80011f2:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80011f8:	4619      	mov	r1, r3
 80011fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011fe:	f002 fc67 	bl	8003ad0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel2;
 8001202:	4b19      	ldr	r3, [pc, #100]	; (8001268 <HAL_ADC_MspInit+0x100>)
 8001204:	4a19      	ldr	r2, [pc, #100]	; (800126c <HAL_ADC_MspInit+0x104>)
 8001206:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001208:	4b17      	ldr	r3, [pc, #92]	; (8001268 <HAL_ADC_MspInit+0x100>)
 800120a:	2205      	movs	r2, #5
 800120c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800120e:	4b16      	ldr	r3, [pc, #88]	; (8001268 <HAL_ADC_MspInit+0x100>)
 8001210:	2200      	movs	r2, #0
 8001212:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001214:	4b14      	ldr	r3, [pc, #80]	; (8001268 <HAL_ADC_MspInit+0x100>)
 8001216:	2200      	movs	r2, #0
 8001218:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800121a:	4b13      	ldr	r3, [pc, #76]	; (8001268 <HAL_ADC_MspInit+0x100>)
 800121c:	2280      	movs	r2, #128	; 0x80
 800121e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001220:	4b11      	ldr	r3, [pc, #68]	; (8001268 <HAL_ADC_MspInit+0x100>)
 8001222:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001226:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001228:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <HAL_ADC_MspInit+0x100>)
 800122a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800122e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001230:	4b0d      	ldr	r3, [pc, #52]	; (8001268 <HAL_ADC_MspInit+0x100>)
 8001232:	2200      	movs	r2, #0
 8001234:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001236:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <HAL_ADC_MspInit+0x100>)
 8001238:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800123c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800123e:	480a      	ldr	r0, [pc, #40]	; (8001268 <HAL_ADC_MspInit+0x100>)
 8001240:	f002 f9d4 	bl	80035ec <HAL_DMA_Init>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <HAL_ADC_MspInit+0xe6>
    {
      Error_Handler();
 800124a:	f7ff ff5d 	bl	8001108 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a05      	ldr	r2, [pc, #20]	; (8001268 <HAL_ADC_MspInit+0x100>)
 8001252:	655a      	str	r2, [r3, #84]	; 0x54
 8001254:	4a04      	ldr	r2, [pc, #16]	; (8001268 <HAL_ADC_MspInit+0x100>)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800125a:	bf00      	nop
 800125c:	3778      	adds	r7, #120	; 0x78
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	40021000 	.word	0x40021000
 8001268:	200000a0 	.word	0x200000a0
 800126c:	4002001c 	.word	0x4002001c

08001270 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC3)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a1f      	ldr	r2, [pc, #124]	; (80012fc <HAL_DAC_MspInit+0x8c>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d137      	bne.n	80012f2 <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC3_MspInit 0 */

  /* USER CODE END DAC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC3_CLK_ENABLE();
 8001282:	4b1f      	ldr	r3, [pc, #124]	; (8001300 <HAL_DAC_MspInit+0x90>)
 8001284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001286:	4a1e      	ldr	r2, [pc, #120]	; (8001300 <HAL_DAC_MspInit+0x90>)
 8001288:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800128c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800128e:	4b1c      	ldr	r3, [pc, #112]	; (8001300 <HAL_DAC_MspInit+0x90>)
 8001290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001292:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001296:	60fb      	str	r3, [r7, #12]
 8001298:	68fb      	ldr	r3, [r7, #12]

    /* DAC3 DMA Init */
    /* DAC3_CH1 Init */
    hdma_dac3_ch1.Instance = DMA1_Channel1;
 800129a:	4b1a      	ldr	r3, [pc, #104]	; (8001304 <HAL_DAC_MspInit+0x94>)
 800129c:	4a1a      	ldr	r2, [pc, #104]	; (8001308 <HAL_DAC_MspInit+0x98>)
 800129e:	601a      	str	r2, [r3, #0]
    hdma_dac3_ch1.Init.Request = DMA_REQUEST_DAC3_CHANNEL1;
 80012a0:	4b18      	ldr	r3, [pc, #96]	; (8001304 <HAL_DAC_MspInit+0x94>)
 80012a2:	2266      	movs	r2, #102	; 0x66
 80012a4:	605a      	str	r2, [r3, #4]
    hdma_dac3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012a6:	4b17      	ldr	r3, [pc, #92]	; (8001304 <HAL_DAC_MspInit+0x94>)
 80012a8:	2210      	movs	r2, #16
 80012aa:	609a      	str	r2, [r3, #8]
    hdma_dac3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80012ac:	4b15      	ldr	r3, [pc, #84]	; (8001304 <HAL_DAC_MspInit+0x94>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	60da      	str	r2, [r3, #12]
    hdma_dac3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80012b2:	4b14      	ldr	r3, [pc, #80]	; (8001304 <HAL_DAC_MspInit+0x94>)
 80012b4:	2280      	movs	r2, #128	; 0x80
 80012b6:	611a      	str	r2, [r3, #16]
    hdma_dac3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80012b8:	4b12      	ldr	r3, [pc, #72]	; (8001304 <HAL_DAC_MspInit+0x94>)
 80012ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012be:	615a      	str	r2, [r3, #20]
    hdma_dac3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80012c0:	4b10      	ldr	r3, [pc, #64]	; (8001304 <HAL_DAC_MspInit+0x94>)
 80012c2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80012c6:	619a      	str	r2, [r3, #24]
    hdma_dac3_ch1.Init.Mode = DMA_CIRCULAR;
 80012c8:	4b0e      	ldr	r3, [pc, #56]	; (8001304 <HAL_DAC_MspInit+0x94>)
 80012ca:	2220      	movs	r2, #32
 80012cc:	61da      	str	r2, [r3, #28]
    hdma_dac3_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 80012ce:	4b0d      	ldr	r3, [pc, #52]	; (8001304 <HAL_DAC_MspInit+0x94>)
 80012d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012d4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac3_ch1) != HAL_OK)
 80012d6:	480b      	ldr	r0, [pc, #44]	; (8001304 <HAL_DAC_MspInit+0x94>)
 80012d8:	f002 f988 	bl	80035ec <HAL_DMA_Init>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <HAL_DAC_MspInit+0x76>
    {
      Error_Handler();
 80012e2:	f7ff ff11 	bl	8001108 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac3_ch1);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4a06      	ldr	r2, [pc, #24]	; (8001304 <HAL_DAC_MspInit+0x94>)
 80012ea:	609a      	str	r2, [r3, #8]
 80012ec:	4a05      	ldr	r2, [pc, #20]	; (8001304 <HAL_DAC_MspInit+0x94>)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }

}
 80012f2:	bf00      	nop
 80012f4:	3710      	adds	r7, #16
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	50001000 	.word	0x50001000
 8001300:	40021000 	.word	0x40021000
 8001304:	20000114 	.word	0x20000114
 8001308:	40020008 	.word	0x40020008

0800130c <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b08a      	sub	sp, #40	; 0x28
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001314:	f107 0314 	add.w	r3, r7, #20
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	605a      	str	r2, [r3, #4]
 800131e:	609a      	str	r2, [r3, #8]
 8001320:	60da      	str	r2, [r3, #12]
 8001322:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP3)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a2e      	ldr	r2, [pc, #184]	; (80013e4 <HAL_OPAMP_MspInit+0xd8>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d118      	bne.n	8001360 <HAL_OPAMP_MspInit+0x54>
  {
  /* USER CODE BEGIN OPAMP3_MspInit 0 */

  /* USER CODE END OPAMP3_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800132e:	4b2e      	ldr	r3, [pc, #184]	; (80013e8 <HAL_OPAMP_MspInit+0xdc>)
 8001330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001332:	4a2d      	ldr	r2, [pc, #180]	; (80013e8 <HAL_OPAMP_MspInit+0xdc>)
 8001334:	f043 0302 	orr.w	r3, r3, #2
 8001338:	64d3      	str	r3, [r2, #76]	; 0x4c
 800133a:	4b2b      	ldr	r3, [pc, #172]	; (80013e8 <HAL_OPAMP_MspInit+0xdc>)
 800133c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800133e:	f003 0302 	and.w	r3, r3, #2
 8001342:	613b      	str	r3, [r7, #16]
 8001344:	693b      	ldr	r3, [r7, #16]
    /**OPAMP3 GPIO Configuration
    PB0     ------> OPAMP3_VINP
    PB1     ------> OPAMP3_VOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001346:	2303      	movs	r3, #3
 8001348:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800134a:	2303      	movs	r3, #3
 800134c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134e:	2300      	movs	r3, #0
 8001350:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001352:	f107 0314 	add.w	r3, r7, #20
 8001356:	4619      	mov	r1, r3
 8001358:	4824      	ldr	r0, [pc, #144]	; (80013ec <HAL_OPAMP_MspInit+0xe0>)
 800135a:	f002 fbb9 	bl	8003ad0 <HAL_GPIO_Init>
  /* USER CODE BEGIN OPAMP6_MspInit 1 */

  /* USER CODE END OPAMP6_MspInit 1 */
  }

}
 800135e:	e03c      	b.n	80013da <HAL_OPAMP_MspInit+0xce>
  else if(hopamp->Instance==OPAMP4)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a22      	ldr	r2, [pc, #136]	; (80013f0 <HAL_OPAMP_MspInit+0xe4>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d119      	bne.n	800139e <HAL_OPAMP_MspInit+0x92>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800136a:	4b1f      	ldr	r3, [pc, #124]	; (80013e8 <HAL_OPAMP_MspInit+0xdc>)
 800136c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800136e:	4a1e      	ldr	r2, [pc, #120]	; (80013e8 <HAL_OPAMP_MspInit+0xdc>)
 8001370:	f043 0302 	orr.w	r3, r3, #2
 8001374:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001376:	4b1c      	ldr	r3, [pc, #112]	; (80013e8 <HAL_OPAMP_MspInit+0xdc>)
 8001378:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800137a:	f003 0302 	and.w	r3, r3, #2
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_13;
 8001382:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 8001386:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001388:	2303      	movs	r3, #3
 800138a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138c:	2300      	movs	r3, #0
 800138e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001390:	f107 0314 	add.w	r3, r7, #20
 8001394:	4619      	mov	r1, r3
 8001396:	4815      	ldr	r0, [pc, #84]	; (80013ec <HAL_OPAMP_MspInit+0xe0>)
 8001398:	f002 fb9a 	bl	8003ad0 <HAL_GPIO_Init>
}
 800139c:	e01d      	b.n	80013da <HAL_OPAMP_MspInit+0xce>
  else if(hopamp->Instance==OPAMP6)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a14      	ldr	r2, [pc, #80]	; (80013f4 <HAL_OPAMP_MspInit+0xe8>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d118      	bne.n	80013da <HAL_OPAMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a8:	4b0f      	ldr	r3, [pc, #60]	; (80013e8 <HAL_OPAMP_MspInit+0xdc>)
 80013aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ac:	4a0e      	ldr	r2, [pc, #56]	; (80013e8 <HAL_OPAMP_MspInit+0xdc>)
 80013ae:	f043 0302 	orr.w	r3, r3, #2
 80013b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013b4:	4b0c      	ldr	r3, [pc, #48]	; (80013e8 <HAL_OPAMP_MspInit+0xdc>)
 80013b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013b8:	f003 0302 	and.w	r3, r3, #2
 80013bc:	60bb      	str	r3, [r7, #8]
 80013be:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80013c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80013c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013c6:	2303      	movs	r3, #3
 80013c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ce:	f107 0314 	add.w	r3, r7, #20
 80013d2:	4619      	mov	r1, r3
 80013d4:	4805      	ldr	r0, [pc, #20]	; (80013ec <HAL_OPAMP_MspInit+0xe0>)
 80013d6:	f002 fb7b 	bl	8003ad0 <HAL_GPIO_Init>
}
 80013da:	bf00      	nop
 80013dc:	3728      	adds	r7, #40	; 0x28
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40010308 	.word	0x40010308
 80013e8:	40021000 	.word	0x40021000
 80013ec:	48000400 	.word	0x48000400
 80013f0:	4001030c 	.word	0x4001030c
 80013f4:	40010314 	.word	0x40010314

080013f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001408:	d114      	bne.n	8001434 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800140a:	4b19      	ldr	r3, [pc, #100]	; (8001470 <HAL_TIM_Base_MspInit+0x78>)
 800140c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800140e:	4a18      	ldr	r2, [pc, #96]	; (8001470 <HAL_TIM_Base_MspInit+0x78>)
 8001410:	f043 0301 	orr.w	r3, r3, #1
 8001414:	6593      	str	r3, [r2, #88]	; 0x58
 8001416:	4b16      	ldr	r3, [pc, #88]	; (8001470 <HAL_TIM_Base_MspInit+0x78>)
 8001418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001422:	2200      	movs	r2, #0
 8001424:	2100      	movs	r1, #0
 8001426:	201c      	movs	r0, #28
 8001428:	f001 fd5b 	bl	8002ee2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800142c:	201c      	movs	r0, #28
 800142e:	f001 fd72 	bl	8002f16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001432:	e018      	b.n	8001466 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a0e      	ldr	r2, [pc, #56]	; (8001474 <HAL_TIM_Base_MspInit+0x7c>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d113      	bne.n	8001466 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800143e:	4b0c      	ldr	r3, [pc, #48]	; (8001470 <HAL_TIM_Base_MspInit+0x78>)
 8001440:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001442:	4a0b      	ldr	r2, [pc, #44]	; (8001470 <HAL_TIM_Base_MspInit+0x78>)
 8001444:	f043 0302 	orr.w	r3, r3, #2
 8001448:	6593      	str	r3, [r2, #88]	; 0x58
 800144a:	4b09      	ldr	r3, [pc, #36]	; (8001470 <HAL_TIM_Base_MspInit+0x78>)
 800144c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800144e:	f003 0302 	and.w	r3, r3, #2
 8001452:	60bb      	str	r3, [r7, #8]
 8001454:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001456:	2200      	movs	r2, #0
 8001458:	2100      	movs	r1, #0
 800145a:	201d      	movs	r0, #29
 800145c:	f001 fd41 	bl	8002ee2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001460:	201d      	movs	r0, #29
 8001462:	f001 fd58 	bl	8002f16 <HAL_NVIC_EnableIRQ>
}
 8001466:	bf00      	nop
 8001468:	3710      	adds	r7, #16
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	40021000 	.word	0x40021000
 8001474:	40000400 	.word	0x40000400

08001478 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800147c:	e7fe      	b.n	800147c <NMI_Handler+0x4>

0800147e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800147e:	b480      	push	{r7}
 8001480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001482:	e7fe      	b.n	8001482 <HardFault_Handler+0x4>

08001484 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001488:	e7fe      	b.n	8001488 <MemManage_Handler+0x4>

0800148a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800148a:	b480      	push	{r7}
 800148c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800148e:	e7fe      	b.n	800148e <BusFault_Handler+0x4>

08001490 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001494:	e7fe      	b.n	8001494 <UsageFault_Handler+0x4>

08001496 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001496:	b480      	push	{r7}
 8001498:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800149a:	bf00      	nop
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014a8:	bf00      	nop
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr

080014b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014b2:	b480      	push	{r7}
 80014b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014b6:	bf00      	nop
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr

080014c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014c4:	f000 f8b8 	bl	8001638 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014c8:	bf00      	nop
 80014ca:	bd80      	pop	{r7, pc}

080014cc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac3_ch1);
 80014d0:	4802      	ldr	r0, [pc, #8]	; (80014dc <DMA1_Channel1_IRQHandler+0x10>)
 80014d2:	f002 f9ae 	bl	8003832 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80014d6:	bf00      	nop
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	20000114 	.word	0x20000114

080014e0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80014e4:	4802      	ldr	r0, [pc, #8]	; (80014f0 <DMA1_Channel2_IRQHandler+0x10>)
 80014e6:	f002 f9a4 	bl	8003832 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	200000a0 	.word	0x200000a0

080014f4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80014f8:	4802      	ldr	r0, [pc, #8]	; (8001504 <TIM2_IRQHandler+0x10>)
 80014fa:	f003 fe61 	bl	80051c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80014fe:	bf00      	nop
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000228 	.word	0x20000228

08001508 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800150c:	4802      	ldr	r0, [pc, #8]	; (8001518 <TIM3_IRQHandler+0x10>)
 800150e:	f003 fe57 	bl	80051c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20000274 	.word	0x20000274

0800151c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001520:	4b06      	ldr	r3, [pc, #24]	; (800153c <SystemInit+0x20>)
 8001522:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001526:	4a05      	ldr	r2, [pc, #20]	; (800153c <SystemInit+0x20>)
 8001528:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800152c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001530:	bf00      	nop
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	e000ed00 	.word	0xe000ed00

08001540 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001540:	480d      	ldr	r0, [pc, #52]	; (8001578 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001542:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001544:	480d      	ldr	r0, [pc, #52]	; (800157c <LoopForever+0x6>)
  ldr r1, =_edata
 8001546:	490e      	ldr	r1, [pc, #56]	; (8001580 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001548:	4a0e      	ldr	r2, [pc, #56]	; (8001584 <LoopForever+0xe>)
  movs r3, #0
 800154a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800154c:	e002      	b.n	8001554 <LoopCopyDataInit>

0800154e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800154e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001550:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001552:	3304      	adds	r3, #4

08001554 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001554:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001556:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001558:	d3f9      	bcc.n	800154e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800155a:	4a0b      	ldr	r2, [pc, #44]	; (8001588 <LoopForever+0x12>)
  ldr r4, =_ebss
 800155c:	4c0b      	ldr	r4, [pc, #44]	; (800158c <LoopForever+0x16>)
  movs r3, #0
 800155e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001560:	e001      	b.n	8001566 <LoopFillZerobss>

08001562 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001562:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001564:	3204      	adds	r2, #4

08001566 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001566:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001568:	d3fb      	bcc.n	8001562 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800156a:	f7ff ffd7 	bl	800151c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800156e:	f004 fb17 	bl	8005ba0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001572:	f7ff fa07 	bl	8000984 <main>

08001576 <LoopForever>:

LoopForever:
    b LoopForever
 8001576:	e7fe      	b.n	8001576 <LoopForever>
  ldr   r0, =_estack
 8001578:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800157c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001580:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8001584:	08006e70 	.word	0x08006e70
  ldr r2, =_sbss
 8001588:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 800158c:	20002344 	.word	0x20002344

08001590 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001590:	e7fe      	b.n	8001590 <ADC1_2_IRQHandler>

08001592 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001592:	b580      	push	{r7, lr}
 8001594:	b082      	sub	sp, #8
 8001596:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001598:	2300      	movs	r3, #0
 800159a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800159c:	2003      	movs	r0, #3
 800159e:	f001 fc95 	bl	8002ecc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015a2:	200f      	movs	r0, #15
 80015a4:	f000 f80e 	bl	80015c4 <HAL_InitTick>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d002      	beq.n	80015b4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
 80015b0:	71fb      	strb	r3, [r7, #7]
 80015b2:	e001      	b.n	80015b8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015b4:	f7ff fdb4 	bl	8001120 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015b8:	79fb      	ldrb	r3, [r7, #7]

}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
	...

080015c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015cc:	2300      	movs	r3, #0
 80015ce:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80015d0:	4b16      	ldr	r3, [pc, #88]	; (800162c <HAL_InitTick+0x68>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d022      	beq.n	800161e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80015d8:	4b15      	ldr	r3, [pc, #84]	; (8001630 <HAL_InitTick+0x6c>)
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	4b13      	ldr	r3, [pc, #76]	; (800162c <HAL_InitTick+0x68>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80015e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80015e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ec:	4618      	mov	r0, r3
 80015ee:	f001 fca0 	bl	8002f32 <HAL_SYSTICK_Config>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d10f      	bne.n	8001618 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2b0f      	cmp	r3, #15
 80015fc:	d809      	bhi.n	8001612 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015fe:	2200      	movs	r2, #0
 8001600:	6879      	ldr	r1, [r7, #4]
 8001602:	f04f 30ff 	mov.w	r0, #4294967295
 8001606:	f001 fc6c 	bl	8002ee2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800160a:	4a0a      	ldr	r2, [pc, #40]	; (8001634 <HAL_InitTick+0x70>)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6013      	str	r3, [r2, #0]
 8001610:	e007      	b.n	8001622 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	73fb      	strb	r3, [r7, #15]
 8001616:	e004      	b.n	8001622 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	73fb      	strb	r3, [r7, #15]
 800161c:	e001      	b.n	8001622 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001622:	7bfb      	ldrb	r3, [r7, #15]
}
 8001624:	4618      	mov	r0, r3
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	20000014 	.word	0x20000014
 8001630:	2000000c 	.word	0x2000000c
 8001634:	20000010 	.word	0x20000010

08001638 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800163c:	4b05      	ldr	r3, [pc, #20]	; (8001654 <HAL_IncTick+0x1c>)
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	4b05      	ldr	r3, [pc, #20]	; (8001658 <HAL_IncTick+0x20>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4413      	add	r3, r2
 8001646:	4a03      	ldr	r2, [pc, #12]	; (8001654 <HAL_IncTick+0x1c>)
 8001648:	6013      	str	r3, [r2, #0]
}
 800164a:	bf00      	nop
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr
 8001654:	20002340 	.word	0x20002340
 8001658:	20000014 	.word	0x20000014

0800165c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  return uwTick;
 8001660:	4b03      	ldr	r3, [pc, #12]	; (8001670 <HAL_GetTick+0x14>)
 8001662:	681b      	ldr	r3, [r3, #0]
}
 8001664:	4618      	mov	r0, r3
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	20002340 	.word	0x20002340

08001674 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800167c:	f7ff ffee 	bl	800165c <HAL_GetTick>
 8001680:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800168c:	d004      	beq.n	8001698 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800168e:	4b09      	ldr	r3, [pc, #36]	; (80016b4 <HAL_Delay+0x40>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	68fa      	ldr	r2, [r7, #12]
 8001694:	4413      	add	r3, r2
 8001696:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001698:	bf00      	nop
 800169a:	f7ff ffdf 	bl	800165c <HAL_GetTick>
 800169e:	4602      	mov	r2, r0
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	68fa      	ldr	r2, [r7, #12]
 80016a6:	429a      	cmp	r2, r3
 80016a8:	d8f7      	bhi.n	800169a <HAL_Delay+0x26>
  {
  }
}
 80016aa:	bf00      	nop
 80016ac:	bf00      	nop
 80016ae:	3710      	adds	r7, #16
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	20000014 	.word	0x20000014

080016b8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	431a      	orrs	r2, r3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	609a      	str	r2, [r3, #8]
}
 80016d2:	bf00      	nop
 80016d4:	370c      	adds	r7, #12
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80016de:	b480      	push	{r7}
 80016e0:	b083      	sub	sp, #12
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
 80016e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	689b      	ldr	r3, [r3, #8]
 80016ec:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	431a      	orrs	r2, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	609a      	str	r2, [r3, #8]
}
 80016f8:	bf00      	nop
 80016fa:	370c      	adds	r7, #12
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001714:	4618      	mov	r0, r3
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001720:	b480      	push	{r7}
 8001722:	b087      	sub	sp, #28
 8001724:	af00      	add	r7, sp, #0
 8001726:	60f8      	str	r0, [r7, #12]
 8001728:	60b9      	str	r1, [r7, #8]
 800172a:	607a      	str	r2, [r7, #4]
 800172c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	3360      	adds	r3, #96	; 0x60
 8001732:	461a      	mov	r2, r3
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	4413      	add	r3, r2
 800173a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	4b08      	ldr	r3, [pc, #32]	; (8001764 <LL_ADC_SetOffset+0x44>)
 8001742:	4013      	ands	r3, r2
 8001744:	687a      	ldr	r2, [r7, #4]
 8001746:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800174a:	683a      	ldr	r2, [r7, #0]
 800174c:	430a      	orrs	r2, r1
 800174e:	4313      	orrs	r3, r2
 8001750:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001758:	bf00      	nop
 800175a:	371c      	adds	r7, #28
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr
 8001764:	03fff000 	.word	0x03fff000

08001768 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	3360      	adds	r3, #96	; 0x60
 8001776:	461a      	mov	r2, r3
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	4413      	add	r3, r2
 800177e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001788:	4618      	mov	r0, r3
 800178a:	3714      	adds	r7, #20
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr

08001794 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001794:	b480      	push	{r7}
 8001796:	b087      	sub	sp, #28
 8001798:	af00      	add	r7, sp, #0
 800179a:	60f8      	str	r0, [r7, #12]
 800179c:	60b9      	str	r1, [r7, #8]
 800179e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	3360      	adds	r3, #96	; 0x60
 80017a4:	461a      	mov	r2, r3
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	4413      	add	r3, r2
 80017ac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	431a      	orrs	r2, r3
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80017be:	bf00      	nop
 80017c0:	371c      	adds	r7, #28
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr

080017ca <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80017ca:	b480      	push	{r7}
 80017cc:	b087      	sub	sp, #28
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	60f8      	str	r0, [r7, #12]
 80017d2:	60b9      	str	r1, [r7, #8]
 80017d4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	3360      	adds	r3, #96	; 0x60
 80017da:	461a      	mov	r2, r3
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	4413      	add	r3, r2
 80017e2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	431a      	orrs	r2, r3
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80017f4:	bf00      	nop
 80017f6:	371c      	adds	r7, #28
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001800:	b480      	push	{r7}
 8001802:	b087      	sub	sp, #28
 8001804:	af00      	add	r7, sp, #0
 8001806:	60f8      	str	r0, [r7, #12]
 8001808:	60b9      	str	r1, [r7, #8]
 800180a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	3360      	adds	r3, #96	; 0x60
 8001810:	461a      	mov	r2, r3
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	009b      	lsls	r3, r3, #2
 8001816:	4413      	add	r3, r2
 8001818:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	431a      	orrs	r2, r3
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800182a:	bf00      	nop
 800182c:	371c      	adds	r7, #28
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr

08001836 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001836:	b480      	push	{r7}
 8001838:	b083      	sub	sp, #12
 800183a:	af00      	add	r7, sp, #0
 800183c:	6078      	str	r0, [r7, #4]
 800183e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	695b      	ldr	r3, [r3, #20]
 8001844:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	431a      	orrs	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	615a      	str	r2, [r3, #20]
}
 8001850:	bf00      	nop
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr

0800185c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800186c:	2b00      	cmp	r3, #0
 800186e:	d101      	bne.n	8001874 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001870:	2301      	movs	r3, #1
 8001872:	e000      	b.n	8001876 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001874:	2300      	movs	r3, #0
}
 8001876:	4618      	mov	r0, r3
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr

08001882 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001882:	b480      	push	{r7}
 8001884:	b087      	sub	sp, #28
 8001886:	af00      	add	r7, sp, #0
 8001888:	60f8      	str	r0, [r7, #12]
 800188a:	60b9      	str	r1, [r7, #8]
 800188c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	3330      	adds	r3, #48	; 0x30
 8001892:	461a      	mov	r2, r3
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	0a1b      	lsrs	r3, r3, #8
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	f003 030c 	and.w	r3, r3, #12
 800189e:	4413      	add	r3, r2
 80018a0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	f003 031f 	and.w	r3, r3, #31
 80018ac:	211f      	movs	r1, #31
 80018ae:	fa01 f303 	lsl.w	r3, r1, r3
 80018b2:	43db      	mvns	r3, r3
 80018b4:	401a      	ands	r2, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	0e9b      	lsrs	r3, r3, #26
 80018ba:	f003 011f 	and.w	r1, r3, #31
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	f003 031f 	and.w	r3, r3, #31
 80018c4:	fa01 f303 	lsl.w	r3, r1, r3
 80018c8:	431a      	orrs	r2, r3
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80018ce:	bf00      	nop
 80018d0:	371c      	adds	r7, #28
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr

080018da <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80018da:	b480      	push	{r7}
 80018dc:	b087      	sub	sp, #28
 80018de:	af00      	add	r7, sp, #0
 80018e0:	60f8      	str	r0, [r7, #12]
 80018e2:	60b9      	str	r1, [r7, #8]
 80018e4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	3314      	adds	r3, #20
 80018ea:	461a      	mov	r2, r3
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	0e5b      	lsrs	r3, r3, #25
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	f003 0304 	and.w	r3, r3, #4
 80018f6:	4413      	add	r3, r2
 80018f8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	0d1b      	lsrs	r3, r3, #20
 8001902:	f003 031f 	and.w	r3, r3, #31
 8001906:	2107      	movs	r1, #7
 8001908:	fa01 f303 	lsl.w	r3, r1, r3
 800190c:	43db      	mvns	r3, r3
 800190e:	401a      	ands	r2, r3
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	0d1b      	lsrs	r3, r3, #20
 8001914:	f003 031f 	and.w	r3, r3, #31
 8001918:	6879      	ldr	r1, [r7, #4]
 800191a:	fa01 f303 	lsl.w	r3, r1, r3
 800191e:	431a      	orrs	r2, r3
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001924:	bf00      	nop
 8001926:	371c      	adds	r7, #28
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001930:	b480      	push	{r7}
 8001932:	b085      	sub	sp, #20
 8001934:	af00      	add	r7, sp, #0
 8001936:	60f8      	str	r0, [r7, #12]
 8001938:	60b9      	str	r1, [r7, #8]
 800193a:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	4a0f      	ldr	r2, [pc, #60]	; (800197c <LL_ADC_SetChannelSingleDiff+0x4c>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d10a      	bne.n	800195a <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800194a:	68bb      	ldr	r3, [r7, #8]
 800194c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001950:	431a      	orrs	r2, r3
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8001958:	e00a      	b.n	8001970 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001966:	43db      	mvns	r3, r3
 8001968:	401a      	ands	r2, r3
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8001970:	bf00      	nop
 8001972:	3714      	adds	r7, #20
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr
 800197c:	407f0000 	.word	0x407f0000

08001980 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	f003 031f 	and.w	r3, r3, #31
}
 8001990:	4618      	mov	r0, r3
 8001992:	370c      	adds	r7, #12
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	689b      	ldr	r3, [r3, #8]
 80019a8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80019ac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80019b0:	687a      	ldr	r2, [r7, #4]
 80019b2:	6093      	str	r3, [r2, #8]
}
 80019b4:	bf00      	nop
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80019d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80019d4:	d101      	bne.n	80019da <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80019d6:	2301      	movs	r3, #1
 80019d8:	e000      	b.n	80019dc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80019da:	2300      	movs	r3, #0
}
 80019dc:	4618      	mov	r0, r3
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80019f8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80019fc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001a04:	bf00      	nop
 8001a06:	370c      	adds	r7, #12
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a20:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001a24:	d101      	bne.n	8001a2a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001a26:	2301      	movs	r3, #1
 8001a28:	e000      	b.n	8001a2c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001a2a:	2300      	movs	r3, #0
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr

08001a38 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b083      	sub	sp, #12
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001a48:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001a4c:	f043 0201 	orr.w	r2, r3, #1
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001a54:	bf00      	nop
 8001a56:	370c      	adds	r7, #12
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr

08001a60 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	f003 0301 	and.w	r3, r3, #1
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d101      	bne.n	8001a78 <LL_ADC_IsEnabled+0x18>
 8001a74:	2301      	movs	r3, #1
 8001a76:	e000      	b.n	8001a7a <LL_ADC_IsEnabled+0x1a>
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr

08001a86 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001a86:	b480      	push	{r7}
 8001a88:	b083      	sub	sp, #12
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001a96:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001a9a:	f043 0204 	orr.w	r2, r3, #4
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001aa2:	bf00      	nop
 8001aa4:	370c      	adds	r7, #12
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr

08001aae <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	b083      	sub	sp, #12
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f003 0304 	and.w	r3, r3, #4
 8001abe:	2b04      	cmp	r3, #4
 8001ac0:	d101      	bne.n	8001ac6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e000      	b.n	8001ac8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001ac6:	2300      	movs	r3, #0
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	f003 0308 	and.w	r3, r3, #8
 8001ae4:	2b08      	cmp	r3, #8
 8001ae6:	d101      	bne.n	8001aec <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e000      	b.n	8001aee <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001aec:	2300      	movs	r3, #0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	370c      	adds	r7, #12
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
	...

08001afc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001afc:	b590      	push	{r4, r7, lr}
 8001afe:	b089      	sub	sp, #36	; 0x24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b04:	2300      	movs	r3, #0
 8001b06:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d101      	bne.n	8001b16 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e1af      	b.n	8001e76 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	695b      	ldr	r3, [r3, #20]
 8001b1a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d109      	bne.n	8001b38 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	f7ff fb1f 	bl	8001168 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2200      	movs	r2, #0
 8001b34:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7ff ff3f 	bl	80019c0 <LL_ADC_IsDeepPowerDownEnabled>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d004      	beq.n	8001b52 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff ff25 	bl	800199c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7ff ff5a 	bl	8001a10 <LL_ADC_IsInternalRegulatorEnabled>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d115      	bne.n	8001b8e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7ff ff3e 	bl	80019e8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001b6c:	4b9f      	ldr	r3, [pc, #636]	; (8001dec <HAL_ADC_Init+0x2f0>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	099b      	lsrs	r3, r3, #6
 8001b72:	4a9f      	ldr	r2, [pc, #636]	; (8001df0 <HAL_ADC_Init+0x2f4>)
 8001b74:	fba2 2303 	umull	r2, r3, r2, r3
 8001b78:	099b      	lsrs	r3, r3, #6
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	005b      	lsls	r3, r3, #1
 8001b7e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001b80:	e002      	b.n	8001b88 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	3b01      	subs	r3, #1
 8001b86:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d1f9      	bne.n	8001b82 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7ff ff3c 	bl	8001a10 <LL_ADC_IsInternalRegulatorEnabled>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d10d      	bne.n	8001bba <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ba2:	f043 0210 	orr.w	r2, r3, #16
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bae:	f043 0201 	orr.w	r2, r3, #1
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7ff ff75 	bl	8001aae <LL_ADC_REG_IsConversionOngoing>
 8001bc4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bca:	f003 0310 	and.w	r3, r3, #16
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	f040 8148 	bne.w	8001e64 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	f040 8144 	bne.w	8001e64 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001be0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001be4:	f043 0202 	orr.w	r2, r3, #2
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff ff35 	bl	8001a60 <LL_ADC_IsEnabled>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d141      	bne.n	8001c80 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001c04:	d004      	beq.n	8001c10 <HAL_ADC_Init+0x114>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a7a      	ldr	r2, [pc, #488]	; (8001df4 <HAL_ADC_Init+0x2f8>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d10f      	bne.n	8001c30 <HAL_ADC_Init+0x134>
 8001c10:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001c14:	f7ff ff24 	bl	8001a60 <LL_ADC_IsEnabled>
 8001c18:	4604      	mov	r4, r0
 8001c1a:	4876      	ldr	r0, [pc, #472]	; (8001df4 <HAL_ADC_Init+0x2f8>)
 8001c1c:	f7ff ff20 	bl	8001a60 <LL_ADC_IsEnabled>
 8001c20:	4603      	mov	r3, r0
 8001c22:	4323      	orrs	r3, r4
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	bf0c      	ite	eq
 8001c28:	2301      	moveq	r3, #1
 8001c2a:	2300      	movne	r3, #0
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	e012      	b.n	8001c56 <HAL_ADC_Init+0x15a>
 8001c30:	4871      	ldr	r0, [pc, #452]	; (8001df8 <HAL_ADC_Init+0x2fc>)
 8001c32:	f7ff ff15 	bl	8001a60 <LL_ADC_IsEnabled>
 8001c36:	4604      	mov	r4, r0
 8001c38:	4870      	ldr	r0, [pc, #448]	; (8001dfc <HAL_ADC_Init+0x300>)
 8001c3a:	f7ff ff11 	bl	8001a60 <LL_ADC_IsEnabled>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	431c      	orrs	r4, r3
 8001c42:	486f      	ldr	r0, [pc, #444]	; (8001e00 <HAL_ADC_Init+0x304>)
 8001c44:	f7ff ff0c 	bl	8001a60 <LL_ADC_IsEnabled>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	4323      	orrs	r3, r4
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	bf0c      	ite	eq
 8001c50:	2301      	moveq	r3, #1
 8001c52:	2300      	movne	r3, #0
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d012      	beq.n	8001c80 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001c62:	d004      	beq.n	8001c6e <HAL_ADC_Init+0x172>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a62      	ldr	r2, [pc, #392]	; (8001df4 <HAL_ADC_Init+0x2f8>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d101      	bne.n	8001c72 <HAL_ADC_Init+0x176>
 8001c6e:	4a65      	ldr	r2, [pc, #404]	; (8001e04 <HAL_ADC_Init+0x308>)
 8001c70:	e000      	b.n	8001c74 <HAL_ADC_Init+0x178>
 8001c72:	4a65      	ldr	r2, [pc, #404]	; (8001e08 <HAL_ADC_Init+0x30c>)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4610      	mov	r0, r2
 8001c7c:	f7ff fd1c 	bl	80016b8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	7f5b      	ldrb	r3, [r3, #29]
 8001c84:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001c8a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001c90:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001c96:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c9e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d106      	bne.n	8001cbc <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cb2:	3b01      	subs	r3, #1
 8001cb4:	045b      	lsls	r3, r3, #17
 8001cb6:	69ba      	ldr	r2, [r7, #24]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d009      	beq.n	8001cd8 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc8:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001cd2:	69ba      	ldr	r2, [r7, #24]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	68da      	ldr	r2, [r3, #12]
 8001cde:	4b4b      	ldr	r3, [pc, #300]	; (8001e0c <HAL_ADC_Init+0x310>)
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	687a      	ldr	r2, [r7, #4]
 8001ce4:	6812      	ldr	r2, [r2, #0]
 8001ce6:	69b9      	ldr	r1, [r7, #24]
 8001ce8:	430b      	orrs	r3, r1
 8001cea:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	691b      	ldr	r3, [r3, #16]
 8001cf2:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	430a      	orrs	r2, r1
 8001d00:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7ff fed1 	bl	8001aae <LL_ADC_REG_IsConversionOngoing>
 8001d0c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7ff fede 	bl	8001ad4 <LL_ADC_INJ_IsConversionOngoing>
 8001d18:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d17f      	bne.n	8001e20 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d17c      	bne.n	8001e20 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001d2a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001d32:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001d34:	4313      	orrs	r3, r2
 8001d36:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	68db      	ldr	r3, [r3, #12]
 8001d3e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001d42:	f023 0302 	bic.w	r3, r3, #2
 8001d46:	687a      	ldr	r2, [r7, #4]
 8001d48:	6812      	ldr	r2, [r2, #0]
 8001d4a:	69b9      	ldr	r1, [r7, #24]
 8001d4c:	430b      	orrs	r3, r1
 8001d4e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	691b      	ldr	r3, [r3, #16]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d017      	beq.n	8001d88 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	691a      	ldr	r2, [r3, #16]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001d66:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001d70:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001d74:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	6911      	ldr	r1, [r2, #16]
 8001d7c:	687a      	ldr	r2, [r7, #4]
 8001d7e:	6812      	ldr	r2, [r2, #0]
 8001d80:	430b      	orrs	r3, r1
 8001d82:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8001d86:	e013      	b.n	8001db0 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	691a      	ldr	r2, [r3, #16]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001d96:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	6812      	ldr	r2, [r2, #0]
 8001da4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001da8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001dac:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d12a      	bne.n	8001e10 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001dc4:	f023 0304 	bic.w	r3, r3, #4
 8001dc8:	687a      	ldr	r2, [r7, #4]
 8001dca:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001dd0:	4311      	orrs	r1, r2
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001dd6:	4311      	orrs	r1, r2
 8001dd8:	687a      	ldr	r2, [r7, #4]
 8001dda:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001ddc:	430a      	orrs	r2, r1
 8001dde:	431a      	orrs	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f042 0201 	orr.w	r2, r2, #1
 8001de8:	611a      	str	r2, [r3, #16]
 8001dea:	e019      	b.n	8001e20 <HAL_ADC_Init+0x324>
 8001dec:	2000000c 	.word	0x2000000c
 8001df0:	053e2d63 	.word	0x053e2d63
 8001df4:	50000100 	.word	0x50000100
 8001df8:	50000400 	.word	0x50000400
 8001dfc:	50000500 	.word	0x50000500
 8001e00:	50000600 	.word	0x50000600
 8001e04:	50000300 	.word	0x50000300
 8001e08:	50000700 	.word	0x50000700
 8001e0c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	691a      	ldr	r2, [r3, #16]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f022 0201 	bic.w	r2, r2, #1
 8001e1e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	695b      	ldr	r3, [r3, #20]
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d10c      	bne.n	8001e42 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2e:	f023 010f 	bic.w	r1, r3, #15
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6a1b      	ldr	r3, [r3, #32]
 8001e36:	1e5a      	subs	r2, r3, #1
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	631a      	str	r2, [r3, #48]	; 0x30
 8001e40:	e007      	b.n	8001e52 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f022 020f 	bic.w	r2, r2, #15
 8001e50:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e56:	f023 0303 	bic.w	r3, r3, #3
 8001e5a:	f043 0201 	orr.w	r2, r3, #1
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	65da      	str	r2, [r3, #92]	; 0x5c
 8001e62:	e007      	b.n	8001e74 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e68:	f043 0210 	orr.w	r2, r3, #16
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001e74:	7ffb      	ldrb	r3, [r7, #31]
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3724      	adds	r7, #36	; 0x24
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd90      	pop	{r4, r7, pc}
 8001e7e:	bf00      	nop

08001e80 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e94:	d004      	beq.n	8001ea0 <HAL_ADC_Start_DMA+0x20>
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a5a      	ldr	r2, [pc, #360]	; (8002004 <HAL_ADC_Start_DMA+0x184>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d101      	bne.n	8001ea4 <HAL_ADC_Start_DMA+0x24>
 8001ea0:	4b59      	ldr	r3, [pc, #356]	; (8002008 <HAL_ADC_Start_DMA+0x188>)
 8001ea2:	e000      	b.n	8001ea6 <HAL_ADC_Start_DMA+0x26>
 8001ea4:	4b59      	ldr	r3, [pc, #356]	; (800200c <HAL_ADC_Start_DMA+0x18c>)
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7ff fd6a 	bl	8001980 <LL_ADC_GetMultimode>
 8001eac:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7ff fdfb 	bl	8001aae <LL_ADC_REG_IsConversionOngoing>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	f040 809b 	bne.w	8001ff6 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d101      	bne.n	8001ece <HAL_ADC_Start_DMA+0x4e>
 8001eca:	2302      	movs	r3, #2
 8001ecc:	e096      	b.n	8001ffc <HAL_ADC_Start_DMA+0x17c>
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a4d      	ldr	r2, [pc, #308]	; (8002010 <HAL_ADC_Start_DMA+0x190>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d008      	beq.n	8001ef2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d005      	beq.n	8001ef2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	2b05      	cmp	r3, #5
 8001eea:	d002      	beq.n	8001ef2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	2b09      	cmp	r3, #9
 8001ef0:	d17a      	bne.n	8001fe8 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001ef2:	68f8      	ldr	r0, [r7, #12]
 8001ef4:	f000 fcf6 	bl	80028e4 <ADC_Enable>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001efc:	7dfb      	ldrb	r3, [r7, #23]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d16d      	bne.n	8001fde <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f06:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001f0a:	f023 0301 	bic.w	r3, r3, #1
 8001f0e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a3a      	ldr	r2, [pc, #232]	; (8002004 <HAL_ADC_Start_DMA+0x184>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d009      	beq.n	8001f34 <HAL_ADC_Start_DMA+0xb4>
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a3b      	ldr	r2, [pc, #236]	; (8002014 <HAL_ADC_Start_DMA+0x194>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d002      	beq.n	8001f30 <HAL_ADC_Start_DMA+0xb0>
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	e003      	b.n	8001f38 <HAL_ADC_Start_DMA+0xb8>
 8001f30:	4b39      	ldr	r3, [pc, #228]	; (8002018 <HAL_ADC_Start_DMA+0x198>)
 8001f32:	e001      	b.n	8001f38 <HAL_ADC_Start_DMA+0xb8>
 8001f34:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001f38:	68fa      	ldr	r2, [r7, #12]
 8001f3a:	6812      	ldr	r2, [r2, #0]
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d002      	beq.n	8001f46 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d105      	bne.n	8001f52 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f4a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f56:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d006      	beq.n	8001f6c <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f62:	f023 0206 	bic.w	r2, r3, #6
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	661a      	str	r2, [r3, #96]	; 0x60
 8001f6a:	e002      	b.n	8001f72 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f76:	4a29      	ldr	r2, [pc, #164]	; (800201c <HAL_ADC_Start_DMA+0x19c>)
 8001f78:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f7e:	4a28      	ldr	r2, [pc, #160]	; (8002020 <HAL_ADC_Start_DMA+0x1a0>)
 8001f80:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f86:	4a27      	ldr	r2, [pc, #156]	; (8002024 <HAL_ADC_Start_DMA+0x1a4>)
 8001f88:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	221c      	movs	r2, #28
 8001f90:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2200      	movs	r2, #0
 8001f96:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	685a      	ldr	r2, [r3, #4]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f042 0210 	orr.w	r2, r2, #16
 8001fa8:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	68da      	ldr	r2, [r3, #12]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f042 0201 	orr.w	r2, r2, #1
 8001fb8:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	3340      	adds	r3, #64	; 0x40
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	68ba      	ldr	r2, [r7, #8]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	f001 fbb7 	bl	800373c <HAL_DMA_Start_IT>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7ff fd55 	bl	8001a86 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001fdc:	e00d      	b.n	8001ffa <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8001fe6:	e008      	b.n	8001ffa <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8001ff4:	e001      	b.n	8001ffa <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001ffa:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3718      	adds	r7, #24
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	50000100 	.word	0x50000100
 8002008:	50000300 	.word	0x50000300
 800200c:	50000700 	.word	0x50000700
 8002010:	50000600 	.word	0x50000600
 8002014:	50000500 	.word	0x50000500
 8002018:	50000400 	.word	0x50000400
 800201c:	080029a9 	.word	0x080029a9
 8002020:	08002a81 	.word	0x08002a81
 8002024:	08002a9d 	.word	0x08002a9d

08002028 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002030:	bf00      	nop
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr

0800203c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002058:	bf00      	nop
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b0b6      	sub	sp, #216	; 0xd8
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800206e:	2300      	movs	r3, #0
 8002070:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002074:	2300      	movs	r3, #0
 8002076:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800207e:	2b01      	cmp	r3, #1
 8002080:	d102      	bne.n	8002088 <HAL_ADC_ConfigChannel+0x24>
 8002082:	2302      	movs	r3, #2
 8002084:	f000 bc13 	b.w	80028ae <HAL_ADC_ConfigChannel+0x84a>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2201      	movs	r2, #1
 800208c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff fd0a 	bl	8001aae <LL_ADC_REG_IsConversionOngoing>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	f040 83f3 	bne.w	8002888 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6818      	ldr	r0, [r3, #0]
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	6859      	ldr	r1, [r3, #4]
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	461a      	mov	r2, r3
 80020b0:	f7ff fbe7 	bl	8001882 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7ff fcf8 	bl	8001aae <LL_ADC_REG_IsConversionOngoing>
 80020be:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7ff fd04 	bl	8001ad4 <LL_ADC_INJ_IsConversionOngoing>
 80020cc:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80020d0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	f040 81d9 	bne.w	800248c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80020da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80020de:	2b00      	cmp	r3, #0
 80020e0:	f040 81d4 	bne.w	800248c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80020ec:	d10f      	bne.n	800210e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6818      	ldr	r0, [r3, #0]
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2200      	movs	r2, #0
 80020f8:	4619      	mov	r1, r3
 80020fa:	f7ff fbee 	bl	80018da <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff fb95 	bl	8001836 <LL_ADC_SetSamplingTimeCommonConfig>
 800210c:	e00e      	b.n	800212c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6818      	ldr	r0, [r3, #0]
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	6819      	ldr	r1, [r3, #0]
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	461a      	mov	r2, r3
 800211c:	f7ff fbdd 	bl	80018da <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	2100      	movs	r1, #0
 8002126:	4618      	mov	r0, r3
 8002128:	f7ff fb85 	bl	8001836 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	695a      	ldr	r2, [r3, #20]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	68db      	ldr	r3, [r3, #12]
 8002136:	08db      	lsrs	r3, r3, #3
 8002138:	f003 0303 	and.w	r3, r3, #3
 800213c:	005b      	lsls	r3, r3, #1
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	691b      	ldr	r3, [r3, #16]
 800214a:	2b04      	cmp	r3, #4
 800214c:	d022      	beq.n	8002194 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6818      	ldr	r0, [r3, #0]
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	6919      	ldr	r1, [r3, #16]
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800215e:	f7ff fadf 	bl	8001720 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6818      	ldr	r0, [r3, #0]
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	6919      	ldr	r1, [r3, #16]
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	699b      	ldr	r3, [r3, #24]
 800216e:	461a      	mov	r2, r3
 8002170:	f7ff fb2b 	bl	80017ca <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6818      	ldr	r0, [r3, #0]
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	6919      	ldr	r1, [r3, #16]
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	7f1b      	ldrb	r3, [r3, #28]
 8002180:	2b01      	cmp	r3, #1
 8002182:	d102      	bne.n	800218a <HAL_ADC_ConfigChannel+0x126>
 8002184:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002188:	e000      	b.n	800218c <HAL_ADC_ConfigChannel+0x128>
 800218a:	2300      	movs	r3, #0
 800218c:	461a      	mov	r2, r3
 800218e:	f7ff fb37 	bl	8001800 <LL_ADC_SetOffsetSaturation>
 8002192:	e17b      	b.n	800248c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	2100      	movs	r1, #0
 800219a:	4618      	mov	r0, r3
 800219c:	f7ff fae4 	bl	8001768 <LL_ADC_GetOffsetChannel>
 80021a0:	4603      	mov	r3, r0
 80021a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d10a      	bne.n	80021c0 <HAL_ADC_ConfigChannel+0x15c>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	2100      	movs	r1, #0
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7ff fad9 	bl	8001768 <LL_ADC_GetOffsetChannel>
 80021b6:	4603      	mov	r3, r0
 80021b8:	0e9b      	lsrs	r3, r3, #26
 80021ba:	f003 021f 	and.w	r2, r3, #31
 80021be:	e01e      	b.n	80021fe <HAL_ADC_ConfigChannel+0x19a>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2100      	movs	r1, #0
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7ff face 	bl	8001768 <LL_ADC_GetOffsetChannel>
 80021cc:	4603      	mov	r3, r0
 80021ce:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80021d6:	fa93 f3a3 	rbit	r3, r3
 80021da:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80021de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80021e2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80021e6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d101      	bne.n	80021f2 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80021ee:	2320      	movs	r3, #32
 80021f0:	e004      	b.n	80021fc <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80021f2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80021f6:	fab3 f383 	clz	r3, r3
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002206:	2b00      	cmp	r3, #0
 8002208:	d105      	bne.n	8002216 <HAL_ADC_ConfigChannel+0x1b2>
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	0e9b      	lsrs	r3, r3, #26
 8002210:	f003 031f 	and.w	r3, r3, #31
 8002214:	e018      	b.n	8002248 <HAL_ADC_ConfigChannel+0x1e4>
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800221e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002222:	fa93 f3a3 	rbit	r3, r3
 8002226:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800222a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800222e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002232:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002236:	2b00      	cmp	r3, #0
 8002238:	d101      	bne.n	800223e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800223a:	2320      	movs	r3, #32
 800223c:	e004      	b.n	8002248 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800223e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002242:	fab3 f383 	clz	r3, r3
 8002246:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002248:	429a      	cmp	r2, r3
 800224a:	d106      	bne.n	800225a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2200      	movs	r2, #0
 8002252:	2100      	movs	r1, #0
 8002254:	4618      	mov	r0, r3
 8002256:	f7ff fa9d 	bl	8001794 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	2101      	movs	r1, #1
 8002260:	4618      	mov	r0, r3
 8002262:	f7ff fa81 	bl	8001768 <LL_ADC_GetOffsetChannel>
 8002266:	4603      	mov	r3, r0
 8002268:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800226c:	2b00      	cmp	r3, #0
 800226e:	d10a      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x222>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2101      	movs	r1, #1
 8002276:	4618      	mov	r0, r3
 8002278:	f7ff fa76 	bl	8001768 <LL_ADC_GetOffsetChannel>
 800227c:	4603      	mov	r3, r0
 800227e:	0e9b      	lsrs	r3, r3, #26
 8002280:	f003 021f 	and.w	r2, r3, #31
 8002284:	e01e      	b.n	80022c4 <HAL_ADC_ConfigChannel+0x260>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	2101      	movs	r1, #1
 800228c:	4618      	mov	r0, r3
 800228e:	f7ff fa6b 	bl	8001768 <LL_ADC_GetOffsetChannel>
 8002292:	4603      	mov	r3, r0
 8002294:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002298:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800229c:	fa93 f3a3 	rbit	r3, r3
 80022a0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80022a4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80022a8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80022ac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d101      	bne.n	80022b8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80022b4:	2320      	movs	r3, #32
 80022b6:	e004      	b.n	80022c2 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80022b8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80022bc:	fab3 f383 	clz	r3, r3
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d105      	bne.n	80022dc <HAL_ADC_ConfigChannel+0x278>
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	0e9b      	lsrs	r3, r3, #26
 80022d6:	f003 031f 	and.w	r3, r3, #31
 80022da:	e018      	b.n	800230e <HAL_ADC_ConfigChannel+0x2aa>
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80022e8:	fa93 f3a3 	rbit	r3, r3
 80022ec:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80022f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80022f4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80022f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d101      	bne.n	8002304 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002300:	2320      	movs	r3, #32
 8002302:	e004      	b.n	800230e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002304:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002308:	fab3 f383 	clz	r3, r3
 800230c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800230e:	429a      	cmp	r2, r3
 8002310:	d106      	bne.n	8002320 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	2200      	movs	r2, #0
 8002318:	2101      	movs	r1, #1
 800231a:	4618      	mov	r0, r3
 800231c:	f7ff fa3a 	bl	8001794 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2102      	movs	r1, #2
 8002326:	4618      	mov	r0, r3
 8002328:	f7ff fa1e 	bl	8001768 <LL_ADC_GetOffsetChannel>
 800232c:	4603      	mov	r3, r0
 800232e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002332:	2b00      	cmp	r3, #0
 8002334:	d10a      	bne.n	800234c <HAL_ADC_ConfigChannel+0x2e8>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	2102      	movs	r1, #2
 800233c:	4618      	mov	r0, r3
 800233e:	f7ff fa13 	bl	8001768 <LL_ADC_GetOffsetChannel>
 8002342:	4603      	mov	r3, r0
 8002344:	0e9b      	lsrs	r3, r3, #26
 8002346:	f003 021f 	and.w	r2, r3, #31
 800234a:	e01e      	b.n	800238a <HAL_ADC_ConfigChannel+0x326>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	2102      	movs	r1, #2
 8002352:	4618      	mov	r0, r3
 8002354:	f7ff fa08 	bl	8001768 <LL_ADC_GetOffsetChannel>
 8002358:	4603      	mov	r3, r0
 800235a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800235e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002362:	fa93 f3a3 	rbit	r3, r3
 8002366:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800236a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800236e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002372:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002376:	2b00      	cmp	r3, #0
 8002378:	d101      	bne.n	800237e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800237a:	2320      	movs	r3, #32
 800237c:	e004      	b.n	8002388 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800237e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002382:	fab3 f383 	clz	r3, r3
 8002386:	b2db      	uxtb	r3, r3
 8002388:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002392:	2b00      	cmp	r3, #0
 8002394:	d105      	bne.n	80023a2 <HAL_ADC_ConfigChannel+0x33e>
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	0e9b      	lsrs	r3, r3, #26
 800239c:	f003 031f 	and.w	r3, r3, #31
 80023a0:	e016      	b.n	80023d0 <HAL_ADC_ConfigChannel+0x36c>
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80023ae:	fa93 f3a3 	rbit	r3, r3
 80023b2:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80023b4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80023b6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80023ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d101      	bne.n	80023c6 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80023c2:	2320      	movs	r3, #32
 80023c4:	e004      	b.n	80023d0 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80023c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80023ca:	fab3 f383 	clz	r3, r3
 80023ce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d106      	bne.n	80023e2 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2200      	movs	r2, #0
 80023da:	2102      	movs	r1, #2
 80023dc:	4618      	mov	r0, r3
 80023de:	f7ff f9d9 	bl	8001794 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	2103      	movs	r1, #3
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7ff f9bd 	bl	8001768 <LL_ADC_GetOffsetChannel>
 80023ee:	4603      	mov	r3, r0
 80023f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d10a      	bne.n	800240e <HAL_ADC_ConfigChannel+0x3aa>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2103      	movs	r1, #3
 80023fe:	4618      	mov	r0, r3
 8002400:	f7ff f9b2 	bl	8001768 <LL_ADC_GetOffsetChannel>
 8002404:	4603      	mov	r3, r0
 8002406:	0e9b      	lsrs	r3, r3, #26
 8002408:	f003 021f 	and.w	r2, r3, #31
 800240c:	e017      	b.n	800243e <HAL_ADC_ConfigChannel+0x3da>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2103      	movs	r1, #3
 8002414:	4618      	mov	r0, r3
 8002416:	f7ff f9a7 	bl	8001768 <LL_ADC_GetOffsetChannel>
 800241a:	4603      	mov	r3, r0
 800241c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800241e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002420:	fa93 f3a3 	rbit	r3, r3
 8002424:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002426:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002428:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800242a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800242c:	2b00      	cmp	r3, #0
 800242e:	d101      	bne.n	8002434 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002430:	2320      	movs	r3, #32
 8002432:	e003      	b.n	800243c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002434:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002436:	fab3 f383 	clz	r3, r3
 800243a:	b2db      	uxtb	r3, r3
 800243c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002446:	2b00      	cmp	r3, #0
 8002448:	d105      	bne.n	8002456 <HAL_ADC_ConfigChannel+0x3f2>
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	0e9b      	lsrs	r3, r3, #26
 8002450:	f003 031f 	and.w	r3, r3, #31
 8002454:	e011      	b.n	800247a <HAL_ADC_ConfigChannel+0x416>
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800245c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800245e:	fa93 f3a3 	rbit	r3, r3
 8002462:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002464:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002466:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002468:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800246a:	2b00      	cmp	r3, #0
 800246c:	d101      	bne.n	8002472 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800246e:	2320      	movs	r3, #32
 8002470:	e003      	b.n	800247a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002472:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002474:	fab3 f383 	clz	r3, r3
 8002478:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800247a:	429a      	cmp	r2, r3
 800247c:	d106      	bne.n	800248c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	2200      	movs	r2, #0
 8002484:	2103      	movs	r1, #3
 8002486:	4618      	mov	r0, r3
 8002488:	f7ff f984 	bl	8001794 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4618      	mov	r0, r3
 8002492:	f7ff fae5 	bl	8001a60 <LL_ADC_IsEnabled>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	f040 813d 	bne.w	8002718 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6818      	ldr	r0, [r3, #0]
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	6819      	ldr	r1, [r3, #0]
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	68db      	ldr	r3, [r3, #12]
 80024aa:	461a      	mov	r2, r3
 80024ac:	f7ff fa40 	bl	8001930 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	4aa2      	ldr	r2, [pc, #648]	; (8002740 <HAL_ADC_ConfigChannel+0x6dc>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	f040 812e 	bne.w	8002718 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d10b      	bne.n	80024e4 <HAL_ADC_ConfigChannel+0x480>
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	0e9b      	lsrs	r3, r3, #26
 80024d2:	3301      	adds	r3, #1
 80024d4:	f003 031f 	and.w	r3, r3, #31
 80024d8:	2b09      	cmp	r3, #9
 80024da:	bf94      	ite	ls
 80024dc:	2301      	movls	r3, #1
 80024de:	2300      	movhi	r3, #0
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	e019      	b.n	8002518 <HAL_ADC_ConfigChannel+0x4b4>
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80024ec:	fa93 f3a3 	rbit	r3, r3
 80024f0:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80024f2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80024f4:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80024f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d101      	bne.n	8002500 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80024fc:	2320      	movs	r3, #32
 80024fe:	e003      	b.n	8002508 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002500:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002502:	fab3 f383 	clz	r3, r3
 8002506:	b2db      	uxtb	r3, r3
 8002508:	3301      	adds	r3, #1
 800250a:	f003 031f 	and.w	r3, r3, #31
 800250e:	2b09      	cmp	r3, #9
 8002510:	bf94      	ite	ls
 8002512:	2301      	movls	r3, #1
 8002514:	2300      	movhi	r3, #0
 8002516:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002518:	2b00      	cmp	r3, #0
 800251a:	d079      	beq.n	8002610 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002524:	2b00      	cmp	r3, #0
 8002526:	d107      	bne.n	8002538 <HAL_ADC_ConfigChannel+0x4d4>
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	0e9b      	lsrs	r3, r3, #26
 800252e:	3301      	adds	r3, #1
 8002530:	069b      	lsls	r3, r3, #26
 8002532:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002536:	e015      	b.n	8002564 <HAL_ADC_ConfigChannel+0x500>
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800253e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002540:	fa93 f3a3 	rbit	r3, r3
 8002544:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002546:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002548:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800254a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800254c:	2b00      	cmp	r3, #0
 800254e:	d101      	bne.n	8002554 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002550:	2320      	movs	r3, #32
 8002552:	e003      	b.n	800255c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002554:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002556:	fab3 f383 	clz	r3, r3
 800255a:	b2db      	uxtb	r3, r3
 800255c:	3301      	adds	r3, #1
 800255e:	069b      	lsls	r3, r3, #26
 8002560:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800256c:	2b00      	cmp	r3, #0
 800256e:	d109      	bne.n	8002584 <HAL_ADC_ConfigChannel+0x520>
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	0e9b      	lsrs	r3, r3, #26
 8002576:	3301      	adds	r3, #1
 8002578:	f003 031f 	and.w	r3, r3, #31
 800257c:	2101      	movs	r1, #1
 800257e:	fa01 f303 	lsl.w	r3, r1, r3
 8002582:	e017      	b.n	80025b4 <HAL_ADC_ConfigChannel+0x550>
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800258a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800258c:	fa93 f3a3 	rbit	r3, r3
 8002590:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002592:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002594:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002596:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002598:	2b00      	cmp	r3, #0
 800259a:	d101      	bne.n	80025a0 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800259c:	2320      	movs	r3, #32
 800259e:	e003      	b.n	80025a8 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80025a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025a2:	fab3 f383 	clz	r3, r3
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	3301      	adds	r3, #1
 80025aa:	f003 031f 	and.w	r3, r3, #31
 80025ae:	2101      	movs	r1, #1
 80025b0:	fa01 f303 	lsl.w	r3, r1, r3
 80025b4:	ea42 0103 	orr.w	r1, r2, r3
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d10a      	bne.n	80025da <HAL_ADC_ConfigChannel+0x576>
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	0e9b      	lsrs	r3, r3, #26
 80025ca:	3301      	adds	r3, #1
 80025cc:	f003 021f 	and.w	r2, r3, #31
 80025d0:	4613      	mov	r3, r2
 80025d2:	005b      	lsls	r3, r3, #1
 80025d4:	4413      	add	r3, r2
 80025d6:	051b      	lsls	r3, r3, #20
 80025d8:	e018      	b.n	800260c <HAL_ADC_ConfigChannel+0x5a8>
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025e2:	fa93 f3a3 	rbit	r3, r3
 80025e6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80025e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80025ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80025f2:	2320      	movs	r3, #32
 80025f4:	e003      	b.n	80025fe <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80025f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025f8:	fab3 f383 	clz	r3, r3
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	3301      	adds	r3, #1
 8002600:	f003 021f 	and.w	r2, r3, #31
 8002604:	4613      	mov	r3, r2
 8002606:	005b      	lsls	r3, r3, #1
 8002608:	4413      	add	r3, r2
 800260a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800260c:	430b      	orrs	r3, r1
 800260e:	e07e      	b.n	800270e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002618:	2b00      	cmp	r3, #0
 800261a:	d107      	bne.n	800262c <HAL_ADC_ConfigChannel+0x5c8>
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	0e9b      	lsrs	r3, r3, #26
 8002622:	3301      	adds	r3, #1
 8002624:	069b      	lsls	r3, r3, #26
 8002626:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800262a:	e015      	b.n	8002658 <HAL_ADC_ConfigChannel+0x5f4>
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002634:	fa93 f3a3 	rbit	r3, r3
 8002638:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800263a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800263c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800263e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002640:	2b00      	cmp	r3, #0
 8002642:	d101      	bne.n	8002648 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002644:	2320      	movs	r3, #32
 8002646:	e003      	b.n	8002650 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800264a:	fab3 f383 	clz	r3, r3
 800264e:	b2db      	uxtb	r3, r3
 8002650:	3301      	adds	r3, #1
 8002652:	069b      	lsls	r3, r3, #26
 8002654:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002660:	2b00      	cmp	r3, #0
 8002662:	d109      	bne.n	8002678 <HAL_ADC_ConfigChannel+0x614>
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	0e9b      	lsrs	r3, r3, #26
 800266a:	3301      	adds	r3, #1
 800266c:	f003 031f 	and.w	r3, r3, #31
 8002670:	2101      	movs	r1, #1
 8002672:	fa01 f303 	lsl.w	r3, r1, r3
 8002676:	e017      	b.n	80026a8 <HAL_ADC_ConfigChannel+0x644>
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800267e:	6a3b      	ldr	r3, [r7, #32]
 8002680:	fa93 f3a3 	rbit	r3, r3
 8002684:	61fb      	str	r3, [r7, #28]
  return result;
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800268a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268c:	2b00      	cmp	r3, #0
 800268e:	d101      	bne.n	8002694 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002690:	2320      	movs	r3, #32
 8002692:	e003      	b.n	800269c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002696:	fab3 f383 	clz	r3, r3
 800269a:	b2db      	uxtb	r3, r3
 800269c:	3301      	adds	r3, #1
 800269e:	f003 031f 	and.w	r3, r3, #31
 80026a2:	2101      	movs	r1, #1
 80026a4:	fa01 f303 	lsl.w	r3, r1, r3
 80026a8:	ea42 0103 	orr.w	r1, r2, r3
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d10d      	bne.n	80026d4 <HAL_ADC_ConfigChannel+0x670>
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	0e9b      	lsrs	r3, r3, #26
 80026be:	3301      	adds	r3, #1
 80026c0:	f003 021f 	and.w	r2, r3, #31
 80026c4:	4613      	mov	r3, r2
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	4413      	add	r3, r2
 80026ca:	3b1e      	subs	r3, #30
 80026cc:	051b      	lsls	r3, r3, #20
 80026ce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80026d2:	e01b      	b.n	800270c <HAL_ADC_ConfigChannel+0x6a8>
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	fa93 f3a3 	rbit	r3, r3
 80026e0:	613b      	str	r3, [r7, #16]
  return result;
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80026e6:	69bb      	ldr	r3, [r7, #24]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d101      	bne.n	80026f0 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80026ec:	2320      	movs	r3, #32
 80026ee:	e003      	b.n	80026f8 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	fab3 f383 	clz	r3, r3
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	3301      	adds	r3, #1
 80026fa:	f003 021f 	and.w	r2, r3, #31
 80026fe:	4613      	mov	r3, r2
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	4413      	add	r3, r2
 8002704:	3b1e      	subs	r3, #30
 8002706:	051b      	lsls	r3, r3, #20
 8002708:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800270c:	430b      	orrs	r3, r1
 800270e:	683a      	ldr	r2, [r7, #0]
 8002710:	6892      	ldr	r2, [r2, #8]
 8002712:	4619      	mov	r1, r3
 8002714:	f7ff f8e1 	bl	80018da <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	4b09      	ldr	r3, [pc, #36]	; (8002744 <HAL_ADC_ConfigChannel+0x6e0>)
 800271e:	4013      	ands	r3, r2
 8002720:	2b00      	cmp	r3, #0
 8002722:	f000 80be 	beq.w	80028a2 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800272e:	d004      	beq.n	800273a <HAL_ADC_ConfigChannel+0x6d6>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a04      	ldr	r2, [pc, #16]	; (8002748 <HAL_ADC_ConfigChannel+0x6e4>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d10a      	bne.n	8002750 <HAL_ADC_ConfigChannel+0x6ec>
 800273a:	4b04      	ldr	r3, [pc, #16]	; (800274c <HAL_ADC_ConfigChannel+0x6e8>)
 800273c:	e009      	b.n	8002752 <HAL_ADC_ConfigChannel+0x6ee>
 800273e:	bf00      	nop
 8002740:	407f0000 	.word	0x407f0000
 8002744:	80080000 	.word	0x80080000
 8002748:	50000100 	.word	0x50000100
 800274c:	50000300 	.word	0x50000300
 8002750:	4b59      	ldr	r3, [pc, #356]	; (80028b8 <HAL_ADC_ConfigChannel+0x854>)
 8002752:	4618      	mov	r0, r3
 8002754:	f7fe ffd6 	bl	8001704 <LL_ADC_GetCommonPathInternalCh>
 8002758:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a56      	ldr	r2, [pc, #344]	; (80028bc <HAL_ADC_ConfigChannel+0x858>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d004      	beq.n	8002770 <HAL_ADC_ConfigChannel+0x70c>
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a55      	ldr	r2, [pc, #340]	; (80028c0 <HAL_ADC_ConfigChannel+0x85c>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d13a      	bne.n	80027e6 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002770:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002774:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d134      	bne.n	80027e6 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002784:	d005      	beq.n	8002792 <HAL_ADC_ConfigChannel+0x72e>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a4e      	ldr	r2, [pc, #312]	; (80028c4 <HAL_ADC_ConfigChannel+0x860>)
 800278c:	4293      	cmp	r3, r2
 800278e:	f040 8085 	bne.w	800289c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800279a:	d004      	beq.n	80027a6 <HAL_ADC_ConfigChannel+0x742>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a49      	ldr	r2, [pc, #292]	; (80028c8 <HAL_ADC_ConfigChannel+0x864>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d101      	bne.n	80027aa <HAL_ADC_ConfigChannel+0x746>
 80027a6:	4a49      	ldr	r2, [pc, #292]	; (80028cc <HAL_ADC_ConfigChannel+0x868>)
 80027a8:	e000      	b.n	80027ac <HAL_ADC_ConfigChannel+0x748>
 80027aa:	4a43      	ldr	r2, [pc, #268]	; (80028b8 <HAL_ADC_ConfigChannel+0x854>)
 80027ac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80027b0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80027b4:	4619      	mov	r1, r3
 80027b6:	4610      	mov	r0, r2
 80027b8:	f7fe ff91 	bl	80016de <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80027bc:	4b44      	ldr	r3, [pc, #272]	; (80028d0 <HAL_ADC_ConfigChannel+0x86c>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	099b      	lsrs	r3, r3, #6
 80027c2:	4a44      	ldr	r2, [pc, #272]	; (80028d4 <HAL_ADC_ConfigChannel+0x870>)
 80027c4:	fba2 2303 	umull	r2, r3, r2, r3
 80027c8:	099b      	lsrs	r3, r3, #6
 80027ca:	1c5a      	adds	r2, r3, #1
 80027cc:	4613      	mov	r3, r2
 80027ce:	005b      	lsls	r3, r3, #1
 80027d0:	4413      	add	r3, r2
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80027d6:	e002      	b.n	80027de <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	3b01      	subs	r3, #1
 80027dc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d1f9      	bne.n	80027d8 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80027e4:	e05a      	b.n	800289c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a3b      	ldr	r2, [pc, #236]	; (80028d8 <HAL_ADC_ConfigChannel+0x874>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d125      	bne.n	800283c <HAL_ADC_ConfigChannel+0x7d8>
 80027f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80027f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d11f      	bne.n	800283c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a31      	ldr	r2, [pc, #196]	; (80028c8 <HAL_ADC_ConfigChannel+0x864>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d104      	bne.n	8002810 <HAL_ADC_ConfigChannel+0x7ac>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a34      	ldr	r2, [pc, #208]	; (80028dc <HAL_ADC_ConfigChannel+0x878>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d047      	beq.n	80028a0 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002818:	d004      	beq.n	8002824 <HAL_ADC_ConfigChannel+0x7c0>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a2a      	ldr	r2, [pc, #168]	; (80028c8 <HAL_ADC_ConfigChannel+0x864>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d101      	bne.n	8002828 <HAL_ADC_ConfigChannel+0x7c4>
 8002824:	4a29      	ldr	r2, [pc, #164]	; (80028cc <HAL_ADC_ConfigChannel+0x868>)
 8002826:	e000      	b.n	800282a <HAL_ADC_ConfigChannel+0x7c6>
 8002828:	4a23      	ldr	r2, [pc, #140]	; (80028b8 <HAL_ADC_ConfigChannel+0x854>)
 800282a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800282e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002832:	4619      	mov	r1, r3
 8002834:	4610      	mov	r0, r2
 8002836:	f7fe ff52 	bl	80016de <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800283a:	e031      	b.n	80028a0 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a27      	ldr	r2, [pc, #156]	; (80028e0 <HAL_ADC_ConfigChannel+0x87c>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d12d      	bne.n	80028a2 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002846:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800284a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d127      	bne.n	80028a2 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a1c      	ldr	r2, [pc, #112]	; (80028c8 <HAL_ADC_ConfigChannel+0x864>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d022      	beq.n	80028a2 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002864:	d004      	beq.n	8002870 <HAL_ADC_ConfigChannel+0x80c>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a17      	ldr	r2, [pc, #92]	; (80028c8 <HAL_ADC_ConfigChannel+0x864>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d101      	bne.n	8002874 <HAL_ADC_ConfigChannel+0x810>
 8002870:	4a16      	ldr	r2, [pc, #88]	; (80028cc <HAL_ADC_ConfigChannel+0x868>)
 8002872:	e000      	b.n	8002876 <HAL_ADC_ConfigChannel+0x812>
 8002874:	4a10      	ldr	r2, [pc, #64]	; (80028b8 <HAL_ADC_ConfigChannel+0x854>)
 8002876:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800287a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800287e:	4619      	mov	r1, r3
 8002880:	4610      	mov	r0, r2
 8002882:	f7fe ff2c 	bl	80016de <LL_ADC_SetCommonPathInternalCh>
 8002886:	e00c      	b.n	80028a2 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800288c:	f043 0220 	orr.w	r2, r3, #32
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800289a:	e002      	b.n	80028a2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800289c:	bf00      	nop
 800289e:	e000      	b.n	80028a2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80028a0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80028aa:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	37d8      	adds	r7, #216	; 0xd8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	50000700 	.word	0x50000700
 80028bc:	c3210000 	.word	0xc3210000
 80028c0:	90c00010 	.word	0x90c00010
 80028c4:	50000600 	.word	0x50000600
 80028c8:	50000100 	.word	0x50000100
 80028cc:	50000300 	.word	0x50000300
 80028d0:	2000000c 	.word	0x2000000c
 80028d4:	053e2d63 	.word	0x053e2d63
 80028d8:	c7520000 	.word	0xc7520000
 80028dc:	50000500 	.word	0x50000500
 80028e0:	cb840000 	.word	0xcb840000

080028e4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7ff f8b5 	bl	8001a60 <LL_ADC_IsEnabled>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d14d      	bne.n	8002998 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	689a      	ldr	r2, [r3, #8]
 8002902:	4b28      	ldr	r3, [pc, #160]	; (80029a4 <ADC_Enable+0xc0>)
 8002904:	4013      	ands	r3, r2
 8002906:	2b00      	cmp	r3, #0
 8002908:	d00d      	beq.n	8002926 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800290e:	f043 0210 	orr.w	r2, r3, #16
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800291a:	f043 0201 	orr.w	r2, r3, #1
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e039      	b.n	800299a <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4618      	mov	r0, r3
 800292c:	f7ff f884 	bl	8001a38 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002930:	f7fe fe94 	bl	800165c <HAL_GetTick>
 8002934:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002936:	e028      	b.n	800298a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4618      	mov	r0, r3
 800293e:	f7ff f88f 	bl	8001a60 <LL_ADC_IsEnabled>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d104      	bne.n	8002952 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff f873 	bl	8001a38 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002952:	f7fe fe83 	bl	800165c <HAL_GetTick>
 8002956:	4602      	mov	r2, r0
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	2b02      	cmp	r3, #2
 800295e:	d914      	bls.n	800298a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	2b01      	cmp	r3, #1
 800296c:	d00d      	beq.n	800298a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002972:	f043 0210 	orr.w	r2, r3, #16
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800297e:	f043 0201 	orr.w	r2, r3, #1
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	e007      	b.n	800299a <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 0301 	and.w	r3, r3, #1
 8002994:	2b01      	cmp	r3, #1
 8002996:	d1cf      	bne.n	8002938 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002998:	2300      	movs	r3, #0
}
 800299a:	4618      	mov	r0, r3
 800299c:	3710      	adds	r7, #16
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	8000003f 	.word	0x8000003f

080029a8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029b4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029ba:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d14b      	bne.n	8002a5a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029c6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0308 	and.w	r3, r3, #8
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d021      	beq.n	8002a20 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7fe ff3b 	bl	800185c <LL_ADC_REG_IsTriggerSourceSWStart>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d032      	beq.n	8002a52 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d12b      	bne.n	8002a52 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a0a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d11f      	bne.n	8002a52 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a16:	f043 0201 	orr.w	r2, r3, #1
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	65da      	str	r2, [r3, #92]	; 0x5c
 8002a1e:	e018      	b.n	8002a52 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	f003 0302 	and.w	r3, r3, #2
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d111      	bne.n	8002a52 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a32:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d105      	bne.n	8002a52 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a4a:	f043 0201 	orr.w	r2, r3, #1
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a52:	68f8      	ldr	r0, [r7, #12]
 8002a54:	f7ff fae8 	bl	8002028 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002a58:	e00e      	b.n	8002a78 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a5e:	f003 0310 	and.w	r3, r3, #16
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d003      	beq.n	8002a6e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002a66:	68f8      	ldr	r0, [r7, #12]
 8002a68:	f7ff faf2 	bl	8002050 <HAL_ADC_ErrorCallback>
}
 8002a6c:	e004      	b.n	8002a78 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	4798      	blx	r3
}
 8002a78:	bf00      	nop
 8002a7a:	3710      	adds	r7, #16
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a8c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002a8e:	68f8      	ldr	r0, [r7, #12]
 8002a90:	f7ff fad4 	bl	800203c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a94:	bf00      	nop
 8002a96:	3710      	adds	r7, #16
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aa8:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002aba:	f043 0204 	orr.w	r2, r3, #4
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002ac2:	68f8      	ldr	r0, [r7, #12]
 8002ac4:	f7ff fac4 	bl	8002050 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ac8:	bf00      	nop
 8002aca:	3710      	adds	r7, #16
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}

08002ad0 <LL_ADC_IsEnabled>:
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	f003 0301 	and.w	r3, r3, #1
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d101      	bne.n	8002ae8 <LL_ADC_IsEnabled+0x18>
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e000      	b.n	8002aea <LL_ADC_IsEnabled+0x1a>
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	370c      	adds	r7, #12
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr

08002af6 <LL_ADC_REG_IsConversionOngoing>:
{
 8002af6:	b480      	push	{r7}
 8002af8:	b083      	sub	sp, #12
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f003 0304 	and.w	r3, r3, #4
 8002b06:	2b04      	cmp	r3, #4
 8002b08:	d101      	bne.n	8002b0e <LL_ADC_REG_IsConversionOngoing+0x18>
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e000      	b.n	8002b10 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002b0e:	2300      	movs	r3, #0
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr

08002b1c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002b1c:	b590      	push	{r4, r7, lr}
 8002b1e:	b0a1      	sub	sp, #132	; 0x84
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b26:	2300      	movs	r3, #0
 8002b28:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d101      	bne.n	8002b3a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002b36:	2302      	movs	r3, #2
 8002b38:	e0e7      	b.n	8002d0a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8002b42:	2300      	movs	r3, #0
 8002b44:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8002b46:	2300      	movs	r3, #0
 8002b48:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b52:	d102      	bne.n	8002b5a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002b54:	4b6f      	ldr	r3, [pc, #444]	; (8002d14 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002b56:	60bb      	str	r3, [r7, #8]
 8002b58:	e009      	b.n	8002b6e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a6e      	ldr	r2, [pc, #440]	; (8002d18 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d102      	bne.n	8002b6a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8002b64:	4b6d      	ldr	r3, [pc, #436]	; (8002d1c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002b66:	60bb      	str	r3, [r7, #8]
 8002b68:	e001      	b.n	8002b6e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d10b      	bne.n	8002b8c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b78:	f043 0220 	orr.w	r2, r3, #32
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2200      	movs	r2, #0
 8002b84:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e0be      	b.n	8002d0a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7ff ffb1 	bl	8002af6 <LL_ADC_REG_IsConversionOngoing>
 8002b94:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7ff ffab 	bl	8002af6 <LL_ADC_REG_IsConversionOngoing>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	f040 80a0 	bne.w	8002ce8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002ba8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	f040 809c 	bne.w	8002ce8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bb8:	d004      	beq.n	8002bc4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a55      	ldr	r2, [pc, #340]	; (8002d14 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d101      	bne.n	8002bc8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002bc4:	4b56      	ldr	r3, [pc, #344]	; (8002d20 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8002bc6:	e000      	b.n	8002bca <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002bc8:	4b56      	ldr	r3, [pc, #344]	; (8002d24 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8002bca:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d04b      	beq.n	8002c6c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002bd4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	6859      	ldr	r1, [r3, #4]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002be6:	035b      	lsls	r3, r3, #13
 8002be8:	430b      	orrs	r3, r1
 8002bea:	431a      	orrs	r2, r3
 8002bec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002bee:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bf8:	d004      	beq.n	8002c04 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a45      	ldr	r2, [pc, #276]	; (8002d14 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d10f      	bne.n	8002c24 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8002c04:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002c08:	f7ff ff62 	bl	8002ad0 <LL_ADC_IsEnabled>
 8002c0c:	4604      	mov	r4, r0
 8002c0e:	4841      	ldr	r0, [pc, #260]	; (8002d14 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002c10:	f7ff ff5e 	bl	8002ad0 <LL_ADC_IsEnabled>
 8002c14:	4603      	mov	r3, r0
 8002c16:	4323      	orrs	r3, r4
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	bf0c      	ite	eq
 8002c1c:	2301      	moveq	r3, #1
 8002c1e:	2300      	movne	r3, #0
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	e012      	b.n	8002c4a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8002c24:	483c      	ldr	r0, [pc, #240]	; (8002d18 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002c26:	f7ff ff53 	bl	8002ad0 <LL_ADC_IsEnabled>
 8002c2a:	4604      	mov	r4, r0
 8002c2c:	483b      	ldr	r0, [pc, #236]	; (8002d1c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002c2e:	f7ff ff4f 	bl	8002ad0 <LL_ADC_IsEnabled>
 8002c32:	4603      	mov	r3, r0
 8002c34:	431c      	orrs	r4, r3
 8002c36:	483c      	ldr	r0, [pc, #240]	; (8002d28 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002c38:	f7ff ff4a 	bl	8002ad0 <LL_ADC_IsEnabled>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	4323      	orrs	r3, r4
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	bf0c      	ite	eq
 8002c44:	2301      	moveq	r3, #1
 8002c46:	2300      	movne	r3, #0
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d056      	beq.n	8002cfc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002c4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002c56:	f023 030f 	bic.w	r3, r3, #15
 8002c5a:	683a      	ldr	r2, [r7, #0]
 8002c5c:	6811      	ldr	r1, [r2, #0]
 8002c5e:	683a      	ldr	r2, [r7, #0]
 8002c60:	6892      	ldr	r2, [r2, #8]
 8002c62:	430a      	orrs	r2, r1
 8002c64:	431a      	orrs	r2, r3
 8002c66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c68:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002c6a:	e047      	b.n	8002cfc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002c6c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c76:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c80:	d004      	beq.n	8002c8c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a23      	ldr	r2, [pc, #140]	; (8002d14 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d10f      	bne.n	8002cac <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8002c8c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002c90:	f7ff ff1e 	bl	8002ad0 <LL_ADC_IsEnabled>
 8002c94:	4604      	mov	r4, r0
 8002c96:	481f      	ldr	r0, [pc, #124]	; (8002d14 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002c98:	f7ff ff1a 	bl	8002ad0 <LL_ADC_IsEnabled>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	4323      	orrs	r3, r4
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	bf0c      	ite	eq
 8002ca4:	2301      	moveq	r3, #1
 8002ca6:	2300      	movne	r3, #0
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	e012      	b.n	8002cd2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8002cac:	481a      	ldr	r0, [pc, #104]	; (8002d18 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002cae:	f7ff ff0f 	bl	8002ad0 <LL_ADC_IsEnabled>
 8002cb2:	4604      	mov	r4, r0
 8002cb4:	4819      	ldr	r0, [pc, #100]	; (8002d1c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002cb6:	f7ff ff0b 	bl	8002ad0 <LL_ADC_IsEnabled>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	431c      	orrs	r4, r3
 8002cbe:	481a      	ldr	r0, [pc, #104]	; (8002d28 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002cc0:	f7ff ff06 	bl	8002ad0 <LL_ADC_IsEnabled>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	4323      	orrs	r3, r4
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	bf0c      	ite	eq
 8002ccc:	2301      	moveq	r3, #1
 8002cce:	2300      	movne	r3, #0
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d012      	beq.n	8002cfc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002cd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002cde:	f023 030f 	bic.w	r3, r3, #15
 8002ce2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002ce4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002ce6:	e009      	b.n	8002cfc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cec:	f043 0220 	orr.w	r2, r3, #32
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8002cfa:	e000      	b.n	8002cfe <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002cfc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002d06:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3784      	adds	r7, #132	; 0x84
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd90      	pop	{r4, r7, pc}
 8002d12:	bf00      	nop
 8002d14:	50000100 	.word	0x50000100
 8002d18:	50000400 	.word	0x50000400
 8002d1c:	50000500 	.word	0x50000500
 8002d20:	50000300 	.word	0x50000300
 8002d24:	50000700 	.word	0x50000700
 8002d28:	50000600 	.word	0x50000600

08002d2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b085      	sub	sp, #20
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f003 0307 	and.w	r3, r3, #7
 8002d3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d3c:	4b0c      	ldr	r3, [pc, #48]	; (8002d70 <__NVIC_SetPriorityGrouping+0x44>)
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d42:	68ba      	ldr	r2, [r7, #8]
 8002d44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d48:	4013      	ands	r3, r2
 8002d4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d5e:	4a04      	ldr	r2, [pc, #16]	; (8002d70 <__NVIC_SetPriorityGrouping+0x44>)
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	60d3      	str	r3, [r2, #12]
}
 8002d64:	bf00      	nop
 8002d66:	3714      	adds	r7, #20
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr
 8002d70:	e000ed00 	.word	0xe000ed00

08002d74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d74:	b480      	push	{r7}
 8002d76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d78:	4b04      	ldr	r3, [pc, #16]	; (8002d8c <__NVIC_GetPriorityGrouping+0x18>)
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	0a1b      	lsrs	r3, r3, #8
 8002d7e:	f003 0307 	and.w	r3, r3, #7
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr
 8002d8c:	e000ed00 	.word	0xe000ed00

08002d90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	4603      	mov	r3, r0
 8002d98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	db0b      	blt.n	8002dba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002da2:	79fb      	ldrb	r3, [r7, #7]
 8002da4:	f003 021f 	and.w	r2, r3, #31
 8002da8:	4907      	ldr	r1, [pc, #28]	; (8002dc8 <__NVIC_EnableIRQ+0x38>)
 8002daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dae:	095b      	lsrs	r3, r3, #5
 8002db0:	2001      	movs	r0, #1
 8002db2:	fa00 f202 	lsl.w	r2, r0, r2
 8002db6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002dba:	bf00      	nop
 8002dbc:	370c      	adds	r7, #12
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	e000e100 	.word	0xe000e100

08002dcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	6039      	str	r1, [r7, #0]
 8002dd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	db0a      	blt.n	8002df6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	b2da      	uxtb	r2, r3
 8002de4:	490c      	ldr	r1, [pc, #48]	; (8002e18 <__NVIC_SetPriority+0x4c>)
 8002de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dea:	0112      	lsls	r2, r2, #4
 8002dec:	b2d2      	uxtb	r2, r2
 8002dee:	440b      	add	r3, r1
 8002df0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002df4:	e00a      	b.n	8002e0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	b2da      	uxtb	r2, r3
 8002dfa:	4908      	ldr	r1, [pc, #32]	; (8002e1c <__NVIC_SetPriority+0x50>)
 8002dfc:	79fb      	ldrb	r3, [r7, #7]
 8002dfe:	f003 030f 	and.w	r3, r3, #15
 8002e02:	3b04      	subs	r3, #4
 8002e04:	0112      	lsls	r2, r2, #4
 8002e06:	b2d2      	uxtb	r2, r2
 8002e08:	440b      	add	r3, r1
 8002e0a:	761a      	strb	r2, [r3, #24]
}
 8002e0c:	bf00      	nop
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr
 8002e18:	e000e100 	.word	0xe000e100
 8002e1c:	e000ed00 	.word	0xe000ed00

08002e20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b089      	sub	sp, #36	; 0x24
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	60f8      	str	r0, [r7, #12]
 8002e28:	60b9      	str	r1, [r7, #8]
 8002e2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f003 0307 	and.w	r3, r3, #7
 8002e32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	f1c3 0307 	rsb	r3, r3, #7
 8002e3a:	2b04      	cmp	r3, #4
 8002e3c:	bf28      	it	cs
 8002e3e:	2304      	movcs	r3, #4
 8002e40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	3304      	adds	r3, #4
 8002e46:	2b06      	cmp	r3, #6
 8002e48:	d902      	bls.n	8002e50 <NVIC_EncodePriority+0x30>
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	3b03      	subs	r3, #3
 8002e4e:	e000      	b.n	8002e52 <NVIC_EncodePriority+0x32>
 8002e50:	2300      	movs	r3, #0
 8002e52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e54:	f04f 32ff 	mov.w	r2, #4294967295
 8002e58:	69bb      	ldr	r3, [r7, #24]
 8002e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5e:	43da      	mvns	r2, r3
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	401a      	ands	r2, r3
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e68:	f04f 31ff 	mov.w	r1, #4294967295
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e72:	43d9      	mvns	r1, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e78:	4313      	orrs	r3, r2
         );
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3724      	adds	r7, #36	; 0x24
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
	...

08002e88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	3b01      	subs	r3, #1
 8002e94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e98:	d301      	bcc.n	8002e9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e00f      	b.n	8002ebe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e9e:	4a0a      	ldr	r2, [pc, #40]	; (8002ec8 <SysTick_Config+0x40>)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ea6:	210f      	movs	r1, #15
 8002ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8002eac:	f7ff ff8e 	bl	8002dcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002eb0:	4b05      	ldr	r3, [pc, #20]	; (8002ec8 <SysTick_Config+0x40>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002eb6:	4b04      	ldr	r3, [pc, #16]	; (8002ec8 <SysTick_Config+0x40>)
 8002eb8:	2207      	movs	r2, #7
 8002eba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3708      	adds	r7, #8
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	e000e010 	.word	0xe000e010

08002ecc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f7ff ff29 	bl	8002d2c <__NVIC_SetPriorityGrouping>
}
 8002eda:	bf00      	nop
 8002edc:	3708      	adds	r7, #8
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}

08002ee2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	b086      	sub	sp, #24
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	4603      	mov	r3, r0
 8002eea:	60b9      	str	r1, [r7, #8]
 8002eec:	607a      	str	r2, [r7, #4]
 8002eee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ef0:	f7ff ff40 	bl	8002d74 <__NVIC_GetPriorityGrouping>
 8002ef4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	68b9      	ldr	r1, [r7, #8]
 8002efa:	6978      	ldr	r0, [r7, #20]
 8002efc:	f7ff ff90 	bl	8002e20 <NVIC_EncodePriority>
 8002f00:	4602      	mov	r2, r0
 8002f02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f06:	4611      	mov	r1, r2
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f7ff ff5f 	bl	8002dcc <__NVIC_SetPriority>
}
 8002f0e:	bf00      	nop
 8002f10:	3718      	adds	r7, #24
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}

08002f16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f16:	b580      	push	{r7, lr}
 8002f18:	b082      	sub	sp, #8
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f24:	4618      	mov	r0, r3
 8002f26:	f7ff ff33 	bl	8002d90 <__NVIC_EnableIRQ>
}
 8002f2a:	bf00      	nop
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}

08002f32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f32:	b580      	push	{r7, lr}
 8002f34:	b082      	sub	sp, #8
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f7ff ffa4 	bl	8002e88 <SysTick_Config>
 8002f40:	4603      	mov	r3, r0
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3708      	adds	r7, #8
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}

08002f4a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002f4a:	b580      	push	{r7, lr}
 8002f4c:	b082      	sub	sp, #8
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d101      	bne.n	8002f5c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e014      	b.n	8002f86 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	791b      	ldrb	r3, [r3, #4]
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d105      	bne.n	8002f72 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	f7fe f97f 	bl	8001270 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2202      	movs	r2, #2
 8002f76:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2201      	movs	r2, #1
 8002f82:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3708      	adds	r7, #8
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	b083      	sub	sp, #12
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002f96:	bf00      	nop
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr

08002fa2 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002fa2:	b480      	push	{r7}
 8002fa4:	b083      	sub	sp, #12
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002faa:	bf00      	nop
 8002fac:	370c      	adds	r7, #12
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr

08002fb6 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002fb6:	b480      	push	{r7}
 8002fb8:	b083      	sub	sp, #12
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002fbe:	bf00      	nop
 8002fc0:	370c      	adds	r7, #12
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
	...

08002fcc <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b08a      	sub	sp, #40	; 0x28
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	60b9      	str	r1, [r7, #8]
 8002fd6:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	795b      	ldrb	r3, [r3, #5]
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d101      	bne.n	8002fe4 <HAL_DAC_ConfigChannel+0x18>
 8002fe0:	2302      	movs	r3, #2
 8002fe2:	e192      	b.n	800330a <HAL_DAC_ConfigChannel+0x33e>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2202      	movs	r2, #2
 8002fee:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	2b04      	cmp	r3, #4
 8002ff6:	d174      	bne.n	80030e2 <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002ff8:	f7fe fb30 	bl	800165c <HAL_GetTick>
 8002ffc:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d134      	bne.n	800306e <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003004:	e011      	b.n	800302a <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003006:	f7fe fb29 	bl	800165c <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	2b01      	cmp	r3, #1
 8003012:	d90a      	bls.n	800302a <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	691b      	ldr	r3, [r3, #16]
 8003018:	f043 0208 	orr.w	r2, r3, #8
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2203      	movs	r2, #3
 8003024:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	e16f      	b.n	800330a <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003030:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003034:	2b00      	cmp	r3, #0
 8003036:	d1e6      	bne.n	8003006 <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 8003038:	2001      	movs	r0, #1
 800303a:	f7fe fb1b 	bl	8001674 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	68ba      	ldr	r2, [r7, #8]
 8003044:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003046:	641a      	str	r2, [r3, #64]	; 0x40
 8003048:	e01e      	b.n	8003088 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800304a:	f7fe fb07 	bl	800165c <HAL_GetTick>
 800304e:	4602      	mov	r2, r0
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	1ad3      	subs	r3, r2, r3
 8003054:	2b01      	cmp	r3, #1
 8003056:	d90a      	bls.n	800306e <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	f043 0208 	orr.w	r2, r3, #8
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2203      	movs	r2, #3
 8003068:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e14d      	b.n	800330a <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003074:	2b00      	cmp	r3, #0
 8003076:	dbe8      	blt.n	800304a <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 8003078:	2001      	movs	r0, #1
 800307a:	f7fe fafb 	bl	8001674 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	68ba      	ldr	r2, [r7, #8]
 8003084:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003086:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	f003 0310 	and.w	r3, r3, #16
 8003094:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003098:	fa01 f303 	lsl.w	r3, r1, r3
 800309c:	43db      	mvns	r3, r3
 800309e:	ea02 0103 	and.w	r1, r2, r3
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	f003 0310 	and.w	r3, r3, #16
 80030ac:	409a      	lsls	r2, r3
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	430a      	orrs	r2, r1
 80030b4:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f003 0310 	and.w	r3, r3, #16
 80030c2:	21ff      	movs	r1, #255	; 0xff
 80030c4:	fa01 f303 	lsl.w	r3, r1, r3
 80030c8:	43db      	mvns	r3, r3
 80030ca:	ea02 0103 	and.w	r1, r2, r3
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f003 0310 	and.w	r3, r3, #16
 80030d8:	409a      	lsls	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	430a      	orrs	r2, r1
 80030e0:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	69db      	ldr	r3, [r3, #28]
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d11d      	bne.n	8003126 <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030f0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	f003 0310 	and.w	r3, r3, #16
 80030f8:	221f      	movs	r2, #31
 80030fa:	fa02 f303 	lsl.w	r3, r2, r3
 80030fe:	43db      	mvns	r3, r3
 8003100:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003102:	4013      	ands	r3, r2
 8003104:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	6a1b      	ldr	r3, [r3, #32]
 800310a:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	f003 0310 	and.w	r3, r3, #16
 8003112:	69ba      	ldr	r2, [r7, #24]
 8003114:	fa02 f303 	lsl.w	r3, r2, r3
 8003118:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800311a:	4313      	orrs	r3, r2
 800311c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003124:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800312c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f003 0310 	and.w	r3, r3, #16
 8003134:	2207      	movs	r2, #7
 8003136:	fa02 f303 	lsl.w	r3, r2, r3
 800313a:	43db      	mvns	r3, r3
 800313c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800313e:	4013      	ands	r3, r2
 8003140:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	699b      	ldr	r3, [r3, #24]
 8003146:	2b01      	cmp	r3, #1
 8003148:	d102      	bne.n	8003150 <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 800314a:	2300      	movs	r3, #0
 800314c:	623b      	str	r3, [r7, #32]
 800314e:	e00f      	b.n	8003170 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	699b      	ldr	r3, [r3, #24]
 8003154:	2b02      	cmp	r3, #2
 8003156:	d102      	bne.n	800315e <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8003158:	2301      	movs	r3, #1
 800315a:	623b      	str	r3, [r7, #32]
 800315c:	e008      	b.n	8003170 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	695b      	ldr	r3, [r3, #20]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d102      	bne.n	800316c <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8003166:	2301      	movs	r3, #1
 8003168:	623b      	str	r3, [r7, #32]
 800316a:	e001      	b.n	8003170 <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800316c:	2300      	movs	r3, #0
 800316e:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	689a      	ldr	r2, [r3, #8]
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	695b      	ldr	r3, [r3, #20]
 8003178:	4313      	orrs	r3, r2
 800317a:	6a3a      	ldr	r2, [r7, #32]
 800317c:	4313      	orrs	r3, r2
 800317e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f003 0310 	and.w	r3, r3, #16
 8003186:	f44f 7280 	mov.w	r2, #256	; 0x100
 800318a:	fa02 f303 	lsl.w	r3, r2, r3
 800318e:	43db      	mvns	r3, r3
 8003190:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003192:	4013      	ands	r3, r2
 8003194:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	791b      	ldrb	r3, [r3, #4]
 800319a:	2b01      	cmp	r3, #1
 800319c:	d102      	bne.n	80031a4 <HAL_DAC_ConfigChannel+0x1d8>
 800319e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031a2:	e000      	b.n	80031a6 <HAL_DAC_ConfigChannel+0x1da>
 80031a4:	2300      	movs	r3, #0
 80031a6:	69ba      	ldr	r2, [r7, #24]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	f003 0310 	and.w	r3, r3, #16
 80031b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80031b6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ba:	43db      	mvns	r3, r3
 80031bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031be:	4013      	ands	r3, r2
 80031c0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	795b      	ldrb	r3, [r3, #5]
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d102      	bne.n	80031d0 <HAL_DAC_ConfigChannel+0x204>
 80031ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80031ce:	e000      	b.n	80031d2 <HAL_DAC_ConfigChannel+0x206>
 80031d0:	2300      	movs	r3, #0
 80031d2:	69ba      	ldr	r2, [r7, #24]
 80031d4:	4313      	orrs	r3, r2
 80031d6:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80031d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031da:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80031de:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d114      	bne.n	8003212 <HAL_DAC_ConfigChannel+0x246>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80031e8:	f001 fc82 	bl	8004af0 <HAL_RCC_GetHCLKFreq>
 80031ec:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	4a48      	ldr	r2, [pc, #288]	; (8003314 <HAL_DAC_ConfigChannel+0x348>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d904      	bls.n	8003200 <HAL_DAC_ConfigChannel+0x234>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80031f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031fc:	627b      	str	r3, [r7, #36]	; 0x24
 80031fe:	e00f      	b.n	8003220 <HAL_DAC_ConfigChannel+0x254>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	4a45      	ldr	r2, [pc, #276]	; (8003318 <HAL_DAC_ConfigChannel+0x34c>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d90a      	bls.n	800321e <HAL_DAC_ConfigChannel+0x252>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800320a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800320e:	627b      	str	r3, [r7, #36]	; 0x24
 8003210:	e006      	b.n	8003220 <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003218:	4313      	orrs	r3, r2
 800321a:	627b      	str	r3, [r7, #36]	; 0x24
 800321c:	e000      	b.n	8003220 <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800321e:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f003 0310 	and.w	r3, r3, #16
 8003226:	69ba      	ldr	r2, [r7, #24]
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800322e:	4313      	orrs	r3, r2
 8003230:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003238:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	6819      	ldr	r1, [r3, #0]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f003 0310 	and.w	r3, r3, #16
 8003246:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800324a:	fa02 f303 	lsl.w	r3, r2, r3
 800324e:	43da      	mvns	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	400a      	ands	r2, r1
 8003256:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f003 0310 	and.w	r3, r3, #16
 8003266:	f640 72fe 	movw	r2, #4094	; 0xffe
 800326a:	fa02 f303 	lsl.w	r3, r2, r3
 800326e:	43db      	mvns	r3, r3
 8003270:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003272:	4013      	ands	r3, r2
 8003274:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f003 0310 	and.w	r3, r3, #16
 8003282:	69ba      	ldr	r2, [r7, #24]
 8003284:	fa02 f303 	lsl.w	r3, r2, r3
 8003288:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800328a:	4313      	orrs	r3, r2
 800328c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003294:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	6819      	ldr	r1, [r3, #0]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f003 0310 	and.w	r3, r3, #16
 80032a2:	22c0      	movs	r2, #192	; 0xc0
 80032a4:	fa02 f303 	lsl.w	r3, r2, r3
 80032a8:	43da      	mvns	r2, r3
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	400a      	ands	r2, r1
 80032b0:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	089b      	lsrs	r3, r3, #2
 80032b8:	f003 030f 	and.w	r3, r3, #15
 80032bc:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	691b      	ldr	r3, [r3, #16]
 80032c2:	089b      	lsrs	r3, r3, #2
 80032c4:	021b      	lsls	r3, r3, #8
 80032c6:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80032ca:	69ba      	ldr	r2, [r7, #24]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	f003 0310 	and.w	r3, r3, #16
 80032dc:	f640 710f 	movw	r1, #3855	; 0xf0f
 80032e0:	fa01 f303 	lsl.w	r3, r1, r3
 80032e4:	43db      	mvns	r3, r3
 80032e6:	ea02 0103 	and.w	r1, r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f003 0310 	and.w	r3, r3, #16
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	409a      	lsls	r2, r3
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	430a      	orrs	r2, r1
 80032fa:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2201      	movs	r2, #1
 8003300:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2200      	movs	r2, #0
 8003306:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	3728      	adds	r7, #40	; 0x28
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	09896800 	.word	0x09896800
 8003318:	04c4b400 	.word	0x04c4b400

0800331c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003328:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800332a:	68f8      	ldr	r0, [r7, #12]
 800332c:	f7ff fe2f 	bl	8002f8e <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2201      	movs	r2, #1
 8003334:	711a      	strb	r2, [r3, #4]
}
 8003336:	bf00      	nop
 8003338:	3710      	adds	r7, #16
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}

0800333e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800333e:	b580      	push	{r7, lr}
 8003340:	b084      	sub	sp, #16
 8003342:	af00      	add	r7, sp, #0
 8003344:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800334a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800334c:	68f8      	ldr	r0, [r7, #12]
 800334e:	f7ff fe28 	bl	8002fa2 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003352:	bf00      	nop
 8003354:	3710      	adds	r7, #16
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800335a:	b580      	push	{r7, lr}
 800335c:	b084      	sub	sp, #16
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003366:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	691b      	ldr	r3, [r3, #16]
 800336c:	f043 0204 	orr.w	r2, r3, #4
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003374:	68f8      	ldr	r0, [r7, #12]
 8003376:	f7ff fe1e 	bl	8002fb6 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2201      	movs	r2, #1
 800337e:	711a      	strb	r2, [r3, #4]
}
 8003380:	bf00      	nop
 8003382:	3710      	adds	r7, #16
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <HAL_DACEx_DualStart_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_DualStart_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                          uint32_t Alignment)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b086      	sub	sp, #24
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	607a      	str	r2, [r7, #4]
 8003394:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0UL;
 8003396:	2300      	movs	r3, #0
 8003398:	613b      	str	r3, [r7, #16]
  /* Ensure Channel 2 exists for this particular DAC instance */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, DAC_CHANNEL_2));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	795b      	ldrb	r3, [r3, #5]
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d101      	bne.n	80033a6 <HAL_DACEx_DualStart_DMA+0x1e>
 80033a2:	2302      	movs	r3, #2
 80033a4:	e095      	b.n	80034d2 <HAL_DACEx_DualStart_DMA+0x14a>
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2201      	movs	r2, #1
 80033aa:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2202      	movs	r2, #2
 80033b0:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d114      	bne.n	80033e2 <HAL_DACEx_DualStart_DMA+0x5a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	4a47      	ldr	r2, [pc, #284]	; (80034dc <HAL_DACEx_DualStart_DMA+0x154>)
 80033be:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	4a46      	ldr	r2, [pc, #280]	; (80034e0 <HAL_DACEx_DualStart_DMA+0x158>)
 80033c6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	4a45      	ldr	r2, [pc, #276]	; (80034e4 <HAL_DACEx_DualStart_DMA+0x15c>)
 80033ce:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80033de:	601a      	str	r2, [r3, #0]
 80033e0:	e013      	b.n	800340a <HAL_DACEx_DualStart_DMA+0x82>
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	68db      	ldr	r3, [r3, #12]
 80033e6:	4a40      	ldr	r2, [pc, #256]	; (80034e8 <HAL_DACEx_DualStart_DMA+0x160>)
 80033e8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	4a3f      	ldr	r2, [pc, #252]	; (80034ec <HAL_DACEx_DualStart_DMA+0x164>)
 80033f0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	4a3e      	ldr	r2, [pc, #248]	; (80034f0 <HAL_DACEx_DualStart_DMA+0x168>)
 80033f8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003408:	601a      	str	r2, [r3, #0]
  }

  switch (Alignment)
 800340a:	6a3b      	ldr	r3, [r7, #32]
 800340c:	2b08      	cmp	r3, #8
 800340e:	d013      	beq.n	8003438 <HAL_DACEx_DualStart_DMA+0xb0>
 8003410:	6a3b      	ldr	r3, [r7, #32]
 8003412:	2b08      	cmp	r3, #8
 8003414:	d815      	bhi.n	8003442 <HAL_DACEx_DualStart_DMA+0xba>
 8003416:	6a3b      	ldr	r3, [r7, #32]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d003      	beq.n	8003424 <HAL_DACEx_DualStart_DMA+0x9c>
 800341c:	6a3b      	ldr	r3, [r7, #32]
 800341e:	2b04      	cmp	r3, #4
 8003420:	d005      	beq.n	800342e <HAL_DACEx_DualStart_DMA+0xa6>
    case DAC_ALIGN_8B_R:
      /* Get DHR8R1 address */
      tmpreg = (uint32_t)&hdac->Instance->DHR8RD;
      break;
    default:
      break;
 8003422:	e00e      	b.n	8003442 <HAL_DACEx_DualStart_DMA+0xba>
      tmpreg = (uint32_t)&hdac->Instance->DHR12RD;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	3320      	adds	r3, #32
 800342a:	613b      	str	r3, [r7, #16]
      break;
 800342c:	e00a      	b.n	8003444 <HAL_DACEx_DualStart_DMA+0xbc>
      tmpreg = (uint32_t)&hdac->Instance->DHR12LD;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	3324      	adds	r3, #36	; 0x24
 8003434:	613b      	str	r3, [r7, #16]
      break;
 8003436:	e005      	b.n	8003444 <HAL_DACEx_DualStart_DMA+0xbc>
      tmpreg = (uint32_t)&hdac->Instance->DHR8RD;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	3328      	adds	r3, #40	; 0x28
 800343e:	613b      	str	r3, [r7, #16]
      break;
 8003440:	e000      	b.n	8003444 <HAL_DACEx_DualStart_DMA+0xbc>
      break;
 8003442:	bf00      	nop
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d111      	bne.n	800346e <HAL_DACEx_DualStart_DMA+0xe6>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003458:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	6898      	ldr	r0, [r3, #8]
 800345e:	6879      	ldr	r1, [r7, #4]
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	693a      	ldr	r2, [r7, #16]
 8003464:	f000 f96a 	bl	800373c <HAL_DMA_Start_IT>
 8003468:	4603      	mov	r3, r0
 800346a:	75fb      	strb	r3, [r7, #23]
 800346c:	e010      	b.n	8003490 <HAL_DACEx_DualStart_DMA+0x108>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800347c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	68d8      	ldr	r0, [r3, #12]
 8003482:	6879      	ldr	r1, [r7, #4]
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	693a      	ldr	r2, [r7, #16]
 8003488:	f000 f958 	bl	800373c <HAL_DMA_Start_IT>
 800348c:	4603      	mov	r3, r0
 800348e:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8003496:	7dfb      	ldrb	r3, [r7, #23]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d113      	bne.n	80034c4 <HAL_DACEx_DualStart_DMA+0x13c>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, DAC_CHANNEL_1);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f042 0201 	orr.w	r2, r2, #1
 80034aa:	601a      	str	r2, [r3, #0]
    __HAL_DAC_ENABLE(hdac, DAC_CHANNEL_2);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80034ba:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 80034bc:	2001      	movs	r0, #1
 80034be:	f7fe f8d9 	bl	8001674 <HAL_Delay>
 80034c2:	e005      	b.n	80034d0 <HAL_DACEx_DualStart_DMA+0x148>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	691b      	ldr	r3, [r3, #16]
 80034c8:	f043 0204 	orr.w	r2, r3, #4
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80034d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3718      	adds	r7, #24
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	0800331d 	.word	0x0800331d
 80034e0:	0800333f 	.word	0x0800333f
 80034e4:	0800335b 	.word	0x0800335b
 80034e8:	0800357f 	.word	0x0800357f
 80034ec:	080035a1 	.word	0x080035a1
 80034f0:	080035bd 	.word	0x080035bd

080034f4 <HAL_DACEx_DualSetValue>:
  * @note   In dual mode, a unique register access is required to write in both
  *          DAC channels at the same time.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_DualSetValue(DAC_HandleTypeDef *hdac, uint32_t Alignment, uint32_t Data1, uint32_t Data2)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b087      	sub	sp, #28
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	60b9      	str	r1, [r7, #8]
 80034fe:	607a      	str	r2, [r7, #4]
 8003500:	603b      	str	r3, [r7, #0]
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data1));
  assert_param(IS_DAC_DATA(Data2));

  /* Calculate and set dual DAC data holding register value */
  if (Alignment == DAC_ALIGN_8B_R)
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	2b08      	cmp	r3, #8
 8003506:	d105      	bne.n	8003514 <HAL_DACEx_DualSetValue+0x20>
  {
    data = ((uint32_t)Data2 << 8U) | Data1;
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	021b      	lsls	r3, r3, #8
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	4313      	orrs	r3, r2
 8003510:	617b      	str	r3, [r7, #20]
 8003512:	e004      	b.n	800351e <HAL_DACEx_DualSetValue+0x2a>
  }
  else
  {
    data = ((uint32_t)Data2 << 16U) | Data1;
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	041b      	lsls	r3, r3, #16
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	4313      	orrs	r3, r2
 800351c:	617b      	str	r3, [r7, #20]
  }

  tmp = (uint32_t)hdac->Instance;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	613b      	str	r3, [r7, #16]
  tmp += DAC_DHR12RD_ALIGNMENT(Alignment);
 8003524:	68ba      	ldr	r2, [r7, #8]
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	4413      	add	r3, r2
 800352a:	3320      	adds	r3, #32
 800352c:	613b      	str	r3, [r7, #16]

  /* Set the dual DAC selected data holding register */
  *(__IO uint32_t *)tmp = data;
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	697a      	ldr	r2, [r7, #20]
 8003532:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003534:	2300      	movs	r3, #0
}
 8003536:	4618      	mov	r0, r3
 8003538:	371c      	adds	r7, #28
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr

08003542 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003542:	b480      	push	{r7}
 8003544:	b083      	sub	sp, #12
 8003546:	af00      	add	r7, sp, #0
 8003548:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800354a:	bf00      	nop
 800354c:	370c      	adds	r7, #12
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr

08003556 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003556:	b480      	push	{r7}
 8003558:	b083      	sub	sp, #12
 800355a:	af00      	add	r7, sp, #0
 800355c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800355e:	bf00      	nop
 8003560:	370c      	adds	r7, #12
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr

0800356a <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800356a:	b480      	push	{r7}
 800356c:	b083      	sub	sp, #12
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003572:	bf00      	nop
 8003574:	370c      	adds	r7, #12
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr

0800357e <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800357e:	b580      	push	{r7, lr}
 8003580:	b084      	sub	sp, #16
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800358a:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800358c:	68f8      	ldr	r0, [r7, #12]
 800358e:	f7ff ffd8 	bl	8003542 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2201      	movs	r2, #1
 8003596:	711a      	strb	r2, [r3, #4]
}
 8003598:	bf00      	nop
 800359a:	3710      	adds	r7, #16
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ac:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80035ae:	68f8      	ldr	r0, [r7, #12]
 80035b0:	f7ff ffd1 	bl	8003556 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80035b4:	bf00      	nop
 80035b6:	3710      	adds	r7, #16
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}

080035bc <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c8:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	691b      	ldr	r3, [r3, #16]
 80035ce:	f043 0204 	orr.w	r2, r3, #4
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f7ff ffc7 	bl	800356a <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2201      	movs	r2, #1
 80035e0:	711a      	strb	r2, [r3, #4]
}
 80035e2:	bf00      	nop
 80035e4:	3710      	adds	r7, #16
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
	...

080035ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d101      	bne.n	80035fe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e08d      	b.n	800371a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	461a      	mov	r2, r3
 8003604:	4b47      	ldr	r3, [pc, #284]	; (8003724 <HAL_DMA_Init+0x138>)
 8003606:	429a      	cmp	r2, r3
 8003608:	d80f      	bhi.n	800362a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	461a      	mov	r2, r3
 8003610:	4b45      	ldr	r3, [pc, #276]	; (8003728 <HAL_DMA_Init+0x13c>)
 8003612:	4413      	add	r3, r2
 8003614:	4a45      	ldr	r2, [pc, #276]	; (800372c <HAL_DMA_Init+0x140>)
 8003616:	fba2 2303 	umull	r2, r3, r2, r3
 800361a:	091b      	lsrs	r3, r3, #4
 800361c:	009a      	lsls	r2, r3, #2
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	4a42      	ldr	r2, [pc, #264]	; (8003730 <HAL_DMA_Init+0x144>)
 8003626:	641a      	str	r2, [r3, #64]	; 0x40
 8003628:	e00e      	b.n	8003648 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	461a      	mov	r2, r3
 8003630:	4b40      	ldr	r3, [pc, #256]	; (8003734 <HAL_DMA_Init+0x148>)
 8003632:	4413      	add	r3, r2
 8003634:	4a3d      	ldr	r2, [pc, #244]	; (800372c <HAL_DMA_Init+0x140>)
 8003636:	fba2 2303 	umull	r2, r3, r2, r3
 800363a:	091b      	lsrs	r3, r3, #4
 800363c:	009a      	lsls	r2, r3, #2
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a3c      	ldr	r2, [pc, #240]	; (8003738 <HAL_DMA_Init+0x14c>)
 8003646:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2202      	movs	r2, #2
 800364c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800365e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003662:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800366c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003678:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	699b      	ldr	r3, [r3, #24]
 800367e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003684:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a1b      	ldr	r3, [r3, #32]
 800368a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800368c:	68fa      	ldr	r2, [r7, #12]
 800368e:	4313      	orrs	r3, r2
 8003690:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	68fa      	ldr	r2, [r7, #12]
 8003698:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	f000 f9b6 	bl	8003a0c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036a8:	d102      	bne.n	80036b0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2200      	movs	r2, #0
 80036ae:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	685a      	ldr	r2, [r3, #4]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036b8:	b2d2      	uxtb	r2, r2
 80036ba:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036c0:	687a      	ldr	r2, [r7, #4]
 80036c2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80036c4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d010      	beq.n	80036f0 <HAL_DMA_Init+0x104>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	2b04      	cmp	r3, #4
 80036d4:	d80c      	bhi.n	80036f0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f000 f9d6 	bl	8003a88 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036e0:	2200      	movs	r2, #0
 80036e2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80036ec:	605a      	str	r2, [r3, #4]
 80036ee:	e008      	b.n	8003702 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2200      	movs	r2, #0
 80036fa:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2200      	movs	r2, #0
 8003700:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003718:	2300      	movs	r3, #0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	40020407 	.word	0x40020407
 8003728:	bffdfff8 	.word	0xbffdfff8
 800372c:	cccccccd 	.word	0xcccccccd
 8003730:	40020000 	.word	0x40020000
 8003734:	bffdfbf8 	.word	0xbffdfbf8
 8003738:	40020400 	.word	0x40020400

0800373c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b086      	sub	sp, #24
 8003740:	af00      	add	r7, sp, #0
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
 8003748:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800374a:	2300      	movs	r3, #0
 800374c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003754:	2b01      	cmp	r3, #1
 8003756:	d101      	bne.n	800375c <HAL_DMA_Start_IT+0x20>
 8003758:	2302      	movs	r3, #2
 800375a:	e066      	b.n	800382a <HAL_DMA_Start_IT+0xee>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2201      	movs	r2, #1
 8003760:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800376a:	b2db      	uxtb	r3, r3
 800376c:	2b01      	cmp	r3, #1
 800376e:	d155      	bne.n	800381c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2202      	movs	r2, #2
 8003774:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f022 0201 	bic.w	r2, r2, #1
 800378c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	68b9      	ldr	r1, [r7, #8]
 8003794:	68f8      	ldr	r0, [r7, #12]
 8003796:	f000 f8fb 	bl	8003990 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d008      	beq.n	80037b4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f042 020e 	orr.w	r2, r2, #14
 80037b0:	601a      	str	r2, [r3, #0]
 80037b2:	e00f      	b.n	80037d4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f022 0204 	bic.w	r2, r2, #4
 80037c2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f042 020a 	orr.w	r2, r2, #10
 80037d2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d007      	beq.n	80037f2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037f0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d007      	beq.n	800380a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003804:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003808:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f042 0201 	orr.w	r2, r2, #1
 8003818:	601a      	str	r2, [r3, #0]
 800381a:	e005      	b.n	8003828 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003824:	2302      	movs	r3, #2
 8003826:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003828:	7dfb      	ldrb	r3, [r7, #23]
}
 800382a:	4618      	mov	r0, r3
 800382c:	3718      	adds	r7, #24
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}

08003832 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003832:	b580      	push	{r7, lr}
 8003834:	b084      	sub	sp, #16
 8003836:	af00      	add	r7, sp, #0
 8003838:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800384e:	f003 031f 	and.w	r3, r3, #31
 8003852:	2204      	movs	r2, #4
 8003854:	409a      	lsls	r2, r3
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	4013      	ands	r3, r2
 800385a:	2b00      	cmp	r3, #0
 800385c:	d026      	beq.n	80038ac <HAL_DMA_IRQHandler+0x7a>
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	f003 0304 	and.w	r3, r3, #4
 8003864:	2b00      	cmp	r3, #0
 8003866:	d021      	beq.n	80038ac <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 0320 	and.w	r3, r3, #32
 8003872:	2b00      	cmp	r3, #0
 8003874:	d107      	bne.n	8003886 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f022 0204 	bic.w	r2, r2, #4
 8003884:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800388a:	f003 021f 	and.w	r2, r3, #31
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003892:	2104      	movs	r1, #4
 8003894:	fa01 f202 	lsl.w	r2, r1, r2
 8003898:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d071      	beq.n	8003986 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80038aa:	e06c      	b.n	8003986 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038b0:	f003 031f 	and.w	r3, r3, #31
 80038b4:	2202      	movs	r2, #2
 80038b6:	409a      	lsls	r2, r3
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	4013      	ands	r3, r2
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d02e      	beq.n	800391e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	f003 0302 	and.w	r3, r3, #2
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d029      	beq.n	800391e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 0320 	and.w	r3, r3, #32
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d10b      	bne.n	80038f0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f022 020a 	bic.w	r2, r2, #10
 80038e6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038f4:	f003 021f 	and.w	r2, r3, #31
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fc:	2102      	movs	r1, #2
 80038fe:	fa01 f202 	lsl.w	r2, r1, r2
 8003902:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003910:	2b00      	cmp	r3, #0
 8003912:	d038      	beq.n	8003986 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800391c:	e033      	b.n	8003986 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003922:	f003 031f 	and.w	r3, r3, #31
 8003926:	2208      	movs	r2, #8
 8003928:	409a      	lsls	r2, r3
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	4013      	ands	r3, r2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d02a      	beq.n	8003988 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	f003 0308 	and.w	r3, r3, #8
 8003938:	2b00      	cmp	r3, #0
 800393a:	d025      	beq.n	8003988 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f022 020e 	bic.w	r2, r2, #14
 800394a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003950:	f003 021f 	and.w	r2, r3, #31
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003958:	2101      	movs	r1, #1
 800395a:	fa01 f202 	lsl.w	r2, r1, r2
 800395e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2201      	movs	r2, #1
 8003964:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2201      	movs	r2, #1
 800396a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800397a:	2b00      	cmp	r3, #0
 800397c:	d004      	beq.n	8003988 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003986:	bf00      	nop
 8003988:	bf00      	nop
}
 800398a:	3710      	adds	r7, #16
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}

08003990 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003990:	b480      	push	{r7}
 8003992:	b085      	sub	sp, #20
 8003994:	af00      	add	r7, sp, #0
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	607a      	str	r2, [r7, #4]
 800399c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039a2:	68fa      	ldr	r2, [r7, #12]
 80039a4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80039a6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d004      	beq.n	80039ba <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039b4:	68fa      	ldr	r2, [r7, #12]
 80039b6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80039b8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039be:	f003 021f 	and.w	r2, r3, #31
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c6:	2101      	movs	r1, #1
 80039c8:	fa01 f202 	lsl.w	r2, r1, r2
 80039cc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	683a      	ldr	r2, [r7, #0]
 80039d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	2b10      	cmp	r3, #16
 80039dc:	d108      	bne.n	80039f0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	68ba      	ldr	r2, [r7, #8]
 80039ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80039ee:	e007      	b.n	8003a00 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	68ba      	ldr	r2, [r7, #8]
 80039f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	60da      	str	r2, [r3, #12]
}
 8003a00:	bf00      	nop
 8003a02:	3714      	adds	r7, #20
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr

08003a0c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b087      	sub	sp, #28
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	461a      	mov	r2, r3
 8003a1a:	4b16      	ldr	r3, [pc, #88]	; (8003a74 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d802      	bhi.n	8003a26 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003a20:	4b15      	ldr	r3, [pc, #84]	; (8003a78 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003a22:	617b      	str	r3, [r7, #20]
 8003a24:	e001      	b.n	8003a2a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003a26:	4b15      	ldr	r3, [pc, #84]	; (8003a7c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003a28:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	3b08      	subs	r3, #8
 8003a36:	4a12      	ldr	r2, [pc, #72]	; (8003a80 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003a38:	fba2 2303 	umull	r2, r3, r2, r3
 8003a3c:	091b      	lsrs	r3, r3, #4
 8003a3e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a44:	089b      	lsrs	r3, r3, #2
 8003a46:	009a      	lsls	r2, r3, #2
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	4413      	add	r3, r2
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	4a0b      	ldr	r2, [pc, #44]	; (8003a84 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003a56:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f003 031f 	and.w	r3, r3, #31
 8003a5e:	2201      	movs	r2, #1
 8003a60:	409a      	lsls	r2, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003a66:	bf00      	nop
 8003a68:	371c      	adds	r7, #28
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr
 8003a72:	bf00      	nop
 8003a74:	40020407 	.word	0x40020407
 8003a78:	40020800 	.word	0x40020800
 8003a7c:	40020820 	.word	0x40020820
 8003a80:	cccccccd 	.word	0xcccccccd
 8003a84:	40020880 	.word	0x40020880

08003a88 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b085      	sub	sp, #20
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	b2db      	uxtb	r3, r3
 8003a96:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003a98:	68fa      	ldr	r2, [r7, #12]
 8003a9a:	4b0b      	ldr	r3, [pc, #44]	; (8003ac8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003a9c:	4413      	add	r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4a08      	ldr	r2, [pc, #32]	; (8003acc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003aaa:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	3b01      	subs	r3, #1
 8003ab0:	f003 031f 	and.w	r3, r3, #31
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	409a      	lsls	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003abc:	bf00      	nop
 8003abe:	3714      	adds	r7, #20
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr
 8003ac8:	1000823f 	.word	0x1000823f
 8003acc:	40020940 	.word	0x40020940

08003ad0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b087      	sub	sp, #28
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
 8003ad8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003ada:	2300      	movs	r3, #0
 8003adc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003ade:	e15a      	b.n	8003d96 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	2101      	movs	r1, #1
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8003aec:	4013      	ands	r3, r2
 8003aee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	f000 814c 	beq.w	8003d90 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	f003 0303 	and.w	r3, r3, #3
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d005      	beq.n	8003b10 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b0c:	2b02      	cmp	r3, #2
 8003b0e:	d130      	bne.n	8003b72 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	005b      	lsls	r3, r3, #1
 8003b1a:	2203      	movs	r2, #3
 8003b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b20:	43db      	mvns	r3, r3
 8003b22:	693a      	ldr	r2, [r7, #16]
 8003b24:	4013      	ands	r3, r2
 8003b26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	68da      	ldr	r2, [r3, #12]
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	005b      	lsls	r3, r3, #1
 8003b30:	fa02 f303 	lsl.w	r3, r2, r3
 8003b34:	693a      	ldr	r2, [r7, #16]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	693a      	ldr	r2, [r7, #16]
 8003b3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003b46:	2201      	movs	r2, #1
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4e:	43db      	mvns	r3, r3
 8003b50:	693a      	ldr	r2, [r7, #16]
 8003b52:	4013      	ands	r3, r2
 8003b54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	091b      	lsrs	r3, r3, #4
 8003b5c:	f003 0201 	and.w	r2, r3, #1
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	fa02 f303 	lsl.w	r3, r2, r3
 8003b66:	693a      	ldr	r2, [r7, #16]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	693a      	ldr	r2, [r7, #16]
 8003b70:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	f003 0303 	and.w	r3, r3, #3
 8003b7a:	2b03      	cmp	r3, #3
 8003b7c:	d017      	beq.n	8003bae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	005b      	lsls	r3, r3, #1
 8003b88:	2203      	movs	r2, #3
 8003b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8e:	43db      	mvns	r3, r3
 8003b90:	693a      	ldr	r2, [r7, #16]
 8003b92:	4013      	ands	r3, r2
 8003b94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	689a      	ldr	r2, [r3, #8]
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	005b      	lsls	r3, r3, #1
 8003b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba2:	693a      	ldr	r2, [r7, #16]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	693a      	ldr	r2, [r7, #16]
 8003bac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	f003 0303 	and.w	r3, r3, #3
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d123      	bne.n	8003c02 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	08da      	lsrs	r2, r3, #3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	3208      	adds	r2, #8
 8003bc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bc6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	f003 0307 	and.w	r3, r3, #7
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	220f      	movs	r2, #15
 8003bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd6:	43db      	mvns	r3, r3
 8003bd8:	693a      	ldr	r2, [r7, #16]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	691a      	ldr	r2, [r3, #16]
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	f003 0307 	and.w	r3, r3, #7
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	fa02 f303 	lsl.w	r3, r2, r3
 8003bee:	693a      	ldr	r2, [r7, #16]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	08da      	lsrs	r2, r3, #3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	3208      	adds	r2, #8
 8003bfc:	6939      	ldr	r1, [r7, #16]
 8003bfe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	005b      	lsls	r3, r3, #1
 8003c0c:	2203      	movs	r2, #3
 8003c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c12:	43db      	mvns	r3, r3
 8003c14:	693a      	ldr	r2, [r7, #16]
 8003c16:	4013      	ands	r3, r2
 8003c18:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	f003 0203 	and.w	r2, r3, #3
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	005b      	lsls	r3, r3, #1
 8003c26:	fa02 f303 	lsl.w	r3, r2, r3
 8003c2a:	693a      	ldr	r2, [r7, #16]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	693a      	ldr	r2, [r7, #16]
 8003c34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	f000 80a6 	beq.w	8003d90 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c44:	4b5b      	ldr	r3, [pc, #364]	; (8003db4 <HAL_GPIO_Init+0x2e4>)
 8003c46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c48:	4a5a      	ldr	r2, [pc, #360]	; (8003db4 <HAL_GPIO_Init+0x2e4>)
 8003c4a:	f043 0301 	orr.w	r3, r3, #1
 8003c4e:	6613      	str	r3, [r2, #96]	; 0x60
 8003c50:	4b58      	ldr	r3, [pc, #352]	; (8003db4 <HAL_GPIO_Init+0x2e4>)
 8003c52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c54:	f003 0301 	and.w	r3, r3, #1
 8003c58:	60bb      	str	r3, [r7, #8]
 8003c5a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c5c:	4a56      	ldr	r2, [pc, #344]	; (8003db8 <HAL_GPIO_Init+0x2e8>)
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	089b      	lsrs	r3, r3, #2
 8003c62:	3302      	adds	r3, #2
 8003c64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	f003 0303 	and.w	r3, r3, #3
 8003c70:	009b      	lsls	r3, r3, #2
 8003c72:	220f      	movs	r2, #15
 8003c74:	fa02 f303 	lsl.w	r3, r2, r3
 8003c78:	43db      	mvns	r3, r3
 8003c7a:	693a      	ldr	r2, [r7, #16]
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003c86:	d01f      	beq.n	8003cc8 <HAL_GPIO_Init+0x1f8>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	4a4c      	ldr	r2, [pc, #304]	; (8003dbc <HAL_GPIO_Init+0x2ec>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d019      	beq.n	8003cc4 <HAL_GPIO_Init+0x1f4>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	4a4b      	ldr	r2, [pc, #300]	; (8003dc0 <HAL_GPIO_Init+0x2f0>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d013      	beq.n	8003cc0 <HAL_GPIO_Init+0x1f0>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	4a4a      	ldr	r2, [pc, #296]	; (8003dc4 <HAL_GPIO_Init+0x2f4>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d00d      	beq.n	8003cbc <HAL_GPIO_Init+0x1ec>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	4a49      	ldr	r2, [pc, #292]	; (8003dc8 <HAL_GPIO_Init+0x2f8>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d007      	beq.n	8003cb8 <HAL_GPIO_Init+0x1e8>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	4a48      	ldr	r2, [pc, #288]	; (8003dcc <HAL_GPIO_Init+0x2fc>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d101      	bne.n	8003cb4 <HAL_GPIO_Init+0x1e4>
 8003cb0:	2305      	movs	r3, #5
 8003cb2:	e00a      	b.n	8003cca <HAL_GPIO_Init+0x1fa>
 8003cb4:	2306      	movs	r3, #6
 8003cb6:	e008      	b.n	8003cca <HAL_GPIO_Init+0x1fa>
 8003cb8:	2304      	movs	r3, #4
 8003cba:	e006      	b.n	8003cca <HAL_GPIO_Init+0x1fa>
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	e004      	b.n	8003cca <HAL_GPIO_Init+0x1fa>
 8003cc0:	2302      	movs	r3, #2
 8003cc2:	e002      	b.n	8003cca <HAL_GPIO_Init+0x1fa>
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e000      	b.n	8003cca <HAL_GPIO_Init+0x1fa>
 8003cc8:	2300      	movs	r3, #0
 8003cca:	697a      	ldr	r2, [r7, #20]
 8003ccc:	f002 0203 	and.w	r2, r2, #3
 8003cd0:	0092      	lsls	r2, r2, #2
 8003cd2:	4093      	lsls	r3, r2
 8003cd4:	693a      	ldr	r2, [r7, #16]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003cda:	4937      	ldr	r1, [pc, #220]	; (8003db8 <HAL_GPIO_Init+0x2e8>)
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	089b      	lsrs	r3, r3, #2
 8003ce0:	3302      	adds	r3, #2
 8003ce2:	693a      	ldr	r2, [r7, #16]
 8003ce4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ce8:	4b39      	ldr	r3, [pc, #228]	; (8003dd0 <HAL_GPIO_Init+0x300>)
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	43db      	mvns	r3, r3
 8003cf2:	693a      	ldr	r2, [r7, #16]
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d003      	beq.n	8003d0c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003d04:	693a      	ldr	r2, [r7, #16]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003d0c:	4a30      	ldr	r2, [pc, #192]	; (8003dd0 <HAL_GPIO_Init+0x300>)
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003d12:	4b2f      	ldr	r3, [pc, #188]	; (8003dd0 <HAL_GPIO_Init+0x300>)
 8003d14:	68db      	ldr	r3, [r3, #12]
 8003d16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	43db      	mvns	r3, r3
 8003d1c:	693a      	ldr	r2, [r7, #16]
 8003d1e:	4013      	ands	r3, r2
 8003d20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d003      	beq.n	8003d36 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003d2e:	693a      	ldr	r2, [r7, #16]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003d36:	4a26      	ldr	r2, [pc, #152]	; (8003dd0 <HAL_GPIO_Init+0x300>)
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003d3c:	4b24      	ldr	r3, [pc, #144]	; (8003dd0 <HAL_GPIO_Init+0x300>)
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	43db      	mvns	r3, r3
 8003d46:	693a      	ldr	r2, [r7, #16]
 8003d48:	4013      	ands	r3, r2
 8003d4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d003      	beq.n	8003d60 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003d58:	693a      	ldr	r2, [r7, #16]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003d60:	4a1b      	ldr	r2, [pc, #108]	; (8003dd0 <HAL_GPIO_Init+0x300>)
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003d66:	4b1a      	ldr	r3, [pc, #104]	; (8003dd0 <HAL_GPIO_Init+0x300>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	43db      	mvns	r3, r3
 8003d70:	693a      	ldr	r2, [r7, #16]
 8003d72:	4013      	ands	r3, r2
 8003d74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d003      	beq.n	8003d8a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003d82:	693a      	ldr	r2, [r7, #16]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003d8a:	4a11      	ldr	r2, [pc, #68]	; (8003dd0 <HAL_GPIO_Init+0x300>)
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	3301      	adds	r3, #1
 8003d94:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	fa22 f303 	lsr.w	r3, r2, r3
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	f47f ae9d 	bne.w	8003ae0 <HAL_GPIO_Init+0x10>
  }
}
 8003da6:	bf00      	nop
 8003da8:	bf00      	nop
 8003daa:	371c      	adds	r7, #28
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr
 8003db4:	40021000 	.word	0x40021000
 8003db8:	40010000 	.word	0x40010000
 8003dbc:	48000400 	.word	0x48000400
 8003dc0:	48000800 	.word	0x48000800
 8003dc4:	48000c00 	.word	0x48000c00
 8003dc8:	48001000 	.word	0x48001000
 8003dcc:	48001400 	.word	0x48001400
 8003dd0:	40010400 	.word	0x40010400

08003dd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b083      	sub	sp, #12
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
 8003ddc:	460b      	mov	r3, r1
 8003dde:	807b      	strh	r3, [r7, #2]
 8003de0:	4613      	mov	r3, r2
 8003de2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003de4:	787b      	ldrb	r3, [r7, #1]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d003      	beq.n	8003df2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003dea:	887a      	ldrh	r2, [r7, #2]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003df0:	e002      	b.n	8003df8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003df2:	887a      	ldrh	r2, [r7, #2]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003df8:	bf00      	nop
 8003dfa:	370c      	adds	r7, #12
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr

08003e04 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b085      	sub	sp, #20
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	460b      	mov	r3, r1
 8003e0e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	695b      	ldr	r3, [r3, #20]
 8003e14:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003e16:	887a      	ldrh	r2, [r7, #2]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	041a      	lsls	r2, r3, #16
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	43d9      	mvns	r1, r3
 8003e22:	887b      	ldrh	r3, [r7, #2]
 8003e24:	400b      	ands	r3, r1
 8003e26:	431a      	orrs	r2, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	619a      	str	r2, [r3, #24]
}
 8003e2c:	bf00      	nop
 8003e2e:	3714      	adds	r7, #20
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr

08003e38 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e40:	2300      	movs	r3, #0
 8003e42:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d101      	bne.n	8003e4e <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e0bb      	b.n	8003fc6 <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	2b05      	cmp	r3, #5
 8003e58:	d101      	bne.n	8003e5e <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e0b3      	b.n	8003fc6 <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d101      	bne.n	8003e6e <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e0ab      	b.n	8003fc6 <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e6e:	4b58      	ldr	r3, [pc, #352]	; (8003fd0 <HAL_OPAMP_Init+0x198>)
 8003e70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e72:	4a57      	ldr	r2, [pc, #348]	; (8003fd0 <HAL_OPAMP_Init+0x198>)
 8003e74:	f043 0301 	orr.w	r3, r3, #1
 8003e78:	6613      	str	r3, [r2, #96]	; 0x60
 8003e7a:	4b55      	ldr	r3, [pc, #340]	; (8003fd0 <HAL_OPAMP_Init+0x198>)
 8003e7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e7e:	f003 0301 	and.w	r3, r3, #1
 8003e82:	60bb      	str	r3, [r7, #8]
 8003e84:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d103      	bne.n	8003e9a <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f7fd fa36 	bl	800130c <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	2b40      	cmp	r3, #64	; 0x40
 8003ea6:	d003      	beq.n	8003eb0 <HAL_OPAMP_Init+0x78>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	2b60      	cmp	r3, #96	; 0x60
 8003eae:	d133      	bne.n	8003f18 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f023 0110 	bic.w	r1, r3, #16
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	430a      	orrs	r2, r1
 8003ec4:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	4b41      	ldr	r3, [pc, #260]	; (8003fd4 <HAL_OPAMP_Init+0x19c>)
 8003ece:	4013      	ands	r3, r2
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	6851      	ldr	r1, [r2, #4]
 8003ed4:	687a      	ldr	r2, [r7, #4]
 8003ed6:	6892      	ldr	r2, [r2, #8]
 8003ed8:	4311      	orrs	r1, r2
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	6912      	ldr	r2, [r2, #16]
 8003ede:	430a      	orrs	r2, r1
 8003ee0:	6879      	ldr	r1, [r7, #4]
 8003ee2:	7d09      	ldrb	r1, [r1, #20]
 8003ee4:	2901      	cmp	r1, #1
 8003ee6:	d102      	bne.n	8003eee <HAL_OPAMP_Init+0xb6>
 8003ee8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003eec:	e000      	b.n	8003ef0 <HAL_OPAMP_Init+0xb8>
 8003eee:	2100      	movs	r1, #0
 8003ef0:	4311      	orrs	r1, r2
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003ef6:	4311      	orrs	r1, r2
 8003ef8:	687a      	ldr	r2, [r7, #4]
 8003efa:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003efc:	4311      	orrs	r1, r2
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003f02:	04d2      	lsls	r2, r2, #19
 8003f04:	4311      	orrs	r1, r2
 8003f06:	687a      	ldr	r2, [r7, #4]
 8003f08:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003f0a:	0612      	lsls	r2, r2, #24
 8003f0c:	4311      	orrs	r1, r2
 8003f0e:	687a      	ldr	r2, [r7, #4]
 8003f10:	6812      	ldr	r2, [r2, #0]
 8003f12:	430b      	orrs	r3, r1
 8003f14:	6013      	str	r3, [r2, #0]
 8003f16:	e035      	b.n	8003f84 <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f023 0110 	bic.w	r1, r3, #16
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	430a      	orrs	r2, r1
 8003f2c:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	4b27      	ldr	r3, [pc, #156]	; (8003fd4 <HAL_OPAMP_Init+0x19c>)
 8003f36:	4013      	ands	r3, r2
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	6851      	ldr	r1, [r2, #4]
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	6892      	ldr	r2, [r2, #8]
 8003f40:	4311      	orrs	r1, r2
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	68d2      	ldr	r2, [r2, #12]
 8003f46:	4311      	orrs	r1, r2
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	6912      	ldr	r2, [r2, #16]
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	6879      	ldr	r1, [r7, #4]
 8003f50:	7d09      	ldrb	r1, [r1, #20]
 8003f52:	2901      	cmp	r1, #1
 8003f54:	d102      	bne.n	8003f5c <HAL_OPAMP_Init+0x124>
 8003f56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003f5a:	e000      	b.n	8003f5e <HAL_OPAMP_Init+0x126>
 8003f5c:	2100      	movs	r1, #0
 8003f5e:	4311      	orrs	r1, r2
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003f64:	4311      	orrs	r1, r2
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003f6a:	4311      	orrs	r1, r2
 8003f6c:	687a      	ldr	r2, [r7, #4]
 8003f6e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003f70:	04d2      	lsls	r2, r2, #19
 8003f72:	4311      	orrs	r1, r2
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003f78:	0612      	lsls	r2, r2, #24
 8003f7a:	4311      	orrs	r1, r2
 8003f7c:	687a      	ldr	r2, [r7, #4]
 8003f7e:	6812      	ldr	r2, [r2, #0]
 8003f80:	430b      	orrs	r3, r1
 8003f82:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	db10      	blt.n	8003fb0 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	699b      	ldr	r3, [r3, #24]
 8003f94:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	699a      	ldr	r2, [r3, #24]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	69db      	ldr	r3, [r3, #28]
 8003fa0:	431a      	orrs	r2, r3
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6a1b      	ldr	r3, [r3, #32]
 8003fa6:	431a      	orrs	r2, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	430a      	orrs	r2, r1
 8003fae:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003fb6:	b2db      	uxtb	r3, r3
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d103      	bne.n	8003fc4 <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8003fc4:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3710      	adds	r7, #16
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	bf00      	nop
 8003fd0:	40021000 	.word	0x40021000
 8003fd4:	e0003e11 	.word	0xe0003e11

08003fd8 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b085      	sub	sp, #20
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d102      	bne.n	8003ff0 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	73fb      	strb	r3, [r7, #15]
 8003fee:	e01d      	b.n	800402c <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	2b05      	cmp	r3, #5
 8003ffa:	d102      	bne.n	8004002 <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	73fb      	strb	r3, [r7, #15]
 8004000:	e014      	b.n	800402c <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004008:	b2db      	uxtb	r3, r3
 800400a:	2b01      	cmp	r3, #1
 800400c:	d10c      	bne.n	8004028 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f042 0201 	orr.w	r2, r2, #1
 800401c:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2204      	movs	r2, #4
 8004022:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8004026:	e001      	b.n	800402c <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 800402c:	7bfb      	ldrb	r3, [r7, #15]
}
 800402e:	4618      	mov	r0, r3
 8004030:	3714      	adds	r7, #20
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr
	...

0800403c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800403c:	b480      	push	{r7}
 800403e:	b085      	sub	sp, #20
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d141      	bne.n	80040ce <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800404a:	4b4b      	ldr	r3, [pc, #300]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004052:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004056:	d131      	bne.n	80040bc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004058:	4b47      	ldr	r3, [pc, #284]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800405a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800405e:	4a46      	ldr	r2, [pc, #280]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004060:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004064:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004068:	4b43      	ldr	r3, [pc, #268]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004070:	4a41      	ldr	r2, [pc, #260]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004072:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004076:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004078:	4b40      	ldr	r3, [pc, #256]	; (800417c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2232      	movs	r2, #50	; 0x32
 800407e:	fb02 f303 	mul.w	r3, r2, r3
 8004082:	4a3f      	ldr	r2, [pc, #252]	; (8004180 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004084:	fba2 2303 	umull	r2, r3, r2, r3
 8004088:	0c9b      	lsrs	r3, r3, #18
 800408a:	3301      	adds	r3, #1
 800408c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800408e:	e002      	b.n	8004096 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	3b01      	subs	r3, #1
 8004094:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004096:	4b38      	ldr	r3, [pc, #224]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800409e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040a2:	d102      	bne.n	80040aa <HAL_PWREx_ControlVoltageScaling+0x6e>
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d1f2      	bne.n	8004090 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80040aa:	4b33      	ldr	r3, [pc, #204]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040ac:	695b      	ldr	r3, [r3, #20]
 80040ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040b6:	d158      	bne.n	800416a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80040b8:	2303      	movs	r3, #3
 80040ba:	e057      	b.n	800416c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80040bc:	4b2e      	ldr	r3, [pc, #184]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80040c2:	4a2d      	ldr	r2, [pc, #180]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80040c8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80040cc:	e04d      	b.n	800416a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040d4:	d141      	bne.n	800415a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80040d6:	4b28      	ldr	r3, [pc, #160]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80040de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040e2:	d131      	bne.n	8004148 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80040e4:	4b24      	ldr	r3, [pc, #144]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80040ea:	4a23      	ldr	r2, [pc, #140]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80040f4:	4b20      	ldr	r3, [pc, #128]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80040fc:	4a1e      	ldr	r2, [pc, #120]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004102:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004104:	4b1d      	ldr	r3, [pc, #116]	; (800417c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	2232      	movs	r2, #50	; 0x32
 800410a:	fb02 f303 	mul.w	r3, r2, r3
 800410e:	4a1c      	ldr	r2, [pc, #112]	; (8004180 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004110:	fba2 2303 	umull	r2, r3, r2, r3
 8004114:	0c9b      	lsrs	r3, r3, #18
 8004116:	3301      	adds	r3, #1
 8004118:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800411a:	e002      	b.n	8004122 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	3b01      	subs	r3, #1
 8004120:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004122:	4b15      	ldr	r3, [pc, #84]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004124:	695b      	ldr	r3, [r3, #20]
 8004126:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800412a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800412e:	d102      	bne.n	8004136 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1f2      	bne.n	800411c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004136:	4b10      	ldr	r3, [pc, #64]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004138:	695b      	ldr	r3, [r3, #20]
 800413a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800413e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004142:	d112      	bne.n	800416a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004144:	2303      	movs	r3, #3
 8004146:	e011      	b.n	800416c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004148:	4b0b      	ldr	r3, [pc, #44]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800414a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800414e:	4a0a      	ldr	r2, [pc, #40]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004150:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004154:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004158:	e007      	b.n	800416a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800415a:	4b07      	ldr	r3, [pc, #28]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004162:	4a05      	ldr	r2, [pc, #20]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004164:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004168:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800416a:	2300      	movs	r3, #0
}
 800416c:	4618      	mov	r0, r3
 800416e:	3714      	adds	r7, #20
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr
 8004178:	40007000 	.word	0x40007000
 800417c:	2000000c 	.word	0x2000000c
 8004180:	431bde83 	.word	0x431bde83

08004184 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b088      	sub	sp, #32
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d101      	bne.n	8004196 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e306      	b.n	80047a4 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0301 	and.w	r3, r3, #1
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d075      	beq.n	800428e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041a2:	4b97      	ldr	r3, [pc, #604]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	f003 030c 	and.w	r3, r3, #12
 80041aa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041ac:	4b94      	ldr	r3, [pc, #592]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	f003 0303 	and.w	r3, r3, #3
 80041b4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	2b0c      	cmp	r3, #12
 80041ba:	d102      	bne.n	80041c2 <HAL_RCC_OscConfig+0x3e>
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	2b03      	cmp	r3, #3
 80041c0:	d002      	beq.n	80041c8 <HAL_RCC_OscConfig+0x44>
 80041c2:	69bb      	ldr	r3, [r7, #24]
 80041c4:	2b08      	cmp	r3, #8
 80041c6:	d10b      	bne.n	80041e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041c8:	4b8d      	ldr	r3, [pc, #564]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d05b      	beq.n	800428c <HAL_RCC_OscConfig+0x108>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d157      	bne.n	800428c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e2e1      	b.n	80047a4 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041e8:	d106      	bne.n	80041f8 <HAL_RCC_OscConfig+0x74>
 80041ea:	4b85      	ldr	r3, [pc, #532]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a84      	ldr	r2, [pc, #528]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 80041f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041f4:	6013      	str	r3, [r2, #0]
 80041f6:	e01d      	b.n	8004234 <HAL_RCC_OscConfig+0xb0>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004200:	d10c      	bne.n	800421c <HAL_RCC_OscConfig+0x98>
 8004202:	4b7f      	ldr	r3, [pc, #508]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a7e      	ldr	r2, [pc, #504]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 8004208:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800420c:	6013      	str	r3, [r2, #0]
 800420e:	4b7c      	ldr	r3, [pc, #496]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a7b      	ldr	r2, [pc, #492]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 8004214:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004218:	6013      	str	r3, [r2, #0]
 800421a:	e00b      	b.n	8004234 <HAL_RCC_OscConfig+0xb0>
 800421c:	4b78      	ldr	r3, [pc, #480]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a77      	ldr	r2, [pc, #476]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 8004222:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004226:	6013      	str	r3, [r2, #0]
 8004228:	4b75      	ldr	r3, [pc, #468]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a74      	ldr	r2, [pc, #464]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 800422e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004232:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d013      	beq.n	8004264 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800423c:	f7fd fa0e 	bl	800165c <HAL_GetTick>
 8004240:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004242:	e008      	b.n	8004256 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004244:	f7fd fa0a 	bl	800165c <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	2b64      	cmp	r3, #100	; 0x64
 8004250:	d901      	bls.n	8004256 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	e2a6      	b.n	80047a4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004256:	4b6a      	ldr	r3, [pc, #424]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d0f0      	beq.n	8004244 <HAL_RCC_OscConfig+0xc0>
 8004262:	e014      	b.n	800428e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004264:	f7fd f9fa 	bl	800165c <HAL_GetTick>
 8004268:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800426a:	e008      	b.n	800427e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800426c:	f7fd f9f6 	bl	800165c <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	2b64      	cmp	r3, #100	; 0x64
 8004278:	d901      	bls.n	800427e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e292      	b.n	80047a4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800427e:	4b60      	ldr	r3, [pc, #384]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d1f0      	bne.n	800426c <HAL_RCC_OscConfig+0xe8>
 800428a:	e000      	b.n	800428e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800428c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0302 	and.w	r3, r3, #2
 8004296:	2b00      	cmp	r3, #0
 8004298:	d075      	beq.n	8004386 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800429a:	4b59      	ldr	r3, [pc, #356]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	f003 030c 	and.w	r3, r3, #12
 80042a2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80042a4:	4b56      	ldr	r3, [pc, #344]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	f003 0303 	and.w	r3, r3, #3
 80042ac:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	2b0c      	cmp	r3, #12
 80042b2:	d102      	bne.n	80042ba <HAL_RCC_OscConfig+0x136>
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	2b02      	cmp	r3, #2
 80042b8:	d002      	beq.n	80042c0 <HAL_RCC_OscConfig+0x13c>
 80042ba:	69bb      	ldr	r3, [r7, #24]
 80042bc:	2b04      	cmp	r3, #4
 80042be:	d11f      	bne.n	8004300 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80042c0:	4b4f      	ldr	r3, [pc, #316]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d005      	beq.n	80042d8 <HAL_RCC_OscConfig+0x154>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d101      	bne.n	80042d8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e265      	b.n	80047a4 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042d8:	4b49      	ldr	r3, [pc, #292]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	691b      	ldr	r3, [r3, #16]
 80042e4:	061b      	lsls	r3, r3, #24
 80042e6:	4946      	ldr	r1, [pc, #280]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 80042e8:	4313      	orrs	r3, r2
 80042ea:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80042ec:	4b45      	ldr	r3, [pc, #276]	; (8004404 <HAL_RCC_OscConfig+0x280>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4618      	mov	r0, r3
 80042f2:	f7fd f967 	bl	80015c4 <HAL_InitTick>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d043      	beq.n	8004384 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	e251      	b.n	80047a4 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d023      	beq.n	8004350 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004308:	4b3d      	ldr	r3, [pc, #244]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a3c      	ldr	r2, [pc, #240]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 800430e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004312:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004314:	f7fd f9a2 	bl	800165c <HAL_GetTick>
 8004318:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800431a:	e008      	b.n	800432e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800431c:	f7fd f99e 	bl	800165c <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	2b02      	cmp	r3, #2
 8004328:	d901      	bls.n	800432e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800432a:	2303      	movs	r3, #3
 800432c:	e23a      	b.n	80047a4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800432e:	4b34      	ldr	r3, [pc, #208]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004336:	2b00      	cmp	r3, #0
 8004338:	d0f0      	beq.n	800431c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800433a:	4b31      	ldr	r3, [pc, #196]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	691b      	ldr	r3, [r3, #16]
 8004346:	061b      	lsls	r3, r3, #24
 8004348:	492d      	ldr	r1, [pc, #180]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 800434a:	4313      	orrs	r3, r2
 800434c:	604b      	str	r3, [r1, #4]
 800434e:	e01a      	b.n	8004386 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004350:	4b2b      	ldr	r3, [pc, #172]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a2a      	ldr	r2, [pc, #168]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 8004356:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800435a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800435c:	f7fd f97e 	bl	800165c <HAL_GetTick>
 8004360:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004362:	e008      	b.n	8004376 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004364:	f7fd f97a 	bl	800165c <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	2b02      	cmp	r3, #2
 8004370:	d901      	bls.n	8004376 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e216      	b.n	80047a4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004376:	4b22      	ldr	r3, [pc, #136]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1f0      	bne.n	8004364 <HAL_RCC_OscConfig+0x1e0>
 8004382:	e000      	b.n	8004386 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004384:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0308 	and.w	r3, r3, #8
 800438e:	2b00      	cmp	r3, #0
 8004390:	d041      	beq.n	8004416 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	695b      	ldr	r3, [r3, #20]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d01c      	beq.n	80043d4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800439a:	4b19      	ldr	r3, [pc, #100]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 800439c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043a0:	4a17      	ldr	r2, [pc, #92]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 80043a2:	f043 0301 	orr.w	r3, r3, #1
 80043a6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043aa:	f7fd f957 	bl	800165c <HAL_GetTick>
 80043ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80043b0:	e008      	b.n	80043c4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043b2:	f7fd f953 	bl	800165c <HAL_GetTick>
 80043b6:	4602      	mov	r2, r0
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	2b02      	cmp	r3, #2
 80043be:	d901      	bls.n	80043c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80043c0:	2303      	movs	r3, #3
 80043c2:	e1ef      	b.n	80047a4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80043c4:	4b0e      	ldr	r3, [pc, #56]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 80043c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043ca:	f003 0302 	and.w	r3, r3, #2
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d0ef      	beq.n	80043b2 <HAL_RCC_OscConfig+0x22e>
 80043d2:	e020      	b.n	8004416 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043d4:	4b0a      	ldr	r3, [pc, #40]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 80043d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043da:	4a09      	ldr	r2, [pc, #36]	; (8004400 <HAL_RCC_OscConfig+0x27c>)
 80043dc:	f023 0301 	bic.w	r3, r3, #1
 80043e0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043e4:	f7fd f93a 	bl	800165c <HAL_GetTick>
 80043e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80043ea:	e00d      	b.n	8004408 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043ec:	f7fd f936 	bl	800165c <HAL_GetTick>
 80043f0:	4602      	mov	r2, r0
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	1ad3      	subs	r3, r2, r3
 80043f6:	2b02      	cmp	r3, #2
 80043f8:	d906      	bls.n	8004408 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e1d2      	b.n	80047a4 <HAL_RCC_OscConfig+0x620>
 80043fe:	bf00      	nop
 8004400:	40021000 	.word	0x40021000
 8004404:	20000010 	.word	0x20000010
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004408:	4b8c      	ldr	r3, [pc, #560]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 800440a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800440e:	f003 0302 	and.w	r3, r3, #2
 8004412:	2b00      	cmp	r3, #0
 8004414:	d1ea      	bne.n	80043ec <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f003 0304 	and.w	r3, r3, #4
 800441e:	2b00      	cmp	r3, #0
 8004420:	f000 80a6 	beq.w	8004570 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004424:	2300      	movs	r3, #0
 8004426:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004428:	4b84      	ldr	r3, [pc, #528]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 800442a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800442c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004430:	2b00      	cmp	r3, #0
 8004432:	d101      	bne.n	8004438 <HAL_RCC_OscConfig+0x2b4>
 8004434:	2301      	movs	r3, #1
 8004436:	e000      	b.n	800443a <HAL_RCC_OscConfig+0x2b6>
 8004438:	2300      	movs	r3, #0
 800443a:	2b00      	cmp	r3, #0
 800443c:	d00d      	beq.n	800445a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800443e:	4b7f      	ldr	r3, [pc, #508]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 8004440:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004442:	4a7e      	ldr	r2, [pc, #504]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 8004444:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004448:	6593      	str	r3, [r2, #88]	; 0x58
 800444a:	4b7c      	ldr	r3, [pc, #496]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 800444c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800444e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004452:	60fb      	str	r3, [r7, #12]
 8004454:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004456:	2301      	movs	r3, #1
 8004458:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800445a:	4b79      	ldr	r3, [pc, #484]	; (8004640 <HAL_RCC_OscConfig+0x4bc>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004462:	2b00      	cmp	r3, #0
 8004464:	d118      	bne.n	8004498 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004466:	4b76      	ldr	r3, [pc, #472]	; (8004640 <HAL_RCC_OscConfig+0x4bc>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a75      	ldr	r2, [pc, #468]	; (8004640 <HAL_RCC_OscConfig+0x4bc>)
 800446c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004470:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004472:	f7fd f8f3 	bl	800165c <HAL_GetTick>
 8004476:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004478:	e008      	b.n	800448c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800447a:	f7fd f8ef 	bl	800165c <HAL_GetTick>
 800447e:	4602      	mov	r2, r0
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	1ad3      	subs	r3, r2, r3
 8004484:	2b02      	cmp	r3, #2
 8004486:	d901      	bls.n	800448c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e18b      	b.n	80047a4 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800448c:	4b6c      	ldr	r3, [pc, #432]	; (8004640 <HAL_RCC_OscConfig+0x4bc>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004494:	2b00      	cmp	r3, #0
 8004496:	d0f0      	beq.n	800447a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	2b01      	cmp	r3, #1
 800449e:	d108      	bne.n	80044b2 <HAL_RCC_OscConfig+0x32e>
 80044a0:	4b66      	ldr	r3, [pc, #408]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 80044a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044a6:	4a65      	ldr	r2, [pc, #404]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 80044a8:	f043 0301 	orr.w	r3, r3, #1
 80044ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80044b0:	e024      	b.n	80044fc <HAL_RCC_OscConfig+0x378>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	2b05      	cmp	r3, #5
 80044b8:	d110      	bne.n	80044dc <HAL_RCC_OscConfig+0x358>
 80044ba:	4b60      	ldr	r3, [pc, #384]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 80044bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044c0:	4a5e      	ldr	r2, [pc, #376]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 80044c2:	f043 0304 	orr.w	r3, r3, #4
 80044c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80044ca:	4b5c      	ldr	r3, [pc, #368]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 80044cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044d0:	4a5a      	ldr	r2, [pc, #360]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 80044d2:	f043 0301 	orr.w	r3, r3, #1
 80044d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80044da:	e00f      	b.n	80044fc <HAL_RCC_OscConfig+0x378>
 80044dc:	4b57      	ldr	r3, [pc, #348]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 80044de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044e2:	4a56      	ldr	r2, [pc, #344]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 80044e4:	f023 0301 	bic.w	r3, r3, #1
 80044e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80044ec:	4b53      	ldr	r3, [pc, #332]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 80044ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044f2:	4a52      	ldr	r2, [pc, #328]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 80044f4:	f023 0304 	bic.w	r3, r3, #4
 80044f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d016      	beq.n	8004532 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004504:	f7fd f8aa 	bl	800165c <HAL_GetTick>
 8004508:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800450a:	e00a      	b.n	8004522 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800450c:	f7fd f8a6 	bl	800165c <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	f241 3288 	movw	r2, #5000	; 0x1388
 800451a:	4293      	cmp	r3, r2
 800451c:	d901      	bls.n	8004522 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e140      	b.n	80047a4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004522:	4b46      	ldr	r3, [pc, #280]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 8004524:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004528:	f003 0302 	and.w	r3, r3, #2
 800452c:	2b00      	cmp	r3, #0
 800452e:	d0ed      	beq.n	800450c <HAL_RCC_OscConfig+0x388>
 8004530:	e015      	b.n	800455e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004532:	f7fd f893 	bl	800165c <HAL_GetTick>
 8004536:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004538:	e00a      	b.n	8004550 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800453a:	f7fd f88f 	bl	800165c <HAL_GetTick>
 800453e:	4602      	mov	r2, r0
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	f241 3288 	movw	r2, #5000	; 0x1388
 8004548:	4293      	cmp	r3, r2
 800454a:	d901      	bls.n	8004550 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800454c:	2303      	movs	r3, #3
 800454e:	e129      	b.n	80047a4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004550:	4b3a      	ldr	r3, [pc, #232]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 8004552:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004556:	f003 0302 	and.w	r3, r3, #2
 800455a:	2b00      	cmp	r3, #0
 800455c:	d1ed      	bne.n	800453a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800455e:	7ffb      	ldrb	r3, [r7, #31]
 8004560:	2b01      	cmp	r3, #1
 8004562:	d105      	bne.n	8004570 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004564:	4b35      	ldr	r3, [pc, #212]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 8004566:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004568:	4a34      	ldr	r2, [pc, #208]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 800456a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800456e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0320 	and.w	r3, r3, #32
 8004578:	2b00      	cmp	r3, #0
 800457a:	d03c      	beq.n	80045f6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	699b      	ldr	r3, [r3, #24]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d01c      	beq.n	80045be <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004584:	4b2d      	ldr	r3, [pc, #180]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 8004586:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800458a:	4a2c      	ldr	r2, [pc, #176]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 800458c:	f043 0301 	orr.w	r3, r3, #1
 8004590:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004594:	f7fd f862 	bl	800165c <HAL_GetTick>
 8004598:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800459a:	e008      	b.n	80045ae <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800459c:	f7fd f85e 	bl	800165c <HAL_GetTick>
 80045a0:	4602      	mov	r2, r0
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	1ad3      	subs	r3, r2, r3
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d901      	bls.n	80045ae <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	e0fa      	b.n	80047a4 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80045ae:	4b23      	ldr	r3, [pc, #140]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 80045b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80045b4:	f003 0302 	and.w	r3, r3, #2
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d0ef      	beq.n	800459c <HAL_RCC_OscConfig+0x418>
 80045bc:	e01b      	b.n	80045f6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80045be:	4b1f      	ldr	r3, [pc, #124]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 80045c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80045c4:	4a1d      	ldr	r2, [pc, #116]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 80045c6:	f023 0301 	bic.w	r3, r3, #1
 80045ca:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045ce:	f7fd f845 	bl	800165c <HAL_GetTick>
 80045d2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80045d4:	e008      	b.n	80045e8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80045d6:	f7fd f841 	bl	800165c <HAL_GetTick>
 80045da:	4602      	mov	r2, r0
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	1ad3      	subs	r3, r2, r3
 80045e0:	2b02      	cmp	r3, #2
 80045e2:	d901      	bls.n	80045e8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80045e4:	2303      	movs	r3, #3
 80045e6:	e0dd      	b.n	80047a4 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80045e8:	4b14      	ldr	r3, [pc, #80]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 80045ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80045ee:	f003 0302 	and.w	r3, r3, #2
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d1ef      	bne.n	80045d6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	69db      	ldr	r3, [r3, #28]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	f000 80d1 	beq.w	80047a2 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004600:	4b0e      	ldr	r3, [pc, #56]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	f003 030c 	and.w	r3, r3, #12
 8004608:	2b0c      	cmp	r3, #12
 800460a:	f000 808b 	beq.w	8004724 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	69db      	ldr	r3, [r3, #28]
 8004612:	2b02      	cmp	r3, #2
 8004614:	d15e      	bne.n	80046d4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004616:	4b09      	ldr	r3, [pc, #36]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a08      	ldr	r2, [pc, #32]	; (800463c <HAL_RCC_OscConfig+0x4b8>)
 800461c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004620:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004622:	f7fd f81b 	bl	800165c <HAL_GetTick>
 8004626:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004628:	e00c      	b.n	8004644 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800462a:	f7fd f817 	bl	800165c <HAL_GetTick>
 800462e:	4602      	mov	r2, r0
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	1ad3      	subs	r3, r2, r3
 8004634:	2b02      	cmp	r3, #2
 8004636:	d905      	bls.n	8004644 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004638:	2303      	movs	r3, #3
 800463a:	e0b3      	b.n	80047a4 <HAL_RCC_OscConfig+0x620>
 800463c:	40021000 	.word	0x40021000
 8004640:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004644:	4b59      	ldr	r3, [pc, #356]	; (80047ac <HAL_RCC_OscConfig+0x628>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800464c:	2b00      	cmp	r3, #0
 800464e:	d1ec      	bne.n	800462a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004650:	4b56      	ldr	r3, [pc, #344]	; (80047ac <HAL_RCC_OscConfig+0x628>)
 8004652:	68da      	ldr	r2, [r3, #12]
 8004654:	4b56      	ldr	r3, [pc, #344]	; (80047b0 <HAL_RCC_OscConfig+0x62c>)
 8004656:	4013      	ands	r3, r2
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	6a11      	ldr	r1, [r2, #32]
 800465c:	687a      	ldr	r2, [r7, #4]
 800465e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004660:	3a01      	subs	r2, #1
 8004662:	0112      	lsls	r2, r2, #4
 8004664:	4311      	orrs	r1, r2
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800466a:	0212      	lsls	r2, r2, #8
 800466c:	4311      	orrs	r1, r2
 800466e:	687a      	ldr	r2, [r7, #4]
 8004670:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004672:	0852      	lsrs	r2, r2, #1
 8004674:	3a01      	subs	r2, #1
 8004676:	0552      	lsls	r2, r2, #21
 8004678:	4311      	orrs	r1, r2
 800467a:	687a      	ldr	r2, [r7, #4]
 800467c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800467e:	0852      	lsrs	r2, r2, #1
 8004680:	3a01      	subs	r2, #1
 8004682:	0652      	lsls	r2, r2, #25
 8004684:	4311      	orrs	r1, r2
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800468a:	06d2      	lsls	r2, r2, #27
 800468c:	430a      	orrs	r2, r1
 800468e:	4947      	ldr	r1, [pc, #284]	; (80047ac <HAL_RCC_OscConfig+0x628>)
 8004690:	4313      	orrs	r3, r2
 8004692:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004694:	4b45      	ldr	r3, [pc, #276]	; (80047ac <HAL_RCC_OscConfig+0x628>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a44      	ldr	r2, [pc, #272]	; (80047ac <HAL_RCC_OscConfig+0x628>)
 800469a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800469e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80046a0:	4b42      	ldr	r3, [pc, #264]	; (80047ac <HAL_RCC_OscConfig+0x628>)
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	4a41      	ldr	r2, [pc, #260]	; (80047ac <HAL_RCC_OscConfig+0x628>)
 80046a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80046aa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ac:	f7fc ffd6 	bl	800165c <HAL_GetTick>
 80046b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046b2:	e008      	b.n	80046c6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046b4:	f7fc ffd2 	bl	800165c <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d901      	bls.n	80046c6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80046c2:	2303      	movs	r3, #3
 80046c4:	e06e      	b.n	80047a4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046c6:	4b39      	ldr	r3, [pc, #228]	; (80047ac <HAL_RCC_OscConfig+0x628>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d0f0      	beq.n	80046b4 <HAL_RCC_OscConfig+0x530>
 80046d2:	e066      	b.n	80047a2 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046d4:	4b35      	ldr	r3, [pc, #212]	; (80047ac <HAL_RCC_OscConfig+0x628>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a34      	ldr	r2, [pc, #208]	; (80047ac <HAL_RCC_OscConfig+0x628>)
 80046da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80046de:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80046e0:	4b32      	ldr	r3, [pc, #200]	; (80047ac <HAL_RCC_OscConfig+0x628>)
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	4a31      	ldr	r2, [pc, #196]	; (80047ac <HAL_RCC_OscConfig+0x628>)
 80046e6:	f023 0303 	bic.w	r3, r3, #3
 80046ea:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80046ec:	4b2f      	ldr	r3, [pc, #188]	; (80047ac <HAL_RCC_OscConfig+0x628>)
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	4a2e      	ldr	r2, [pc, #184]	; (80047ac <HAL_RCC_OscConfig+0x628>)
 80046f2:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80046f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046fa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046fc:	f7fc ffae 	bl	800165c <HAL_GetTick>
 8004700:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004702:	e008      	b.n	8004716 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004704:	f7fc ffaa 	bl	800165c <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b02      	cmp	r3, #2
 8004710:	d901      	bls.n	8004716 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e046      	b.n	80047a4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004716:	4b25      	ldr	r3, [pc, #148]	; (80047ac <HAL_RCC_OscConfig+0x628>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d1f0      	bne.n	8004704 <HAL_RCC_OscConfig+0x580>
 8004722:	e03e      	b.n	80047a2 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	69db      	ldr	r3, [r3, #28]
 8004728:	2b01      	cmp	r3, #1
 800472a:	d101      	bne.n	8004730 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	e039      	b.n	80047a4 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004730:	4b1e      	ldr	r3, [pc, #120]	; (80047ac <HAL_RCC_OscConfig+0x628>)
 8004732:	68db      	ldr	r3, [r3, #12]
 8004734:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	f003 0203 	and.w	r2, r3, #3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6a1b      	ldr	r3, [r3, #32]
 8004740:	429a      	cmp	r2, r3
 8004742:	d12c      	bne.n	800479e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800474e:	3b01      	subs	r3, #1
 8004750:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004752:	429a      	cmp	r2, r3
 8004754:	d123      	bne.n	800479e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004760:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004762:	429a      	cmp	r2, r3
 8004764:	d11b      	bne.n	800479e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004770:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004772:	429a      	cmp	r2, r3
 8004774:	d113      	bne.n	800479e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004780:	085b      	lsrs	r3, r3, #1
 8004782:	3b01      	subs	r3, #1
 8004784:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004786:	429a      	cmp	r2, r3
 8004788:	d109      	bne.n	800479e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004794:	085b      	lsrs	r3, r3, #1
 8004796:	3b01      	subs	r3, #1
 8004798:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800479a:	429a      	cmp	r2, r3
 800479c:	d001      	beq.n	80047a2 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e000      	b.n	80047a4 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80047a2:	2300      	movs	r3, #0
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3720      	adds	r7, #32
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}
 80047ac:	40021000 	.word	0x40021000
 80047b0:	019f800c 	.word	0x019f800c

080047b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b086      	sub	sp, #24
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80047be:	2300      	movs	r3, #0
 80047c0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d101      	bne.n	80047cc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e11e      	b.n	8004a0a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80047cc:	4b91      	ldr	r3, [pc, #580]	; (8004a14 <HAL_RCC_ClockConfig+0x260>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 030f 	and.w	r3, r3, #15
 80047d4:	683a      	ldr	r2, [r7, #0]
 80047d6:	429a      	cmp	r2, r3
 80047d8:	d910      	bls.n	80047fc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047da:	4b8e      	ldr	r3, [pc, #568]	; (8004a14 <HAL_RCC_ClockConfig+0x260>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f023 020f 	bic.w	r2, r3, #15
 80047e2:	498c      	ldr	r1, [pc, #560]	; (8004a14 <HAL_RCC_ClockConfig+0x260>)
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047ea:	4b8a      	ldr	r3, [pc, #552]	; (8004a14 <HAL_RCC_ClockConfig+0x260>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 030f 	and.w	r3, r3, #15
 80047f2:	683a      	ldr	r2, [r7, #0]
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d001      	beq.n	80047fc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e106      	b.n	8004a0a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 0301 	and.w	r3, r3, #1
 8004804:	2b00      	cmp	r3, #0
 8004806:	d073      	beq.n	80048f0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	2b03      	cmp	r3, #3
 800480e:	d129      	bne.n	8004864 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004810:	4b81      	ldr	r3, [pc, #516]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004818:	2b00      	cmp	r3, #0
 800481a:	d101      	bne.n	8004820 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e0f4      	b.n	8004a0a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004820:	f000 f972 	bl	8004b08 <RCC_GetSysClockFreqFromPLLSource>
 8004824:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	4a7c      	ldr	r2, [pc, #496]	; (8004a1c <HAL_RCC_ClockConfig+0x268>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d93f      	bls.n	80048ae <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800482e:	4b7a      	ldr	r3, [pc, #488]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d009      	beq.n	800484e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004842:	2b00      	cmp	r3, #0
 8004844:	d033      	beq.n	80048ae <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800484a:	2b00      	cmp	r3, #0
 800484c:	d12f      	bne.n	80048ae <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800484e:	4b72      	ldr	r3, [pc, #456]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004856:	4a70      	ldr	r2, [pc, #448]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 8004858:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800485c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800485e:	2380      	movs	r3, #128	; 0x80
 8004860:	617b      	str	r3, [r7, #20]
 8004862:	e024      	b.n	80048ae <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	2b02      	cmp	r3, #2
 800486a:	d107      	bne.n	800487c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800486c:	4b6a      	ldr	r3, [pc, #424]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004874:	2b00      	cmp	r3, #0
 8004876:	d109      	bne.n	800488c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	e0c6      	b.n	8004a0a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800487c:	4b66      	ldr	r3, [pc, #408]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004884:	2b00      	cmp	r3, #0
 8004886:	d101      	bne.n	800488c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e0be      	b.n	8004a0a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800488c:	f000 f8ce 	bl	8004a2c <HAL_RCC_GetSysClockFreq>
 8004890:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	4a61      	ldr	r2, [pc, #388]	; (8004a1c <HAL_RCC_ClockConfig+0x268>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d909      	bls.n	80048ae <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800489a:	4b5f      	ldr	r3, [pc, #380]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80048a2:	4a5d      	ldr	r2, [pc, #372]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 80048a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048a8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80048aa:	2380      	movs	r3, #128	; 0x80
 80048ac:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80048ae:	4b5a      	ldr	r3, [pc, #360]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	f023 0203 	bic.w	r2, r3, #3
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	4957      	ldr	r1, [pc, #348]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 80048bc:	4313      	orrs	r3, r2
 80048be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048c0:	f7fc fecc 	bl	800165c <HAL_GetTick>
 80048c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048c6:	e00a      	b.n	80048de <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048c8:	f7fc fec8 	bl	800165c <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d901      	bls.n	80048de <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e095      	b.n	8004a0a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048de:	4b4e      	ldr	r3, [pc, #312]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	f003 020c 	and.w	r2, r3, #12
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d1eb      	bne.n	80048c8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 0302 	and.w	r3, r3, #2
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d023      	beq.n	8004944 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 0304 	and.w	r3, r3, #4
 8004904:	2b00      	cmp	r3, #0
 8004906:	d005      	beq.n	8004914 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004908:	4b43      	ldr	r3, [pc, #268]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	4a42      	ldr	r2, [pc, #264]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 800490e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004912:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 0308 	and.w	r3, r3, #8
 800491c:	2b00      	cmp	r3, #0
 800491e:	d007      	beq.n	8004930 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004920:	4b3d      	ldr	r3, [pc, #244]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004928:	4a3b      	ldr	r2, [pc, #236]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 800492a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800492e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004930:	4b39      	ldr	r3, [pc, #228]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	4936      	ldr	r1, [pc, #216]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 800493e:	4313      	orrs	r3, r2
 8004940:	608b      	str	r3, [r1, #8]
 8004942:	e008      	b.n	8004956 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	2b80      	cmp	r3, #128	; 0x80
 8004948:	d105      	bne.n	8004956 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800494a:	4b33      	ldr	r3, [pc, #204]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	4a32      	ldr	r2, [pc, #200]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 8004950:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004954:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004956:	4b2f      	ldr	r3, [pc, #188]	; (8004a14 <HAL_RCC_ClockConfig+0x260>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 030f 	and.w	r3, r3, #15
 800495e:	683a      	ldr	r2, [r7, #0]
 8004960:	429a      	cmp	r2, r3
 8004962:	d21d      	bcs.n	80049a0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004964:	4b2b      	ldr	r3, [pc, #172]	; (8004a14 <HAL_RCC_ClockConfig+0x260>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f023 020f 	bic.w	r2, r3, #15
 800496c:	4929      	ldr	r1, [pc, #164]	; (8004a14 <HAL_RCC_ClockConfig+0x260>)
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	4313      	orrs	r3, r2
 8004972:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004974:	f7fc fe72 	bl	800165c <HAL_GetTick>
 8004978:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800497a:	e00a      	b.n	8004992 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800497c:	f7fc fe6e 	bl	800165c <HAL_GetTick>
 8004980:	4602      	mov	r2, r0
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	1ad3      	subs	r3, r2, r3
 8004986:	f241 3288 	movw	r2, #5000	; 0x1388
 800498a:	4293      	cmp	r3, r2
 800498c:	d901      	bls.n	8004992 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e03b      	b.n	8004a0a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004992:	4b20      	ldr	r3, [pc, #128]	; (8004a14 <HAL_RCC_ClockConfig+0x260>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 030f 	and.w	r3, r3, #15
 800499a:	683a      	ldr	r2, [r7, #0]
 800499c:	429a      	cmp	r2, r3
 800499e:	d1ed      	bne.n	800497c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0304 	and.w	r3, r3, #4
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d008      	beq.n	80049be <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049ac:	4b1a      	ldr	r3, [pc, #104]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	4917      	ldr	r1, [pc, #92]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0308 	and.w	r3, r3, #8
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d009      	beq.n	80049de <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049ca:	4b13      	ldr	r3, [pc, #76]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	691b      	ldr	r3, [r3, #16]
 80049d6:	00db      	lsls	r3, r3, #3
 80049d8:	490f      	ldr	r1, [pc, #60]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 80049da:	4313      	orrs	r3, r2
 80049dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80049de:	f000 f825 	bl	8004a2c <HAL_RCC_GetSysClockFreq>
 80049e2:	4602      	mov	r2, r0
 80049e4:	4b0c      	ldr	r3, [pc, #48]	; (8004a18 <HAL_RCC_ClockConfig+0x264>)
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	091b      	lsrs	r3, r3, #4
 80049ea:	f003 030f 	and.w	r3, r3, #15
 80049ee:	490c      	ldr	r1, [pc, #48]	; (8004a20 <HAL_RCC_ClockConfig+0x26c>)
 80049f0:	5ccb      	ldrb	r3, [r1, r3]
 80049f2:	f003 031f 	and.w	r3, r3, #31
 80049f6:	fa22 f303 	lsr.w	r3, r2, r3
 80049fa:	4a0a      	ldr	r2, [pc, #40]	; (8004a24 <HAL_RCC_ClockConfig+0x270>)
 80049fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80049fe:	4b0a      	ldr	r3, [pc, #40]	; (8004a28 <HAL_RCC_ClockConfig+0x274>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4618      	mov	r0, r3
 8004a04:	f7fc fdde 	bl	80015c4 <HAL_InitTick>
 8004a08:	4603      	mov	r3, r0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3718      	adds	r7, #24
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	bf00      	nop
 8004a14:	40022000 	.word	0x40022000
 8004a18:	40021000 	.word	0x40021000
 8004a1c:	04c4b400 	.word	0x04c4b400
 8004a20:	08006c80 	.word	0x08006c80
 8004a24:	2000000c 	.word	0x2000000c
 8004a28:	20000010 	.word	0x20000010

08004a2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b087      	sub	sp, #28
 8004a30:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004a32:	4b2c      	ldr	r3, [pc, #176]	; (8004ae4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	f003 030c 	and.w	r3, r3, #12
 8004a3a:	2b04      	cmp	r3, #4
 8004a3c:	d102      	bne.n	8004a44 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004a3e:	4b2a      	ldr	r3, [pc, #168]	; (8004ae8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004a40:	613b      	str	r3, [r7, #16]
 8004a42:	e047      	b.n	8004ad4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004a44:	4b27      	ldr	r3, [pc, #156]	; (8004ae4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	f003 030c 	and.w	r3, r3, #12
 8004a4c:	2b08      	cmp	r3, #8
 8004a4e:	d102      	bne.n	8004a56 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004a50:	4b26      	ldr	r3, [pc, #152]	; (8004aec <HAL_RCC_GetSysClockFreq+0xc0>)
 8004a52:	613b      	str	r3, [r7, #16]
 8004a54:	e03e      	b.n	8004ad4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004a56:	4b23      	ldr	r3, [pc, #140]	; (8004ae4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	f003 030c 	and.w	r3, r3, #12
 8004a5e:	2b0c      	cmp	r3, #12
 8004a60:	d136      	bne.n	8004ad0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004a62:	4b20      	ldr	r3, [pc, #128]	; (8004ae4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004a64:	68db      	ldr	r3, [r3, #12]
 8004a66:	f003 0303 	and.w	r3, r3, #3
 8004a6a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004a6c:	4b1d      	ldr	r3, [pc, #116]	; (8004ae4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004a6e:	68db      	ldr	r3, [r3, #12]
 8004a70:	091b      	lsrs	r3, r3, #4
 8004a72:	f003 030f 	and.w	r3, r3, #15
 8004a76:	3301      	adds	r3, #1
 8004a78:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2b03      	cmp	r3, #3
 8004a7e:	d10c      	bne.n	8004a9a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004a80:	4a1a      	ldr	r2, [pc, #104]	; (8004aec <HAL_RCC_GetSysClockFreq+0xc0>)
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a88:	4a16      	ldr	r2, [pc, #88]	; (8004ae4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004a8a:	68d2      	ldr	r2, [r2, #12]
 8004a8c:	0a12      	lsrs	r2, r2, #8
 8004a8e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004a92:	fb02 f303 	mul.w	r3, r2, r3
 8004a96:	617b      	str	r3, [r7, #20]
      break;
 8004a98:	e00c      	b.n	8004ab4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004a9a:	4a13      	ldr	r2, [pc, #76]	; (8004ae8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aa2:	4a10      	ldr	r2, [pc, #64]	; (8004ae4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004aa4:	68d2      	ldr	r2, [r2, #12]
 8004aa6:	0a12      	lsrs	r2, r2, #8
 8004aa8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004aac:	fb02 f303 	mul.w	r3, r2, r3
 8004ab0:	617b      	str	r3, [r7, #20]
      break;
 8004ab2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ab4:	4b0b      	ldr	r3, [pc, #44]	; (8004ae4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	0e5b      	lsrs	r3, r3, #25
 8004aba:	f003 0303 	and.w	r3, r3, #3
 8004abe:	3301      	adds	r3, #1
 8004ac0:	005b      	lsls	r3, r3, #1
 8004ac2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004ac4:	697a      	ldr	r2, [r7, #20]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004acc:	613b      	str	r3, [r7, #16]
 8004ace:	e001      	b.n	8004ad4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004ad4:	693b      	ldr	r3, [r7, #16]
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	371c      	adds	r7, #28
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	40021000 	.word	0x40021000
 8004ae8:	00f42400 	.word	0x00f42400
 8004aec:	007a1200 	.word	0x007a1200

08004af0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004af0:	b480      	push	{r7}
 8004af2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004af4:	4b03      	ldr	r3, [pc, #12]	; (8004b04 <HAL_RCC_GetHCLKFreq+0x14>)
 8004af6:	681b      	ldr	r3, [r3, #0]
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr
 8004b02:	bf00      	nop
 8004b04:	2000000c 	.word	0x2000000c

08004b08 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b087      	sub	sp, #28
 8004b0c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004b0e:	4b1e      	ldr	r3, [pc, #120]	; (8004b88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004b10:	68db      	ldr	r3, [r3, #12]
 8004b12:	f003 0303 	and.w	r3, r3, #3
 8004b16:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004b18:	4b1b      	ldr	r3, [pc, #108]	; (8004b88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	091b      	lsrs	r3, r3, #4
 8004b1e:	f003 030f 	and.w	r3, r3, #15
 8004b22:	3301      	adds	r3, #1
 8004b24:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	2b03      	cmp	r3, #3
 8004b2a:	d10c      	bne.n	8004b46 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004b2c:	4a17      	ldr	r2, [pc, #92]	; (8004b8c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b34:	4a14      	ldr	r2, [pc, #80]	; (8004b88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004b36:	68d2      	ldr	r2, [r2, #12]
 8004b38:	0a12      	lsrs	r2, r2, #8
 8004b3a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004b3e:	fb02 f303 	mul.w	r3, r2, r3
 8004b42:	617b      	str	r3, [r7, #20]
    break;
 8004b44:	e00c      	b.n	8004b60 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004b46:	4a12      	ldr	r2, [pc, #72]	; (8004b90 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b4e:	4a0e      	ldr	r2, [pc, #56]	; (8004b88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004b50:	68d2      	ldr	r2, [r2, #12]
 8004b52:	0a12      	lsrs	r2, r2, #8
 8004b54:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004b58:	fb02 f303 	mul.w	r3, r2, r3
 8004b5c:	617b      	str	r3, [r7, #20]
    break;
 8004b5e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004b60:	4b09      	ldr	r3, [pc, #36]	; (8004b88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004b62:	68db      	ldr	r3, [r3, #12]
 8004b64:	0e5b      	lsrs	r3, r3, #25
 8004b66:	f003 0303 	and.w	r3, r3, #3
 8004b6a:	3301      	adds	r3, #1
 8004b6c:	005b      	lsls	r3, r3, #1
 8004b6e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004b70:	697a      	ldr	r2, [r7, #20]
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b78:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004b7a:	687b      	ldr	r3, [r7, #4]
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	371c      	adds	r7, #28
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr
 8004b88:	40021000 	.word	0x40021000
 8004b8c:	007a1200 	.word	0x007a1200
 8004b90:	00f42400 	.word	0x00f42400

08004b94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b086      	sub	sp, #24
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	f000 8098 	beq.w	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bb6:	4b43      	ldr	r3, [pc, #268]	; (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d10d      	bne.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bc2:	4b40      	ldr	r3, [pc, #256]	; (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bc6:	4a3f      	ldr	r2, [pc, #252]	; (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bcc:	6593      	str	r3, [r2, #88]	; 0x58
 8004bce:	4b3d      	ldr	r3, [pc, #244]	; (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bd6:	60bb      	str	r3, [r7, #8]
 8004bd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004bde:	4b3a      	ldr	r3, [pc, #232]	; (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a39      	ldr	r2, [pc, #228]	; (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004be4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004be8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004bea:	f7fc fd37 	bl	800165c <HAL_GetTick>
 8004bee:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004bf0:	e009      	b.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bf2:	f7fc fd33 	bl	800165c <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d902      	bls.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	74fb      	strb	r3, [r7, #19]
        break;
 8004c04:	e005      	b.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c06:	4b30      	ldr	r3, [pc, #192]	; (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d0ef      	beq.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004c12:	7cfb      	ldrb	r3, [r7, #19]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d159      	bne.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004c18:	4b2a      	ldr	r3, [pc, #168]	; (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c22:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d01e      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c2e:	697a      	ldr	r2, [r7, #20]
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d019      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004c34:	4b23      	ldr	r3, [pc, #140]	; (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c3e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004c40:	4b20      	ldr	r3, [pc, #128]	; (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c46:	4a1f      	ldr	r2, [pc, #124]	; (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004c50:	4b1c      	ldr	r3, [pc, #112]	; (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c56:	4a1b      	ldr	r2, [pc, #108]	; (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004c60:	4a18      	ldr	r2, [pc, #96]	; (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	f003 0301 	and.w	r3, r3, #1
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d016      	beq.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c72:	f7fc fcf3 	bl	800165c <HAL_GetTick>
 8004c76:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c78:	e00b      	b.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c7a:	f7fc fcef 	bl	800165c <HAL_GetTick>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d902      	bls.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004c8c:	2303      	movs	r3, #3
 8004c8e:	74fb      	strb	r3, [r7, #19]
            break;
 8004c90:	e006      	b.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c92:	4b0c      	ldr	r3, [pc, #48]	; (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c98:	f003 0302 	and.w	r3, r3, #2
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d0ec      	beq.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004ca0:	7cfb      	ldrb	r3, [r7, #19]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d10b      	bne.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ca6:	4b07      	ldr	r3, [pc, #28]	; (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cb4:	4903      	ldr	r1, [pc, #12]	; (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004cbc:	e008      	b.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004cbe:	7cfb      	ldrb	r3, [r7, #19]
 8004cc0:	74bb      	strb	r3, [r7, #18]
 8004cc2:	e005      	b.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004cc4:	40021000 	.word	0x40021000
 8004cc8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ccc:	7cfb      	ldrb	r3, [r7, #19]
 8004cce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004cd0:	7c7b      	ldrb	r3, [r7, #17]
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d105      	bne.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cd6:	4ba7      	ldr	r3, [pc, #668]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cda:	4aa6      	ldr	r2, [pc, #664]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ce0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 0301 	and.w	r3, r3, #1
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d00a      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004cee:	4ba1      	ldr	r3, [pc, #644]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cf4:	f023 0203 	bic.w	r2, r3, #3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	499d      	ldr	r1, [pc, #628]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 0302 	and.w	r3, r3, #2
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d00a      	beq.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d10:	4b98      	ldr	r3, [pc, #608]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d16:	f023 020c 	bic.w	r2, r3, #12
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	4995      	ldr	r1, [pc, #596]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d20:	4313      	orrs	r3, r2
 8004d22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0304 	and.w	r3, r3, #4
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d00a      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004d32:	4b90      	ldr	r3, [pc, #576]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d38:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	68db      	ldr	r3, [r3, #12]
 8004d40:	498c      	ldr	r1, [pc, #560]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d42:	4313      	orrs	r3, r2
 8004d44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f003 0308 	and.w	r3, r3, #8
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d00a      	beq.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004d54:	4b87      	ldr	r3, [pc, #540]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d5a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	691b      	ldr	r3, [r3, #16]
 8004d62:	4984      	ldr	r1, [pc, #528]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d64:	4313      	orrs	r3, r2
 8004d66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0310 	and.w	r3, r3, #16
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d00a      	beq.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004d76:	4b7f      	ldr	r3, [pc, #508]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d7c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	695b      	ldr	r3, [r3, #20]
 8004d84:	497b      	ldr	r1, [pc, #492]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d86:	4313      	orrs	r3, r2
 8004d88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 0320 	and.w	r3, r3, #32
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d00a      	beq.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d98:	4b76      	ldr	r3, [pc, #472]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d9e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	699b      	ldr	r3, [r3, #24]
 8004da6:	4973      	ldr	r1, [pc, #460]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004da8:	4313      	orrs	r3, r2
 8004daa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d00a      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004dba:	4b6e      	ldr	r3, [pc, #440]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dc0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	69db      	ldr	r3, [r3, #28]
 8004dc8:	496a      	ldr	r1, [pc, #424]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d00a      	beq.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ddc:	4b65      	ldr	r3, [pc, #404]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004de2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a1b      	ldr	r3, [r3, #32]
 8004dea:	4962      	ldr	r1, [pc, #392]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dec:	4313      	orrs	r3, r2
 8004dee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d00a      	beq.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004dfe:	4b5d      	ldr	r3, [pc, #372]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e04:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e0c:	4959      	ldr	r1, [pc, #356]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d00a      	beq.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004e20:	4b54      	ldr	r3, [pc, #336]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e22:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004e26:	f023 0203 	bic.w	r2, r3, #3
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e2e:	4951      	ldr	r1, [pc, #324]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e30:	4313      	orrs	r3, r2
 8004e32:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d00a      	beq.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004e42:	4b4c      	ldr	r3, [pc, #304]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e48:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e50:	4948      	ldr	r1, [pc, #288]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e52:	4313      	orrs	r3, r2
 8004e54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d015      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e64:	4b43      	ldr	r3, [pc, #268]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e6a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e72:	4940      	ldr	r1, [pc, #256]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e74:	4313      	orrs	r3, r2
 8004e76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e82:	d105      	bne.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e84:	4b3b      	ldr	r3, [pc, #236]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	4a3a      	ldr	r2, [pc, #232]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e8e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d015      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004e9c:	4b35      	ldr	r3, [pc, #212]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ea2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eaa:	4932      	ldr	r1, [pc, #200]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004eac:	4313      	orrs	r3, r2
 8004eae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eb6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004eba:	d105      	bne.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ebc:	4b2d      	ldr	r3, [pc, #180]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	4a2c      	ldr	r2, [pc, #176]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ec2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ec6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d015      	beq.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004ed4:	4b27      	ldr	r3, [pc, #156]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eda:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee2:	4924      	ldr	r1, [pc, #144]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eee:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ef2:	d105      	bne.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ef4:	4b1f      	ldr	r3, [pc, #124]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ef6:	68db      	ldr	r3, [r3, #12]
 8004ef8:	4a1e      	ldr	r2, [pc, #120]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004efa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004efe:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d015      	beq.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f0c:	4b19      	ldr	r3, [pc, #100]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f12:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f1a:	4916      	ldr	r1, [pc, #88]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f26:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f2a:	d105      	bne.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f2c:	4b11      	ldr	r3, [pc, #68]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f2e:	68db      	ldr	r3, [r3, #12]
 8004f30:	4a10      	ldr	r2, [pc, #64]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004f36:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d019      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004f44:	4b0b      	ldr	r3, [pc, #44]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f4a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f52:	4908      	ldr	r1, [pc, #32]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f54:	4313      	orrs	r3, r2
 8004f56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f5e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f62:	d109      	bne.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f64:	4b03      	ldr	r3, [pc, #12]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f66:	68db      	ldr	r3, [r3, #12]
 8004f68:	4a02      	ldr	r2, [pc, #8]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004f6e:	60d3      	str	r3, [r2, #12]
 8004f70:	e002      	b.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004f72:	bf00      	nop
 8004f74:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d015      	beq.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004f84:	4b29      	ldr	r3, [pc, #164]	; (800502c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f8a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f92:	4926      	ldr	r1, [pc, #152]	; (800502c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004f94:	4313      	orrs	r3, r2
 8004f96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f9e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004fa2:	d105      	bne.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004fa4:	4b21      	ldr	r3, [pc, #132]	; (800502c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004fa6:	68db      	ldr	r3, [r3, #12]
 8004fa8:	4a20      	ldr	r2, [pc, #128]	; (800502c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004faa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fae:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d015      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004fbc:	4b1b      	ldr	r3, [pc, #108]	; (800502c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fc2:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fca:	4918      	ldr	r1, [pc, #96]	; (800502c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fda:	d105      	bne.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004fdc:	4b13      	ldr	r3, [pc, #76]	; (800502c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	4a12      	ldr	r2, [pc, #72]	; (800502c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004fe2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fe6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d015      	beq.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004ff4:	4b0d      	ldr	r3, [pc, #52]	; (800502c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ff6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004ffa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005002:	490a      	ldr	r1, [pc, #40]	; (800502c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005004:	4313      	orrs	r3, r2
 8005006:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800500e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005012:	d105      	bne.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005014:	4b05      	ldr	r3, [pc, #20]	; (800502c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	4a04      	ldr	r2, [pc, #16]	; (800502c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800501a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800501e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005020:	7cbb      	ldrb	r3, [r7, #18]
}
 8005022:	4618      	mov	r0, r3
 8005024:	3718      	adds	r7, #24
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}
 800502a:	bf00      	nop
 800502c:	40021000 	.word	0x40021000

08005030 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b082      	sub	sp, #8
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d101      	bne.n	8005042 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e049      	b.n	80050d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005048:	b2db      	uxtb	r3, r3
 800504a:	2b00      	cmp	r3, #0
 800504c:	d106      	bne.n	800505c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2200      	movs	r2, #0
 8005052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f7fc f9ce 	bl	80013f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2202      	movs	r2, #2
 8005060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681a      	ldr	r2, [r3, #0]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	3304      	adds	r3, #4
 800506c:	4619      	mov	r1, r3
 800506e:	4610      	mov	r0, r2
 8005070:	f000 fb6e 	bl	8005750 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2201      	movs	r2, #1
 8005090:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2201      	movs	r2, #1
 80050a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2201      	movs	r2, #1
 80050c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2201      	movs	r2, #1
 80050c8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2201      	movs	r2, #1
 80050d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050d4:	2300      	movs	r3, #0
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3708      	adds	r7, #8
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
	...

080050e0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b085      	sub	sp, #20
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	d001      	beq.n	80050f8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	e04c      	b.n	8005192 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2202      	movs	r2, #2
 80050fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a26      	ldr	r2, [pc, #152]	; (80051a0 <HAL_TIM_Base_Start+0xc0>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d022      	beq.n	8005150 <HAL_TIM_Base_Start+0x70>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005112:	d01d      	beq.n	8005150 <HAL_TIM_Base_Start+0x70>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a22      	ldr	r2, [pc, #136]	; (80051a4 <HAL_TIM_Base_Start+0xc4>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d018      	beq.n	8005150 <HAL_TIM_Base_Start+0x70>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a21      	ldr	r2, [pc, #132]	; (80051a8 <HAL_TIM_Base_Start+0xc8>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d013      	beq.n	8005150 <HAL_TIM_Base_Start+0x70>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a1f      	ldr	r2, [pc, #124]	; (80051ac <HAL_TIM_Base_Start+0xcc>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d00e      	beq.n	8005150 <HAL_TIM_Base_Start+0x70>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4a1e      	ldr	r2, [pc, #120]	; (80051b0 <HAL_TIM_Base_Start+0xd0>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d009      	beq.n	8005150 <HAL_TIM_Base_Start+0x70>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a1c      	ldr	r2, [pc, #112]	; (80051b4 <HAL_TIM_Base_Start+0xd4>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d004      	beq.n	8005150 <HAL_TIM_Base_Start+0x70>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a1b      	ldr	r2, [pc, #108]	; (80051b8 <HAL_TIM_Base_Start+0xd8>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d115      	bne.n	800517c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	689a      	ldr	r2, [r3, #8]
 8005156:	4b19      	ldr	r3, [pc, #100]	; (80051bc <HAL_TIM_Base_Start+0xdc>)
 8005158:	4013      	ands	r3, r2
 800515a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2b06      	cmp	r3, #6
 8005160:	d015      	beq.n	800518e <HAL_TIM_Base_Start+0xae>
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005168:	d011      	beq.n	800518e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f042 0201 	orr.w	r2, r2, #1
 8005178:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800517a:	e008      	b.n	800518e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f042 0201 	orr.w	r2, r2, #1
 800518a:	601a      	str	r2, [r3, #0]
 800518c:	e000      	b.n	8005190 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800518e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005190:	2300      	movs	r3, #0
}
 8005192:	4618      	mov	r0, r3
 8005194:	3714      	adds	r7, #20
 8005196:	46bd      	mov	sp, r7
 8005198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519c:	4770      	bx	lr
 800519e:	bf00      	nop
 80051a0:	40012c00 	.word	0x40012c00
 80051a4:	40000400 	.word	0x40000400
 80051a8:	40000800 	.word	0x40000800
 80051ac:	40000c00 	.word	0x40000c00
 80051b0:	40013400 	.word	0x40013400
 80051b4:	40014000 	.word	0x40014000
 80051b8:	40015000 	.word	0x40015000
 80051bc:	00010007 	.word	0x00010007

080051c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b082      	sub	sp, #8
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	691b      	ldr	r3, [r3, #16]
 80051ce:	f003 0302 	and.w	r3, r3, #2
 80051d2:	2b02      	cmp	r3, #2
 80051d4:	d122      	bne.n	800521c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	68db      	ldr	r3, [r3, #12]
 80051dc:	f003 0302 	and.w	r3, r3, #2
 80051e0:	2b02      	cmp	r3, #2
 80051e2:	d11b      	bne.n	800521c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f06f 0202 	mvn.w	r2, #2
 80051ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2201      	movs	r2, #1
 80051f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	699b      	ldr	r3, [r3, #24]
 80051fa:	f003 0303 	and.w	r3, r3, #3
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d003      	beq.n	800520a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f000 fa86 	bl	8005714 <HAL_TIM_IC_CaptureCallback>
 8005208:	e005      	b.n	8005216 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f000 fa78 	bl	8005700 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005210:	6878      	ldr	r0, [r7, #4]
 8005212:	f000 fa89 	bl	8005728 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	691b      	ldr	r3, [r3, #16]
 8005222:	f003 0304 	and.w	r3, r3, #4
 8005226:	2b04      	cmp	r3, #4
 8005228:	d122      	bne.n	8005270 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	68db      	ldr	r3, [r3, #12]
 8005230:	f003 0304 	and.w	r3, r3, #4
 8005234:	2b04      	cmp	r3, #4
 8005236:	d11b      	bne.n	8005270 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f06f 0204 	mvn.w	r2, #4
 8005240:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2202      	movs	r2, #2
 8005246:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	699b      	ldr	r3, [r3, #24]
 800524e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005252:	2b00      	cmp	r3, #0
 8005254:	d003      	beq.n	800525e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f000 fa5c 	bl	8005714 <HAL_TIM_IC_CaptureCallback>
 800525c:	e005      	b.n	800526a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f000 fa4e 	bl	8005700 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f000 fa5f 	bl	8005728 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	691b      	ldr	r3, [r3, #16]
 8005276:	f003 0308 	and.w	r3, r3, #8
 800527a:	2b08      	cmp	r3, #8
 800527c:	d122      	bne.n	80052c4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	68db      	ldr	r3, [r3, #12]
 8005284:	f003 0308 	and.w	r3, r3, #8
 8005288:	2b08      	cmp	r3, #8
 800528a:	d11b      	bne.n	80052c4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f06f 0208 	mvn.w	r2, #8
 8005294:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2204      	movs	r2, #4
 800529a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	69db      	ldr	r3, [r3, #28]
 80052a2:	f003 0303 	and.w	r3, r3, #3
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d003      	beq.n	80052b2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f000 fa32 	bl	8005714 <HAL_TIM_IC_CaptureCallback>
 80052b0:	e005      	b.n	80052be <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f000 fa24 	bl	8005700 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	f000 fa35 	bl	8005728 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	691b      	ldr	r3, [r3, #16]
 80052ca:	f003 0310 	and.w	r3, r3, #16
 80052ce:	2b10      	cmp	r3, #16
 80052d0:	d122      	bne.n	8005318 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	f003 0310 	and.w	r3, r3, #16
 80052dc:	2b10      	cmp	r3, #16
 80052de:	d11b      	bne.n	8005318 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f06f 0210 	mvn.w	r2, #16
 80052e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2208      	movs	r2, #8
 80052ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	69db      	ldr	r3, [r3, #28]
 80052f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d003      	beq.n	8005306 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f000 fa08 	bl	8005714 <HAL_TIM_IC_CaptureCallback>
 8005304:	e005      	b.n	8005312 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f000 f9fa 	bl	8005700 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f000 fa0b 	bl	8005728 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2200      	movs	r2, #0
 8005316:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	691b      	ldr	r3, [r3, #16]
 800531e:	f003 0301 	and.w	r3, r3, #1
 8005322:	2b01      	cmp	r3, #1
 8005324:	d10e      	bne.n	8005344 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	68db      	ldr	r3, [r3, #12]
 800532c:	f003 0301 	and.w	r3, r3, #1
 8005330:	2b01      	cmp	r3, #1
 8005332:	d107      	bne.n	8005344 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f06f 0201 	mvn.w	r2, #1
 800533c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f000 f9d4 	bl	80056ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	691b      	ldr	r3, [r3, #16]
 800534a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800534e:	2b80      	cmp	r3, #128	; 0x80
 8005350:	d10e      	bne.n	8005370 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800535c:	2b80      	cmp	r3, #128	; 0x80
 800535e:	d107      	bne.n	8005370 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005368:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f000 fbd4 	bl	8005b18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	691b      	ldr	r3, [r3, #16]
 8005376:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800537a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800537e:	d10e      	bne.n	800539e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68db      	ldr	r3, [r3, #12]
 8005386:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800538a:	2b80      	cmp	r3, #128	; 0x80
 800538c:	d107      	bne.n	800539e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005396:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f000 fbc7 	bl	8005b2c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	691b      	ldr	r3, [r3, #16]
 80053a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053a8:	2b40      	cmp	r3, #64	; 0x40
 80053aa:	d10e      	bne.n	80053ca <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	68db      	ldr	r3, [r3, #12]
 80053b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053b6:	2b40      	cmp	r3, #64	; 0x40
 80053b8:	d107      	bne.n	80053ca <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80053c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f000 f9b9 	bl	800573c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	691b      	ldr	r3, [r3, #16]
 80053d0:	f003 0320 	and.w	r3, r3, #32
 80053d4:	2b20      	cmp	r3, #32
 80053d6:	d10e      	bne.n	80053f6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	68db      	ldr	r3, [r3, #12]
 80053de:	f003 0320 	and.w	r3, r3, #32
 80053e2:	2b20      	cmp	r3, #32
 80053e4:	d107      	bne.n	80053f6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f06f 0220 	mvn.w	r2, #32
 80053ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f000 fb87 	bl	8005b04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	691b      	ldr	r3, [r3, #16]
 80053fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005400:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005404:	d10f      	bne.n	8005426 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005410:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005414:	d107      	bne.n	8005426 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800541e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f000 fb8d 	bl	8005b40 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	691b      	ldr	r3, [r3, #16]
 800542c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005430:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005434:	d10f      	bne.n	8005456 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005440:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005444:	d107      	bne.n	8005456 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800544e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	f000 fb7f 	bl	8005b54 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	691b      	ldr	r3, [r3, #16]
 800545c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005460:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005464:	d10f      	bne.n	8005486 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005470:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005474:	d107      	bne.n	8005486 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800547e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	f000 fb71 	bl	8005b68 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	691b      	ldr	r3, [r3, #16]
 800548c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005490:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005494:	d10f      	bne.n	80054b6 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	68db      	ldr	r3, [r3, #12]
 800549c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80054a0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80054a4:	d107      	bne.n	80054b6 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80054ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f000 fb63 	bl	8005b7c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054b6:	bf00      	nop
 80054b8:	3708      	adds	r7, #8
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}
	...

080054c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b084      	sub	sp, #16
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
 80054c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054ca:	2300      	movs	r3, #0
 80054cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054d4:	2b01      	cmp	r3, #1
 80054d6:	d101      	bne.n	80054dc <HAL_TIM_ConfigClockSource+0x1c>
 80054d8:	2302      	movs	r3, #2
 80054da:	e0f6      	b.n	80056ca <HAL_TIM_ConfigClockSource+0x20a>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2201      	movs	r2, #1
 80054e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2202      	movs	r2, #2
 80054e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80054fa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80054fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005506:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	68ba      	ldr	r2, [r7, #8]
 800550e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a6f      	ldr	r2, [pc, #444]	; (80056d4 <HAL_TIM_ConfigClockSource+0x214>)
 8005516:	4293      	cmp	r3, r2
 8005518:	f000 80c1 	beq.w	800569e <HAL_TIM_ConfigClockSource+0x1de>
 800551c:	4a6d      	ldr	r2, [pc, #436]	; (80056d4 <HAL_TIM_ConfigClockSource+0x214>)
 800551e:	4293      	cmp	r3, r2
 8005520:	f200 80c6 	bhi.w	80056b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005524:	4a6c      	ldr	r2, [pc, #432]	; (80056d8 <HAL_TIM_ConfigClockSource+0x218>)
 8005526:	4293      	cmp	r3, r2
 8005528:	f000 80b9 	beq.w	800569e <HAL_TIM_ConfigClockSource+0x1de>
 800552c:	4a6a      	ldr	r2, [pc, #424]	; (80056d8 <HAL_TIM_ConfigClockSource+0x218>)
 800552e:	4293      	cmp	r3, r2
 8005530:	f200 80be 	bhi.w	80056b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005534:	4a69      	ldr	r2, [pc, #420]	; (80056dc <HAL_TIM_ConfigClockSource+0x21c>)
 8005536:	4293      	cmp	r3, r2
 8005538:	f000 80b1 	beq.w	800569e <HAL_TIM_ConfigClockSource+0x1de>
 800553c:	4a67      	ldr	r2, [pc, #412]	; (80056dc <HAL_TIM_ConfigClockSource+0x21c>)
 800553e:	4293      	cmp	r3, r2
 8005540:	f200 80b6 	bhi.w	80056b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005544:	4a66      	ldr	r2, [pc, #408]	; (80056e0 <HAL_TIM_ConfigClockSource+0x220>)
 8005546:	4293      	cmp	r3, r2
 8005548:	f000 80a9 	beq.w	800569e <HAL_TIM_ConfigClockSource+0x1de>
 800554c:	4a64      	ldr	r2, [pc, #400]	; (80056e0 <HAL_TIM_ConfigClockSource+0x220>)
 800554e:	4293      	cmp	r3, r2
 8005550:	f200 80ae 	bhi.w	80056b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005554:	4a63      	ldr	r2, [pc, #396]	; (80056e4 <HAL_TIM_ConfigClockSource+0x224>)
 8005556:	4293      	cmp	r3, r2
 8005558:	f000 80a1 	beq.w	800569e <HAL_TIM_ConfigClockSource+0x1de>
 800555c:	4a61      	ldr	r2, [pc, #388]	; (80056e4 <HAL_TIM_ConfigClockSource+0x224>)
 800555e:	4293      	cmp	r3, r2
 8005560:	f200 80a6 	bhi.w	80056b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005564:	4a60      	ldr	r2, [pc, #384]	; (80056e8 <HAL_TIM_ConfigClockSource+0x228>)
 8005566:	4293      	cmp	r3, r2
 8005568:	f000 8099 	beq.w	800569e <HAL_TIM_ConfigClockSource+0x1de>
 800556c:	4a5e      	ldr	r2, [pc, #376]	; (80056e8 <HAL_TIM_ConfigClockSource+0x228>)
 800556e:	4293      	cmp	r3, r2
 8005570:	f200 809e 	bhi.w	80056b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005574:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005578:	f000 8091 	beq.w	800569e <HAL_TIM_ConfigClockSource+0x1de>
 800557c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005580:	f200 8096 	bhi.w	80056b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005584:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005588:	f000 8089 	beq.w	800569e <HAL_TIM_ConfigClockSource+0x1de>
 800558c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005590:	f200 808e 	bhi.w	80056b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005594:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005598:	d03e      	beq.n	8005618 <HAL_TIM_ConfigClockSource+0x158>
 800559a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800559e:	f200 8087 	bhi.w	80056b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80055a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055a6:	f000 8086 	beq.w	80056b6 <HAL_TIM_ConfigClockSource+0x1f6>
 80055aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055ae:	d87f      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80055b0:	2b70      	cmp	r3, #112	; 0x70
 80055b2:	d01a      	beq.n	80055ea <HAL_TIM_ConfigClockSource+0x12a>
 80055b4:	2b70      	cmp	r3, #112	; 0x70
 80055b6:	d87b      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80055b8:	2b60      	cmp	r3, #96	; 0x60
 80055ba:	d050      	beq.n	800565e <HAL_TIM_ConfigClockSource+0x19e>
 80055bc:	2b60      	cmp	r3, #96	; 0x60
 80055be:	d877      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80055c0:	2b50      	cmp	r3, #80	; 0x50
 80055c2:	d03c      	beq.n	800563e <HAL_TIM_ConfigClockSource+0x17e>
 80055c4:	2b50      	cmp	r3, #80	; 0x50
 80055c6:	d873      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80055c8:	2b40      	cmp	r3, #64	; 0x40
 80055ca:	d058      	beq.n	800567e <HAL_TIM_ConfigClockSource+0x1be>
 80055cc:	2b40      	cmp	r3, #64	; 0x40
 80055ce:	d86f      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80055d0:	2b30      	cmp	r3, #48	; 0x30
 80055d2:	d064      	beq.n	800569e <HAL_TIM_ConfigClockSource+0x1de>
 80055d4:	2b30      	cmp	r3, #48	; 0x30
 80055d6:	d86b      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80055d8:	2b20      	cmp	r3, #32
 80055da:	d060      	beq.n	800569e <HAL_TIM_ConfigClockSource+0x1de>
 80055dc:	2b20      	cmp	r3, #32
 80055de:	d867      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d05c      	beq.n	800569e <HAL_TIM_ConfigClockSource+0x1de>
 80055e4:	2b10      	cmp	r3, #16
 80055e6:	d05a      	beq.n	800569e <HAL_TIM_ConfigClockSource+0x1de>
 80055e8:	e062      	b.n	80056b0 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6818      	ldr	r0, [r3, #0]
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	6899      	ldr	r1, [r3, #8]
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	685a      	ldr	r2, [r3, #4]
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	68db      	ldr	r3, [r3, #12]
 80055fa:	f000 f9cd 	bl	8005998 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800560c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68ba      	ldr	r2, [r7, #8]
 8005614:	609a      	str	r2, [r3, #8]
      break;
 8005616:	e04f      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6818      	ldr	r0, [r3, #0]
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	6899      	ldr	r1, [r3, #8]
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	685a      	ldr	r2, [r3, #4]
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	f000 f9b6 	bl	8005998 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	689a      	ldr	r2, [r3, #8]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800563a:	609a      	str	r2, [r3, #8]
      break;
 800563c:	e03c      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6818      	ldr	r0, [r3, #0]
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	6859      	ldr	r1, [r3, #4]
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	68db      	ldr	r3, [r3, #12]
 800564a:	461a      	mov	r2, r3
 800564c:	f000 f928 	bl	80058a0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2150      	movs	r1, #80	; 0x50
 8005656:	4618      	mov	r0, r3
 8005658:	f000 f981 	bl	800595e <TIM_ITRx_SetConfig>
      break;
 800565c:	e02c      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6818      	ldr	r0, [r3, #0]
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	6859      	ldr	r1, [r3, #4]
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	68db      	ldr	r3, [r3, #12]
 800566a:	461a      	mov	r2, r3
 800566c:	f000 f947 	bl	80058fe <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	2160      	movs	r1, #96	; 0x60
 8005676:	4618      	mov	r0, r3
 8005678:	f000 f971 	bl	800595e <TIM_ITRx_SetConfig>
      break;
 800567c:	e01c      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6818      	ldr	r0, [r3, #0]
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	6859      	ldr	r1, [r3, #4]
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	461a      	mov	r2, r3
 800568c:	f000 f908 	bl	80058a0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	2140      	movs	r1, #64	; 0x40
 8005696:	4618      	mov	r0, r3
 8005698:	f000 f961 	bl	800595e <TIM_ITRx_SetConfig>
      break;
 800569c:	e00c      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4619      	mov	r1, r3
 80056a8:	4610      	mov	r0, r2
 80056aa:	f000 f958 	bl	800595e <TIM_ITRx_SetConfig>
      break;
 80056ae:	e003      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	73fb      	strb	r3, [r7, #15]
      break;
 80056b4:	e000      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80056b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80056c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	00100070 	.word	0x00100070
 80056d8:	00100060 	.word	0x00100060
 80056dc:	00100050 	.word	0x00100050
 80056e0:	00100040 	.word	0x00100040
 80056e4:	00100030 	.word	0x00100030
 80056e8:	00100020 	.word	0x00100020

080056ec <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b083      	sub	sp, #12
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80056f4:	bf00      	nop
 80056f6:	370c      	adds	r7, #12
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005708:	bf00      	nop
 800570a:	370c      	adds	r7, #12
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr

08005714 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005714:	b480      	push	{r7}
 8005716:	b083      	sub	sp, #12
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800571c:	bf00      	nop
 800571e:	370c      	adds	r7, #12
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr

08005728 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005728:	b480      	push	{r7}
 800572a:	b083      	sub	sp, #12
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005730:	bf00      	nop
 8005732:	370c      	adds	r7, #12
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr

0800573c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800573c:	b480      	push	{r7}
 800573e:	b083      	sub	sp, #12
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005744:	bf00      	nop
 8005746:	370c      	adds	r7, #12
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr

08005750 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005750:	b480      	push	{r7}
 8005752:	b085      	sub	sp, #20
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a46      	ldr	r2, [pc, #280]	; (800587c <TIM_Base_SetConfig+0x12c>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d017      	beq.n	8005798 <TIM_Base_SetConfig+0x48>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800576e:	d013      	beq.n	8005798 <TIM_Base_SetConfig+0x48>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	4a43      	ldr	r2, [pc, #268]	; (8005880 <TIM_Base_SetConfig+0x130>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d00f      	beq.n	8005798 <TIM_Base_SetConfig+0x48>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	4a42      	ldr	r2, [pc, #264]	; (8005884 <TIM_Base_SetConfig+0x134>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d00b      	beq.n	8005798 <TIM_Base_SetConfig+0x48>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	4a41      	ldr	r2, [pc, #260]	; (8005888 <TIM_Base_SetConfig+0x138>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d007      	beq.n	8005798 <TIM_Base_SetConfig+0x48>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	4a40      	ldr	r2, [pc, #256]	; (800588c <TIM_Base_SetConfig+0x13c>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d003      	beq.n	8005798 <TIM_Base_SetConfig+0x48>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	4a3f      	ldr	r2, [pc, #252]	; (8005890 <TIM_Base_SetConfig+0x140>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d108      	bne.n	80057aa <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800579e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	68fa      	ldr	r2, [r7, #12]
 80057a6:	4313      	orrs	r3, r2
 80057a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	4a33      	ldr	r2, [pc, #204]	; (800587c <TIM_Base_SetConfig+0x12c>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d023      	beq.n	80057fa <TIM_Base_SetConfig+0xaa>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057b8:	d01f      	beq.n	80057fa <TIM_Base_SetConfig+0xaa>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	4a30      	ldr	r2, [pc, #192]	; (8005880 <TIM_Base_SetConfig+0x130>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d01b      	beq.n	80057fa <TIM_Base_SetConfig+0xaa>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	4a2f      	ldr	r2, [pc, #188]	; (8005884 <TIM_Base_SetConfig+0x134>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d017      	beq.n	80057fa <TIM_Base_SetConfig+0xaa>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	4a2e      	ldr	r2, [pc, #184]	; (8005888 <TIM_Base_SetConfig+0x138>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d013      	beq.n	80057fa <TIM_Base_SetConfig+0xaa>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	4a2d      	ldr	r2, [pc, #180]	; (800588c <TIM_Base_SetConfig+0x13c>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d00f      	beq.n	80057fa <TIM_Base_SetConfig+0xaa>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	4a2d      	ldr	r2, [pc, #180]	; (8005894 <TIM_Base_SetConfig+0x144>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d00b      	beq.n	80057fa <TIM_Base_SetConfig+0xaa>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	4a2c      	ldr	r2, [pc, #176]	; (8005898 <TIM_Base_SetConfig+0x148>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d007      	beq.n	80057fa <TIM_Base_SetConfig+0xaa>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	4a2b      	ldr	r2, [pc, #172]	; (800589c <TIM_Base_SetConfig+0x14c>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d003      	beq.n	80057fa <TIM_Base_SetConfig+0xaa>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	4a26      	ldr	r2, [pc, #152]	; (8005890 <TIM_Base_SetConfig+0x140>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d108      	bne.n	800580c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005800:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	68db      	ldr	r3, [r3, #12]
 8005806:	68fa      	ldr	r2, [r7, #12]
 8005808:	4313      	orrs	r3, r2
 800580a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	695b      	ldr	r3, [r3, #20]
 8005816:	4313      	orrs	r3, r2
 8005818:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	68fa      	ldr	r2, [r7, #12]
 800581e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	689a      	ldr	r2, [r3, #8]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	681a      	ldr	r2, [r3, #0]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	4a12      	ldr	r2, [pc, #72]	; (800587c <TIM_Base_SetConfig+0x12c>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d013      	beq.n	8005860 <TIM_Base_SetConfig+0x110>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	4a14      	ldr	r2, [pc, #80]	; (800588c <TIM_Base_SetConfig+0x13c>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d00f      	beq.n	8005860 <TIM_Base_SetConfig+0x110>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	4a14      	ldr	r2, [pc, #80]	; (8005894 <TIM_Base_SetConfig+0x144>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d00b      	beq.n	8005860 <TIM_Base_SetConfig+0x110>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	4a13      	ldr	r2, [pc, #76]	; (8005898 <TIM_Base_SetConfig+0x148>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d007      	beq.n	8005860 <TIM_Base_SetConfig+0x110>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	4a12      	ldr	r2, [pc, #72]	; (800589c <TIM_Base_SetConfig+0x14c>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d003      	beq.n	8005860 <TIM_Base_SetConfig+0x110>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	4a0d      	ldr	r2, [pc, #52]	; (8005890 <TIM_Base_SetConfig+0x140>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d103      	bne.n	8005868 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	691a      	ldr	r2, [r3, #16]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2201      	movs	r2, #1
 800586c:	615a      	str	r2, [r3, #20]
}
 800586e:	bf00      	nop
 8005870:	3714      	adds	r7, #20
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr
 800587a:	bf00      	nop
 800587c:	40012c00 	.word	0x40012c00
 8005880:	40000400 	.word	0x40000400
 8005884:	40000800 	.word	0x40000800
 8005888:	40000c00 	.word	0x40000c00
 800588c:	40013400 	.word	0x40013400
 8005890:	40015000 	.word	0x40015000
 8005894:	40014000 	.word	0x40014000
 8005898:	40014400 	.word	0x40014400
 800589c:	40014800 	.word	0x40014800

080058a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b087      	sub	sp, #28
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	60f8      	str	r0, [r7, #12]
 80058a8:	60b9      	str	r1, [r7, #8]
 80058aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	6a1b      	ldr	r3, [r3, #32]
 80058b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	6a1b      	ldr	r3, [r3, #32]
 80058b6:	f023 0201 	bic.w	r2, r3, #1
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	699b      	ldr	r3, [r3, #24]
 80058c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80058ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	011b      	lsls	r3, r3, #4
 80058d0:	693a      	ldr	r2, [r7, #16]
 80058d2:	4313      	orrs	r3, r2
 80058d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	f023 030a 	bic.w	r3, r3, #10
 80058dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80058de:	697a      	ldr	r2, [r7, #20]
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	693a      	ldr	r2, [r7, #16]
 80058ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	697a      	ldr	r2, [r7, #20]
 80058f0:	621a      	str	r2, [r3, #32]
}
 80058f2:	bf00      	nop
 80058f4:	371c      	adds	r7, #28
 80058f6:	46bd      	mov	sp, r7
 80058f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fc:	4770      	bx	lr

080058fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058fe:	b480      	push	{r7}
 8005900:	b087      	sub	sp, #28
 8005902:	af00      	add	r7, sp, #0
 8005904:	60f8      	str	r0, [r7, #12]
 8005906:	60b9      	str	r1, [r7, #8]
 8005908:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	6a1b      	ldr	r3, [r3, #32]
 800590e:	f023 0210 	bic.w	r2, r3, #16
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	699b      	ldr	r3, [r3, #24]
 800591a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	6a1b      	ldr	r3, [r3, #32]
 8005920:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005928:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	031b      	lsls	r3, r3, #12
 800592e:	697a      	ldr	r2, [r7, #20]
 8005930:	4313      	orrs	r3, r2
 8005932:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800593a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	011b      	lsls	r3, r3, #4
 8005940:	693a      	ldr	r2, [r7, #16]
 8005942:	4313      	orrs	r3, r2
 8005944:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	697a      	ldr	r2, [r7, #20]
 800594a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	693a      	ldr	r2, [r7, #16]
 8005950:	621a      	str	r2, [r3, #32]
}
 8005952:	bf00      	nop
 8005954:	371c      	adds	r7, #28
 8005956:	46bd      	mov	sp, r7
 8005958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595c:	4770      	bx	lr

0800595e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800595e:	b480      	push	{r7}
 8005960:	b085      	sub	sp, #20
 8005962:	af00      	add	r7, sp, #0
 8005964:	6078      	str	r0, [r7, #4]
 8005966:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	689b      	ldr	r3, [r3, #8]
 800596c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005974:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005978:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800597a:	683a      	ldr	r2, [r7, #0]
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	4313      	orrs	r3, r2
 8005980:	f043 0307 	orr.w	r3, r3, #7
 8005984:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	68fa      	ldr	r2, [r7, #12]
 800598a:	609a      	str	r2, [r3, #8]
}
 800598c:	bf00      	nop
 800598e:	3714      	adds	r7, #20
 8005990:	46bd      	mov	sp, r7
 8005992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005996:	4770      	bx	lr

08005998 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005998:	b480      	push	{r7}
 800599a:	b087      	sub	sp, #28
 800599c:	af00      	add	r7, sp, #0
 800599e:	60f8      	str	r0, [r7, #12]
 80059a0:	60b9      	str	r1, [r7, #8]
 80059a2:	607a      	str	r2, [r7, #4]
 80059a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80059b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	021a      	lsls	r2, r3, #8
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	431a      	orrs	r2, r3
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	4313      	orrs	r3, r2
 80059c0:	697a      	ldr	r2, [r7, #20]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	697a      	ldr	r2, [r7, #20]
 80059ca:	609a      	str	r2, [r3, #8]
}
 80059cc:	bf00      	nop
 80059ce:	371c      	adds	r7, #28
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr

080059d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80059d8:	b480      	push	{r7}
 80059da:	b085      	sub	sp, #20
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d101      	bne.n	80059f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80059ec:	2302      	movs	r3, #2
 80059ee:	e074      	b.n	8005ada <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2201      	movs	r2, #1
 80059f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2202      	movs	r2, #2
 80059fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a34      	ldr	r2, [pc, #208]	; (8005ae8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d009      	beq.n	8005a2e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a33      	ldr	r2, [pc, #204]	; (8005aec <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d004      	beq.n	8005a2e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a31      	ldr	r2, [pc, #196]	; (8005af0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d108      	bne.n	8005a40 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005a34:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	68fa      	ldr	r2, [r7, #12]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005a46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	68fa      	ldr	r2, [r7, #12]
 8005a52:	4313      	orrs	r3, r2
 8005a54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	68fa      	ldr	r2, [r7, #12]
 8005a5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a21      	ldr	r2, [pc, #132]	; (8005ae8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d022      	beq.n	8005aae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a70:	d01d      	beq.n	8005aae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a1f      	ldr	r2, [pc, #124]	; (8005af4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d018      	beq.n	8005aae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a1d      	ldr	r2, [pc, #116]	; (8005af8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d013      	beq.n	8005aae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a1c      	ldr	r2, [pc, #112]	; (8005afc <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d00e      	beq.n	8005aae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a15      	ldr	r2, [pc, #84]	; (8005aec <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d009      	beq.n	8005aae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a18      	ldr	r2, [pc, #96]	; (8005b00 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d004      	beq.n	8005aae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a11      	ldr	r2, [pc, #68]	; (8005af0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d10c      	bne.n	8005ac8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ab4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	68ba      	ldr	r2, [r7, #8]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	68ba      	ldr	r2, [r7, #8]
 8005ac6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ad8:	2300      	movs	r3, #0
}
 8005ada:	4618      	mov	r0, r3
 8005adc:	3714      	adds	r7, #20
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae4:	4770      	bx	lr
 8005ae6:	bf00      	nop
 8005ae8:	40012c00 	.word	0x40012c00
 8005aec:	40013400 	.word	0x40013400
 8005af0:	40015000 	.word	0x40015000
 8005af4:	40000400 	.word	0x40000400
 8005af8:	40000800 	.word	0x40000800
 8005afc:	40000c00 	.word	0x40000c00
 8005b00:	40014000 	.word	0x40014000

08005b04 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b083      	sub	sp, #12
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b0c:	bf00      	nop
 8005b0e:	370c      	adds	r7, #12
 8005b10:	46bd      	mov	sp, r7
 8005b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b16:	4770      	bx	lr

08005b18 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b083      	sub	sp, #12
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b20:	bf00      	nop
 8005b22:	370c      	adds	r7, #12
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr

08005b2c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b083      	sub	sp, #12
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005b34:	bf00      	nop
 8005b36:	370c      	adds	r7, #12
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b083      	sub	sp, #12
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005b48:	bf00      	nop
 8005b4a:	370c      	adds	r7, #12
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b52:	4770      	bx	lr

08005b54 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005b54:	b480      	push	{r7}
 8005b56:	b083      	sub	sp, #12
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005b5c:	bf00      	nop
 8005b5e:	370c      	adds	r7, #12
 8005b60:	46bd      	mov	sp, r7
 8005b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b66:	4770      	bx	lr

08005b68 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b083      	sub	sp, #12
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005b70:	bf00      	nop
 8005b72:	370c      	adds	r7, #12
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr

08005b7c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b083      	sub	sp, #12
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005b84:	bf00      	nop
 8005b86:	370c      	adds	r7, #12
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr

08005b90 <memset>:
 8005b90:	4402      	add	r2, r0
 8005b92:	4603      	mov	r3, r0
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d100      	bne.n	8005b9a <memset+0xa>
 8005b98:	4770      	bx	lr
 8005b9a:	f803 1b01 	strb.w	r1, [r3], #1
 8005b9e:	e7f9      	b.n	8005b94 <memset+0x4>

08005ba0 <__libc_init_array>:
 8005ba0:	b570      	push	{r4, r5, r6, lr}
 8005ba2:	4d0d      	ldr	r5, [pc, #52]	; (8005bd8 <__libc_init_array+0x38>)
 8005ba4:	4c0d      	ldr	r4, [pc, #52]	; (8005bdc <__libc_init_array+0x3c>)
 8005ba6:	1b64      	subs	r4, r4, r5
 8005ba8:	10a4      	asrs	r4, r4, #2
 8005baa:	2600      	movs	r6, #0
 8005bac:	42a6      	cmp	r6, r4
 8005bae:	d109      	bne.n	8005bc4 <__libc_init_array+0x24>
 8005bb0:	4d0b      	ldr	r5, [pc, #44]	; (8005be0 <__libc_init_array+0x40>)
 8005bb2:	4c0c      	ldr	r4, [pc, #48]	; (8005be4 <__libc_init_array+0x44>)
 8005bb4:	f001 f858 	bl	8006c68 <_init>
 8005bb8:	1b64      	subs	r4, r4, r5
 8005bba:	10a4      	asrs	r4, r4, #2
 8005bbc:	2600      	movs	r6, #0
 8005bbe:	42a6      	cmp	r6, r4
 8005bc0:	d105      	bne.n	8005bce <__libc_init_array+0x2e>
 8005bc2:	bd70      	pop	{r4, r5, r6, pc}
 8005bc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bc8:	4798      	blx	r3
 8005bca:	3601      	adds	r6, #1
 8005bcc:	e7ee      	b.n	8005bac <__libc_init_array+0xc>
 8005bce:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bd2:	4798      	blx	r3
 8005bd4:	3601      	adds	r6, #1
 8005bd6:	e7f2      	b.n	8005bbe <__libc_init_array+0x1e>
 8005bd8:	08006e68 	.word	0x08006e68
 8005bdc:	08006e68 	.word	0x08006e68
 8005be0:	08006e68 	.word	0x08006e68
 8005be4:	08006e6c 	.word	0x08006e6c

08005be8 <sin>:
 8005be8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005bea:	ec53 2b10 	vmov	r2, r3, d0
 8005bee:	4828      	ldr	r0, [pc, #160]	; (8005c90 <sin+0xa8>)
 8005bf0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8005bf4:	4281      	cmp	r1, r0
 8005bf6:	dc07      	bgt.n	8005c08 <sin+0x20>
 8005bf8:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8005c88 <sin+0xa0>
 8005bfc:	2000      	movs	r0, #0
 8005bfe:	b005      	add	sp, #20
 8005c00:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c04:	f000 b910 	b.w	8005e28 <__kernel_sin>
 8005c08:	4822      	ldr	r0, [pc, #136]	; (8005c94 <sin+0xac>)
 8005c0a:	4281      	cmp	r1, r0
 8005c0c:	dd09      	ble.n	8005c22 <sin+0x3a>
 8005c0e:	ee10 0a10 	vmov	r0, s0
 8005c12:	4619      	mov	r1, r3
 8005c14:	f7fa fc2e 	bl	8000474 <__aeabi_dsub>
 8005c18:	ec41 0b10 	vmov	d0, r0, r1
 8005c1c:	b005      	add	sp, #20
 8005c1e:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c22:	4668      	mov	r0, sp
 8005c24:	f000 f9c0 	bl	8005fa8 <__ieee754_rem_pio2>
 8005c28:	f000 0003 	and.w	r0, r0, #3
 8005c2c:	2801      	cmp	r0, #1
 8005c2e:	d00c      	beq.n	8005c4a <sin+0x62>
 8005c30:	2802      	cmp	r0, #2
 8005c32:	d011      	beq.n	8005c58 <sin+0x70>
 8005c34:	b9f0      	cbnz	r0, 8005c74 <sin+0x8c>
 8005c36:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005c3a:	ed9d 0b00 	vldr	d0, [sp]
 8005c3e:	2001      	movs	r0, #1
 8005c40:	f000 f8f2 	bl	8005e28 <__kernel_sin>
 8005c44:	ec51 0b10 	vmov	r0, r1, d0
 8005c48:	e7e6      	b.n	8005c18 <sin+0x30>
 8005c4a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005c4e:	ed9d 0b00 	vldr	d0, [sp]
 8005c52:	f000 f821 	bl	8005c98 <__kernel_cos>
 8005c56:	e7f5      	b.n	8005c44 <sin+0x5c>
 8005c58:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005c5c:	ed9d 0b00 	vldr	d0, [sp]
 8005c60:	2001      	movs	r0, #1
 8005c62:	f000 f8e1 	bl	8005e28 <__kernel_sin>
 8005c66:	ec53 2b10 	vmov	r2, r3, d0
 8005c6a:	ee10 0a10 	vmov	r0, s0
 8005c6e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005c72:	e7d1      	b.n	8005c18 <sin+0x30>
 8005c74:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005c78:	ed9d 0b00 	vldr	d0, [sp]
 8005c7c:	f000 f80c 	bl	8005c98 <__kernel_cos>
 8005c80:	e7f1      	b.n	8005c66 <sin+0x7e>
 8005c82:	bf00      	nop
 8005c84:	f3af 8000 	nop.w
	...
 8005c90:	3fe921fb 	.word	0x3fe921fb
 8005c94:	7fefffff 	.word	0x7fefffff

08005c98 <__kernel_cos>:
 8005c98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c9c:	ec57 6b10 	vmov	r6, r7, d0
 8005ca0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8005ca4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8005ca8:	ed8d 1b00 	vstr	d1, [sp]
 8005cac:	da07      	bge.n	8005cbe <__kernel_cos+0x26>
 8005cae:	ee10 0a10 	vmov	r0, s0
 8005cb2:	4639      	mov	r1, r7
 8005cb4:	f7fa fe1e 	bl	80008f4 <__aeabi_d2iz>
 8005cb8:	2800      	cmp	r0, #0
 8005cba:	f000 8088 	beq.w	8005dce <__kernel_cos+0x136>
 8005cbe:	4632      	mov	r2, r6
 8005cc0:	463b      	mov	r3, r7
 8005cc2:	4630      	mov	r0, r6
 8005cc4:	4639      	mov	r1, r7
 8005cc6:	f7fa faa7 	bl	8000218 <__aeabi_dmul>
 8005cca:	4b51      	ldr	r3, [pc, #324]	; (8005e10 <__kernel_cos+0x178>)
 8005ccc:	2200      	movs	r2, #0
 8005cce:	4604      	mov	r4, r0
 8005cd0:	460d      	mov	r5, r1
 8005cd2:	f7fa faa1 	bl	8000218 <__aeabi_dmul>
 8005cd6:	a340      	add	r3, pc, #256	; (adr r3, 8005dd8 <__kernel_cos+0x140>)
 8005cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cdc:	4682      	mov	sl, r0
 8005cde:	468b      	mov	fp, r1
 8005ce0:	4620      	mov	r0, r4
 8005ce2:	4629      	mov	r1, r5
 8005ce4:	f7fa fa98 	bl	8000218 <__aeabi_dmul>
 8005ce8:	a33d      	add	r3, pc, #244	; (adr r3, 8005de0 <__kernel_cos+0x148>)
 8005cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cee:	f7fa fbc3 	bl	8000478 <__adddf3>
 8005cf2:	4622      	mov	r2, r4
 8005cf4:	462b      	mov	r3, r5
 8005cf6:	f7fa fa8f 	bl	8000218 <__aeabi_dmul>
 8005cfa:	a33b      	add	r3, pc, #236	; (adr r3, 8005de8 <__kernel_cos+0x150>)
 8005cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d00:	f7fa fbb8 	bl	8000474 <__aeabi_dsub>
 8005d04:	4622      	mov	r2, r4
 8005d06:	462b      	mov	r3, r5
 8005d08:	f7fa fa86 	bl	8000218 <__aeabi_dmul>
 8005d0c:	a338      	add	r3, pc, #224	; (adr r3, 8005df0 <__kernel_cos+0x158>)
 8005d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d12:	f7fa fbb1 	bl	8000478 <__adddf3>
 8005d16:	4622      	mov	r2, r4
 8005d18:	462b      	mov	r3, r5
 8005d1a:	f7fa fa7d 	bl	8000218 <__aeabi_dmul>
 8005d1e:	a336      	add	r3, pc, #216	; (adr r3, 8005df8 <__kernel_cos+0x160>)
 8005d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d24:	f7fa fba6 	bl	8000474 <__aeabi_dsub>
 8005d28:	4622      	mov	r2, r4
 8005d2a:	462b      	mov	r3, r5
 8005d2c:	f7fa fa74 	bl	8000218 <__aeabi_dmul>
 8005d30:	a333      	add	r3, pc, #204	; (adr r3, 8005e00 <__kernel_cos+0x168>)
 8005d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d36:	f7fa fb9f 	bl	8000478 <__adddf3>
 8005d3a:	4622      	mov	r2, r4
 8005d3c:	462b      	mov	r3, r5
 8005d3e:	f7fa fa6b 	bl	8000218 <__aeabi_dmul>
 8005d42:	4622      	mov	r2, r4
 8005d44:	462b      	mov	r3, r5
 8005d46:	f7fa fa67 	bl	8000218 <__aeabi_dmul>
 8005d4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d4e:	4604      	mov	r4, r0
 8005d50:	460d      	mov	r5, r1
 8005d52:	4630      	mov	r0, r6
 8005d54:	4639      	mov	r1, r7
 8005d56:	f7fa fa5f 	bl	8000218 <__aeabi_dmul>
 8005d5a:	460b      	mov	r3, r1
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	4629      	mov	r1, r5
 8005d60:	4620      	mov	r0, r4
 8005d62:	f7fa fb87 	bl	8000474 <__aeabi_dsub>
 8005d66:	4b2b      	ldr	r3, [pc, #172]	; (8005e14 <__kernel_cos+0x17c>)
 8005d68:	4598      	cmp	r8, r3
 8005d6a:	4606      	mov	r6, r0
 8005d6c:	460f      	mov	r7, r1
 8005d6e:	dc10      	bgt.n	8005d92 <__kernel_cos+0xfa>
 8005d70:	4602      	mov	r2, r0
 8005d72:	460b      	mov	r3, r1
 8005d74:	4650      	mov	r0, sl
 8005d76:	4659      	mov	r1, fp
 8005d78:	f7fa fb7c 	bl	8000474 <__aeabi_dsub>
 8005d7c:	460b      	mov	r3, r1
 8005d7e:	4926      	ldr	r1, [pc, #152]	; (8005e18 <__kernel_cos+0x180>)
 8005d80:	4602      	mov	r2, r0
 8005d82:	2000      	movs	r0, #0
 8005d84:	f7fa fb76 	bl	8000474 <__aeabi_dsub>
 8005d88:	ec41 0b10 	vmov	d0, r0, r1
 8005d8c:	b003      	add	sp, #12
 8005d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d92:	4b22      	ldr	r3, [pc, #136]	; (8005e1c <__kernel_cos+0x184>)
 8005d94:	4920      	ldr	r1, [pc, #128]	; (8005e18 <__kernel_cos+0x180>)
 8005d96:	4598      	cmp	r8, r3
 8005d98:	bfcc      	ite	gt
 8005d9a:	4d21      	ldrgt	r5, [pc, #132]	; (8005e20 <__kernel_cos+0x188>)
 8005d9c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8005da0:	2400      	movs	r4, #0
 8005da2:	4622      	mov	r2, r4
 8005da4:	462b      	mov	r3, r5
 8005da6:	2000      	movs	r0, #0
 8005da8:	f7fa fb64 	bl	8000474 <__aeabi_dsub>
 8005dac:	4622      	mov	r2, r4
 8005dae:	4680      	mov	r8, r0
 8005db0:	4689      	mov	r9, r1
 8005db2:	462b      	mov	r3, r5
 8005db4:	4650      	mov	r0, sl
 8005db6:	4659      	mov	r1, fp
 8005db8:	f7fa fb5c 	bl	8000474 <__aeabi_dsub>
 8005dbc:	4632      	mov	r2, r6
 8005dbe:	463b      	mov	r3, r7
 8005dc0:	f7fa fb58 	bl	8000474 <__aeabi_dsub>
 8005dc4:	4602      	mov	r2, r0
 8005dc6:	460b      	mov	r3, r1
 8005dc8:	4640      	mov	r0, r8
 8005dca:	4649      	mov	r1, r9
 8005dcc:	e7da      	b.n	8005d84 <__kernel_cos+0xec>
 8005dce:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8005e08 <__kernel_cos+0x170>
 8005dd2:	e7db      	b.n	8005d8c <__kernel_cos+0xf4>
 8005dd4:	f3af 8000 	nop.w
 8005dd8:	be8838d4 	.word	0xbe8838d4
 8005ddc:	bda8fae9 	.word	0xbda8fae9
 8005de0:	bdb4b1c4 	.word	0xbdb4b1c4
 8005de4:	3e21ee9e 	.word	0x3e21ee9e
 8005de8:	809c52ad 	.word	0x809c52ad
 8005dec:	3e927e4f 	.word	0x3e927e4f
 8005df0:	19cb1590 	.word	0x19cb1590
 8005df4:	3efa01a0 	.word	0x3efa01a0
 8005df8:	16c15177 	.word	0x16c15177
 8005dfc:	3f56c16c 	.word	0x3f56c16c
 8005e00:	5555554c 	.word	0x5555554c
 8005e04:	3fa55555 	.word	0x3fa55555
 8005e08:	00000000 	.word	0x00000000
 8005e0c:	3ff00000 	.word	0x3ff00000
 8005e10:	3fe00000 	.word	0x3fe00000
 8005e14:	3fd33332 	.word	0x3fd33332
 8005e18:	3ff00000 	.word	0x3ff00000
 8005e1c:	3fe90000 	.word	0x3fe90000
 8005e20:	3fd20000 	.word	0x3fd20000
 8005e24:	00000000 	.word	0x00000000

08005e28 <__kernel_sin>:
 8005e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e2c:	ed2d 8b04 	vpush	{d8-d9}
 8005e30:	eeb0 8a41 	vmov.f32	s16, s2
 8005e34:	eef0 8a61 	vmov.f32	s17, s3
 8005e38:	ec55 4b10 	vmov	r4, r5, d0
 8005e3c:	b083      	sub	sp, #12
 8005e3e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005e42:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8005e46:	9001      	str	r0, [sp, #4]
 8005e48:	da06      	bge.n	8005e58 <__kernel_sin+0x30>
 8005e4a:	ee10 0a10 	vmov	r0, s0
 8005e4e:	4629      	mov	r1, r5
 8005e50:	f7fa fd50 	bl	80008f4 <__aeabi_d2iz>
 8005e54:	2800      	cmp	r0, #0
 8005e56:	d051      	beq.n	8005efc <__kernel_sin+0xd4>
 8005e58:	4622      	mov	r2, r4
 8005e5a:	462b      	mov	r3, r5
 8005e5c:	4620      	mov	r0, r4
 8005e5e:	4629      	mov	r1, r5
 8005e60:	f7fa f9da 	bl	8000218 <__aeabi_dmul>
 8005e64:	4682      	mov	sl, r0
 8005e66:	468b      	mov	fp, r1
 8005e68:	4602      	mov	r2, r0
 8005e6a:	460b      	mov	r3, r1
 8005e6c:	4620      	mov	r0, r4
 8005e6e:	4629      	mov	r1, r5
 8005e70:	f7fa f9d2 	bl	8000218 <__aeabi_dmul>
 8005e74:	a341      	add	r3, pc, #260	; (adr r3, 8005f7c <__kernel_sin+0x154>)
 8005e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e7a:	4680      	mov	r8, r0
 8005e7c:	4689      	mov	r9, r1
 8005e7e:	4650      	mov	r0, sl
 8005e80:	4659      	mov	r1, fp
 8005e82:	f7fa f9c9 	bl	8000218 <__aeabi_dmul>
 8005e86:	a33f      	add	r3, pc, #252	; (adr r3, 8005f84 <__kernel_sin+0x15c>)
 8005e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e8c:	f7fa faf2 	bl	8000474 <__aeabi_dsub>
 8005e90:	4652      	mov	r2, sl
 8005e92:	465b      	mov	r3, fp
 8005e94:	f7fa f9c0 	bl	8000218 <__aeabi_dmul>
 8005e98:	a33c      	add	r3, pc, #240	; (adr r3, 8005f8c <__kernel_sin+0x164>)
 8005e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e9e:	f7fa faeb 	bl	8000478 <__adddf3>
 8005ea2:	4652      	mov	r2, sl
 8005ea4:	465b      	mov	r3, fp
 8005ea6:	f7fa f9b7 	bl	8000218 <__aeabi_dmul>
 8005eaa:	a33a      	add	r3, pc, #232	; (adr r3, 8005f94 <__kernel_sin+0x16c>)
 8005eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb0:	f7fa fae0 	bl	8000474 <__aeabi_dsub>
 8005eb4:	4652      	mov	r2, sl
 8005eb6:	465b      	mov	r3, fp
 8005eb8:	f7fa f9ae 	bl	8000218 <__aeabi_dmul>
 8005ebc:	a337      	add	r3, pc, #220	; (adr r3, 8005f9c <__kernel_sin+0x174>)
 8005ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec2:	f7fa fad9 	bl	8000478 <__adddf3>
 8005ec6:	9b01      	ldr	r3, [sp, #4]
 8005ec8:	4606      	mov	r6, r0
 8005eca:	460f      	mov	r7, r1
 8005ecc:	b9eb      	cbnz	r3, 8005f0a <__kernel_sin+0xe2>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	4650      	mov	r0, sl
 8005ed4:	4659      	mov	r1, fp
 8005ed6:	f7fa f99f 	bl	8000218 <__aeabi_dmul>
 8005eda:	a325      	add	r3, pc, #148	; (adr r3, 8005f70 <__kernel_sin+0x148>)
 8005edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee0:	f7fa fac8 	bl	8000474 <__aeabi_dsub>
 8005ee4:	4642      	mov	r2, r8
 8005ee6:	464b      	mov	r3, r9
 8005ee8:	f7fa f996 	bl	8000218 <__aeabi_dmul>
 8005eec:	4602      	mov	r2, r0
 8005eee:	460b      	mov	r3, r1
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	4629      	mov	r1, r5
 8005ef4:	f7fa fac0 	bl	8000478 <__adddf3>
 8005ef8:	4604      	mov	r4, r0
 8005efa:	460d      	mov	r5, r1
 8005efc:	ec45 4b10 	vmov	d0, r4, r5
 8005f00:	b003      	add	sp, #12
 8005f02:	ecbd 8b04 	vpop	{d8-d9}
 8005f06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f0a:	4b1b      	ldr	r3, [pc, #108]	; (8005f78 <__kernel_sin+0x150>)
 8005f0c:	ec51 0b18 	vmov	r0, r1, d8
 8005f10:	2200      	movs	r2, #0
 8005f12:	f7fa f981 	bl	8000218 <__aeabi_dmul>
 8005f16:	4632      	mov	r2, r6
 8005f18:	ec41 0b19 	vmov	d9, r0, r1
 8005f1c:	463b      	mov	r3, r7
 8005f1e:	4640      	mov	r0, r8
 8005f20:	4649      	mov	r1, r9
 8005f22:	f7fa f979 	bl	8000218 <__aeabi_dmul>
 8005f26:	4602      	mov	r2, r0
 8005f28:	460b      	mov	r3, r1
 8005f2a:	ec51 0b19 	vmov	r0, r1, d9
 8005f2e:	f7fa faa1 	bl	8000474 <__aeabi_dsub>
 8005f32:	4652      	mov	r2, sl
 8005f34:	465b      	mov	r3, fp
 8005f36:	f7fa f96f 	bl	8000218 <__aeabi_dmul>
 8005f3a:	ec53 2b18 	vmov	r2, r3, d8
 8005f3e:	f7fa fa99 	bl	8000474 <__aeabi_dsub>
 8005f42:	a30b      	add	r3, pc, #44	; (adr r3, 8005f70 <__kernel_sin+0x148>)
 8005f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f48:	4606      	mov	r6, r0
 8005f4a:	460f      	mov	r7, r1
 8005f4c:	4640      	mov	r0, r8
 8005f4e:	4649      	mov	r1, r9
 8005f50:	f7fa f962 	bl	8000218 <__aeabi_dmul>
 8005f54:	4602      	mov	r2, r0
 8005f56:	460b      	mov	r3, r1
 8005f58:	4630      	mov	r0, r6
 8005f5a:	4639      	mov	r1, r7
 8005f5c:	f7fa fa8c 	bl	8000478 <__adddf3>
 8005f60:	4602      	mov	r2, r0
 8005f62:	460b      	mov	r3, r1
 8005f64:	4620      	mov	r0, r4
 8005f66:	4629      	mov	r1, r5
 8005f68:	f7fa fa84 	bl	8000474 <__aeabi_dsub>
 8005f6c:	e7c4      	b.n	8005ef8 <__kernel_sin+0xd0>
 8005f6e:	bf00      	nop
 8005f70:	55555549 	.word	0x55555549
 8005f74:	3fc55555 	.word	0x3fc55555
 8005f78:	3fe00000 	.word	0x3fe00000
 8005f7c:	5acfd57c 	.word	0x5acfd57c
 8005f80:	3de5d93a 	.word	0x3de5d93a
 8005f84:	8a2b9ceb 	.word	0x8a2b9ceb
 8005f88:	3e5ae5e6 	.word	0x3e5ae5e6
 8005f8c:	57b1fe7d 	.word	0x57b1fe7d
 8005f90:	3ec71de3 	.word	0x3ec71de3
 8005f94:	19c161d5 	.word	0x19c161d5
 8005f98:	3f2a01a0 	.word	0x3f2a01a0
 8005f9c:	1110f8a6 	.word	0x1110f8a6
 8005fa0:	3f811111 	.word	0x3f811111
 8005fa4:	00000000 	.word	0x00000000

08005fa8 <__ieee754_rem_pio2>:
 8005fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fac:	ed2d 8b02 	vpush	{d8}
 8005fb0:	ec55 4b10 	vmov	r4, r5, d0
 8005fb4:	4bca      	ldr	r3, [pc, #808]	; (80062e0 <__ieee754_rem_pio2+0x338>)
 8005fb6:	b08b      	sub	sp, #44	; 0x2c
 8005fb8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8005fbc:	4598      	cmp	r8, r3
 8005fbe:	4682      	mov	sl, r0
 8005fc0:	9502      	str	r5, [sp, #8]
 8005fc2:	dc08      	bgt.n	8005fd6 <__ieee754_rem_pio2+0x2e>
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	ed80 0b00 	vstr	d0, [r0]
 8005fcc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8005fd0:	f04f 0b00 	mov.w	fp, #0
 8005fd4:	e028      	b.n	8006028 <__ieee754_rem_pio2+0x80>
 8005fd6:	4bc3      	ldr	r3, [pc, #780]	; (80062e4 <__ieee754_rem_pio2+0x33c>)
 8005fd8:	4598      	cmp	r8, r3
 8005fda:	dc78      	bgt.n	80060ce <__ieee754_rem_pio2+0x126>
 8005fdc:	9b02      	ldr	r3, [sp, #8]
 8005fde:	4ec2      	ldr	r6, [pc, #776]	; (80062e8 <__ieee754_rem_pio2+0x340>)
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	ee10 0a10 	vmov	r0, s0
 8005fe6:	a3b0      	add	r3, pc, #704	; (adr r3, 80062a8 <__ieee754_rem_pio2+0x300>)
 8005fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fec:	4629      	mov	r1, r5
 8005fee:	dd39      	ble.n	8006064 <__ieee754_rem_pio2+0xbc>
 8005ff0:	f7fa fa40 	bl	8000474 <__aeabi_dsub>
 8005ff4:	45b0      	cmp	r8, r6
 8005ff6:	4604      	mov	r4, r0
 8005ff8:	460d      	mov	r5, r1
 8005ffa:	d01b      	beq.n	8006034 <__ieee754_rem_pio2+0x8c>
 8005ffc:	a3ac      	add	r3, pc, #688	; (adr r3, 80062b0 <__ieee754_rem_pio2+0x308>)
 8005ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006002:	f7fa fa37 	bl	8000474 <__aeabi_dsub>
 8006006:	4602      	mov	r2, r0
 8006008:	460b      	mov	r3, r1
 800600a:	e9ca 2300 	strd	r2, r3, [sl]
 800600e:	4620      	mov	r0, r4
 8006010:	4629      	mov	r1, r5
 8006012:	f7fa fa2f 	bl	8000474 <__aeabi_dsub>
 8006016:	a3a6      	add	r3, pc, #664	; (adr r3, 80062b0 <__ieee754_rem_pio2+0x308>)
 8006018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800601c:	f7fa fa2a 	bl	8000474 <__aeabi_dsub>
 8006020:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006024:	f04f 0b01 	mov.w	fp, #1
 8006028:	4658      	mov	r0, fp
 800602a:	b00b      	add	sp, #44	; 0x2c
 800602c:	ecbd 8b02 	vpop	{d8}
 8006030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006034:	a3a0      	add	r3, pc, #640	; (adr r3, 80062b8 <__ieee754_rem_pio2+0x310>)
 8006036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800603a:	f7fa fa1b 	bl	8000474 <__aeabi_dsub>
 800603e:	a3a0      	add	r3, pc, #640	; (adr r3, 80062c0 <__ieee754_rem_pio2+0x318>)
 8006040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006044:	4604      	mov	r4, r0
 8006046:	460d      	mov	r5, r1
 8006048:	f7fa fa14 	bl	8000474 <__aeabi_dsub>
 800604c:	4602      	mov	r2, r0
 800604e:	460b      	mov	r3, r1
 8006050:	e9ca 2300 	strd	r2, r3, [sl]
 8006054:	4620      	mov	r0, r4
 8006056:	4629      	mov	r1, r5
 8006058:	f7fa fa0c 	bl	8000474 <__aeabi_dsub>
 800605c:	a398      	add	r3, pc, #608	; (adr r3, 80062c0 <__ieee754_rem_pio2+0x318>)
 800605e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006062:	e7db      	b.n	800601c <__ieee754_rem_pio2+0x74>
 8006064:	f7fa fa08 	bl	8000478 <__adddf3>
 8006068:	45b0      	cmp	r8, r6
 800606a:	4604      	mov	r4, r0
 800606c:	460d      	mov	r5, r1
 800606e:	d016      	beq.n	800609e <__ieee754_rem_pio2+0xf6>
 8006070:	a38f      	add	r3, pc, #572	; (adr r3, 80062b0 <__ieee754_rem_pio2+0x308>)
 8006072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006076:	f7fa f9ff 	bl	8000478 <__adddf3>
 800607a:	4602      	mov	r2, r0
 800607c:	460b      	mov	r3, r1
 800607e:	e9ca 2300 	strd	r2, r3, [sl]
 8006082:	4620      	mov	r0, r4
 8006084:	4629      	mov	r1, r5
 8006086:	f7fa f9f5 	bl	8000474 <__aeabi_dsub>
 800608a:	a389      	add	r3, pc, #548	; (adr r3, 80062b0 <__ieee754_rem_pio2+0x308>)
 800608c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006090:	f7fa f9f2 	bl	8000478 <__adddf3>
 8006094:	f04f 3bff 	mov.w	fp, #4294967295
 8006098:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800609c:	e7c4      	b.n	8006028 <__ieee754_rem_pio2+0x80>
 800609e:	a386      	add	r3, pc, #536	; (adr r3, 80062b8 <__ieee754_rem_pio2+0x310>)
 80060a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060a4:	f7fa f9e8 	bl	8000478 <__adddf3>
 80060a8:	a385      	add	r3, pc, #532	; (adr r3, 80062c0 <__ieee754_rem_pio2+0x318>)
 80060aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ae:	4604      	mov	r4, r0
 80060b0:	460d      	mov	r5, r1
 80060b2:	f7fa f9e1 	bl	8000478 <__adddf3>
 80060b6:	4602      	mov	r2, r0
 80060b8:	460b      	mov	r3, r1
 80060ba:	e9ca 2300 	strd	r2, r3, [sl]
 80060be:	4620      	mov	r0, r4
 80060c0:	4629      	mov	r1, r5
 80060c2:	f7fa f9d7 	bl	8000474 <__aeabi_dsub>
 80060c6:	a37e      	add	r3, pc, #504	; (adr r3, 80062c0 <__ieee754_rem_pio2+0x318>)
 80060c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060cc:	e7e0      	b.n	8006090 <__ieee754_rem_pio2+0xe8>
 80060ce:	4b87      	ldr	r3, [pc, #540]	; (80062ec <__ieee754_rem_pio2+0x344>)
 80060d0:	4598      	cmp	r8, r3
 80060d2:	f300 80d8 	bgt.w	8006286 <__ieee754_rem_pio2+0x2de>
 80060d6:	f000 f96d 	bl	80063b4 <fabs>
 80060da:	ec55 4b10 	vmov	r4, r5, d0
 80060de:	ee10 0a10 	vmov	r0, s0
 80060e2:	a379      	add	r3, pc, #484	; (adr r3, 80062c8 <__ieee754_rem_pio2+0x320>)
 80060e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e8:	4629      	mov	r1, r5
 80060ea:	f7fa f895 	bl	8000218 <__aeabi_dmul>
 80060ee:	4b80      	ldr	r3, [pc, #512]	; (80062f0 <__ieee754_rem_pio2+0x348>)
 80060f0:	2200      	movs	r2, #0
 80060f2:	f7fa f9c1 	bl	8000478 <__adddf3>
 80060f6:	f7fa fbfd 	bl	80008f4 <__aeabi_d2iz>
 80060fa:	4683      	mov	fp, r0
 80060fc:	f7fa fb08 	bl	8000710 <__aeabi_i2d>
 8006100:	4602      	mov	r2, r0
 8006102:	460b      	mov	r3, r1
 8006104:	ec43 2b18 	vmov	d8, r2, r3
 8006108:	a367      	add	r3, pc, #412	; (adr r3, 80062a8 <__ieee754_rem_pio2+0x300>)
 800610a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800610e:	f7fa f883 	bl	8000218 <__aeabi_dmul>
 8006112:	4602      	mov	r2, r0
 8006114:	460b      	mov	r3, r1
 8006116:	4620      	mov	r0, r4
 8006118:	4629      	mov	r1, r5
 800611a:	f7fa f9ab 	bl	8000474 <__aeabi_dsub>
 800611e:	a364      	add	r3, pc, #400	; (adr r3, 80062b0 <__ieee754_rem_pio2+0x308>)
 8006120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006124:	4606      	mov	r6, r0
 8006126:	460f      	mov	r7, r1
 8006128:	ec51 0b18 	vmov	r0, r1, d8
 800612c:	f7fa f874 	bl	8000218 <__aeabi_dmul>
 8006130:	f1bb 0f1f 	cmp.w	fp, #31
 8006134:	4604      	mov	r4, r0
 8006136:	460d      	mov	r5, r1
 8006138:	dc0d      	bgt.n	8006156 <__ieee754_rem_pio2+0x1ae>
 800613a:	4b6e      	ldr	r3, [pc, #440]	; (80062f4 <__ieee754_rem_pio2+0x34c>)
 800613c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8006140:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006144:	4543      	cmp	r3, r8
 8006146:	d006      	beq.n	8006156 <__ieee754_rem_pio2+0x1ae>
 8006148:	4622      	mov	r2, r4
 800614a:	462b      	mov	r3, r5
 800614c:	4630      	mov	r0, r6
 800614e:	4639      	mov	r1, r7
 8006150:	f7fa f990 	bl	8000474 <__aeabi_dsub>
 8006154:	e00e      	b.n	8006174 <__ieee754_rem_pio2+0x1cc>
 8006156:	462b      	mov	r3, r5
 8006158:	4622      	mov	r2, r4
 800615a:	4630      	mov	r0, r6
 800615c:	4639      	mov	r1, r7
 800615e:	f7fa f989 	bl	8000474 <__aeabi_dsub>
 8006162:	ea4f 5328 	mov.w	r3, r8, asr #20
 8006166:	9303      	str	r3, [sp, #12]
 8006168:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800616c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8006170:	2b10      	cmp	r3, #16
 8006172:	dc02      	bgt.n	800617a <__ieee754_rem_pio2+0x1d2>
 8006174:	e9ca 0100 	strd	r0, r1, [sl]
 8006178:	e039      	b.n	80061ee <__ieee754_rem_pio2+0x246>
 800617a:	a34f      	add	r3, pc, #316	; (adr r3, 80062b8 <__ieee754_rem_pio2+0x310>)
 800617c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006180:	ec51 0b18 	vmov	r0, r1, d8
 8006184:	f7fa f848 	bl	8000218 <__aeabi_dmul>
 8006188:	4604      	mov	r4, r0
 800618a:	460d      	mov	r5, r1
 800618c:	4602      	mov	r2, r0
 800618e:	460b      	mov	r3, r1
 8006190:	4630      	mov	r0, r6
 8006192:	4639      	mov	r1, r7
 8006194:	f7fa f96e 	bl	8000474 <__aeabi_dsub>
 8006198:	4602      	mov	r2, r0
 800619a:	460b      	mov	r3, r1
 800619c:	4680      	mov	r8, r0
 800619e:	4689      	mov	r9, r1
 80061a0:	4630      	mov	r0, r6
 80061a2:	4639      	mov	r1, r7
 80061a4:	f7fa f966 	bl	8000474 <__aeabi_dsub>
 80061a8:	4622      	mov	r2, r4
 80061aa:	462b      	mov	r3, r5
 80061ac:	f7fa f962 	bl	8000474 <__aeabi_dsub>
 80061b0:	a343      	add	r3, pc, #268	; (adr r3, 80062c0 <__ieee754_rem_pio2+0x318>)
 80061b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061b6:	4604      	mov	r4, r0
 80061b8:	460d      	mov	r5, r1
 80061ba:	ec51 0b18 	vmov	r0, r1, d8
 80061be:	f7fa f82b 	bl	8000218 <__aeabi_dmul>
 80061c2:	4622      	mov	r2, r4
 80061c4:	462b      	mov	r3, r5
 80061c6:	f7fa f955 	bl	8000474 <__aeabi_dsub>
 80061ca:	4602      	mov	r2, r0
 80061cc:	460b      	mov	r3, r1
 80061ce:	4604      	mov	r4, r0
 80061d0:	460d      	mov	r5, r1
 80061d2:	4640      	mov	r0, r8
 80061d4:	4649      	mov	r1, r9
 80061d6:	f7fa f94d 	bl	8000474 <__aeabi_dsub>
 80061da:	9a03      	ldr	r2, [sp, #12]
 80061dc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80061e0:	1ad3      	subs	r3, r2, r3
 80061e2:	2b31      	cmp	r3, #49	; 0x31
 80061e4:	dc24      	bgt.n	8006230 <__ieee754_rem_pio2+0x288>
 80061e6:	e9ca 0100 	strd	r0, r1, [sl]
 80061ea:	4646      	mov	r6, r8
 80061ec:	464f      	mov	r7, r9
 80061ee:	e9da 8900 	ldrd	r8, r9, [sl]
 80061f2:	4630      	mov	r0, r6
 80061f4:	4642      	mov	r2, r8
 80061f6:	464b      	mov	r3, r9
 80061f8:	4639      	mov	r1, r7
 80061fa:	f7fa f93b 	bl	8000474 <__aeabi_dsub>
 80061fe:	462b      	mov	r3, r5
 8006200:	4622      	mov	r2, r4
 8006202:	f7fa f937 	bl	8000474 <__aeabi_dsub>
 8006206:	9b02      	ldr	r3, [sp, #8]
 8006208:	2b00      	cmp	r3, #0
 800620a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800620e:	f6bf af0b 	bge.w	8006028 <__ieee754_rem_pio2+0x80>
 8006212:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006216:	f8ca 3004 	str.w	r3, [sl, #4]
 800621a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800621e:	f8ca 8000 	str.w	r8, [sl]
 8006222:	f8ca 0008 	str.w	r0, [sl, #8]
 8006226:	f8ca 300c 	str.w	r3, [sl, #12]
 800622a:	f1cb 0b00 	rsb	fp, fp, #0
 800622e:	e6fb      	b.n	8006028 <__ieee754_rem_pio2+0x80>
 8006230:	a327      	add	r3, pc, #156	; (adr r3, 80062d0 <__ieee754_rem_pio2+0x328>)
 8006232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006236:	ec51 0b18 	vmov	r0, r1, d8
 800623a:	f7f9 ffed 	bl	8000218 <__aeabi_dmul>
 800623e:	4604      	mov	r4, r0
 8006240:	460d      	mov	r5, r1
 8006242:	4602      	mov	r2, r0
 8006244:	460b      	mov	r3, r1
 8006246:	4640      	mov	r0, r8
 8006248:	4649      	mov	r1, r9
 800624a:	f7fa f913 	bl	8000474 <__aeabi_dsub>
 800624e:	4602      	mov	r2, r0
 8006250:	460b      	mov	r3, r1
 8006252:	4606      	mov	r6, r0
 8006254:	460f      	mov	r7, r1
 8006256:	4640      	mov	r0, r8
 8006258:	4649      	mov	r1, r9
 800625a:	f7fa f90b 	bl	8000474 <__aeabi_dsub>
 800625e:	4622      	mov	r2, r4
 8006260:	462b      	mov	r3, r5
 8006262:	f7fa f907 	bl	8000474 <__aeabi_dsub>
 8006266:	a31c      	add	r3, pc, #112	; (adr r3, 80062d8 <__ieee754_rem_pio2+0x330>)
 8006268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800626c:	4604      	mov	r4, r0
 800626e:	460d      	mov	r5, r1
 8006270:	ec51 0b18 	vmov	r0, r1, d8
 8006274:	f7f9 ffd0 	bl	8000218 <__aeabi_dmul>
 8006278:	4622      	mov	r2, r4
 800627a:	462b      	mov	r3, r5
 800627c:	f7fa f8fa 	bl	8000474 <__aeabi_dsub>
 8006280:	4604      	mov	r4, r0
 8006282:	460d      	mov	r5, r1
 8006284:	e760      	b.n	8006148 <__ieee754_rem_pio2+0x1a0>
 8006286:	4b1c      	ldr	r3, [pc, #112]	; (80062f8 <__ieee754_rem_pio2+0x350>)
 8006288:	4598      	cmp	r8, r3
 800628a:	dd37      	ble.n	80062fc <__ieee754_rem_pio2+0x354>
 800628c:	ee10 2a10 	vmov	r2, s0
 8006290:	462b      	mov	r3, r5
 8006292:	4620      	mov	r0, r4
 8006294:	4629      	mov	r1, r5
 8006296:	f7fa f8ed 	bl	8000474 <__aeabi_dsub>
 800629a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800629e:	e9ca 0100 	strd	r0, r1, [sl]
 80062a2:	e695      	b.n	8005fd0 <__ieee754_rem_pio2+0x28>
 80062a4:	f3af 8000 	nop.w
 80062a8:	54400000 	.word	0x54400000
 80062ac:	3ff921fb 	.word	0x3ff921fb
 80062b0:	1a626331 	.word	0x1a626331
 80062b4:	3dd0b461 	.word	0x3dd0b461
 80062b8:	1a600000 	.word	0x1a600000
 80062bc:	3dd0b461 	.word	0x3dd0b461
 80062c0:	2e037073 	.word	0x2e037073
 80062c4:	3ba3198a 	.word	0x3ba3198a
 80062c8:	6dc9c883 	.word	0x6dc9c883
 80062cc:	3fe45f30 	.word	0x3fe45f30
 80062d0:	2e000000 	.word	0x2e000000
 80062d4:	3ba3198a 	.word	0x3ba3198a
 80062d8:	252049c1 	.word	0x252049c1
 80062dc:	397b839a 	.word	0x397b839a
 80062e0:	3fe921fb 	.word	0x3fe921fb
 80062e4:	4002d97b 	.word	0x4002d97b
 80062e8:	3ff921fb 	.word	0x3ff921fb
 80062ec:	413921fb 	.word	0x413921fb
 80062f0:	3fe00000 	.word	0x3fe00000
 80062f4:	08006c90 	.word	0x08006c90
 80062f8:	7fefffff 	.word	0x7fefffff
 80062fc:	ea4f 5628 	mov.w	r6, r8, asr #20
 8006300:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 8006304:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 8006308:	4620      	mov	r0, r4
 800630a:	460d      	mov	r5, r1
 800630c:	f7fa faf2 	bl	80008f4 <__aeabi_d2iz>
 8006310:	f7fa f9fe 	bl	8000710 <__aeabi_i2d>
 8006314:	4602      	mov	r2, r0
 8006316:	460b      	mov	r3, r1
 8006318:	4620      	mov	r0, r4
 800631a:	4629      	mov	r1, r5
 800631c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006320:	f7fa f8a8 	bl	8000474 <__aeabi_dsub>
 8006324:	4b21      	ldr	r3, [pc, #132]	; (80063ac <__ieee754_rem_pio2+0x404>)
 8006326:	2200      	movs	r2, #0
 8006328:	f7f9 ff76 	bl	8000218 <__aeabi_dmul>
 800632c:	460d      	mov	r5, r1
 800632e:	4604      	mov	r4, r0
 8006330:	f7fa fae0 	bl	80008f4 <__aeabi_d2iz>
 8006334:	f7fa f9ec 	bl	8000710 <__aeabi_i2d>
 8006338:	4602      	mov	r2, r0
 800633a:	460b      	mov	r3, r1
 800633c:	4620      	mov	r0, r4
 800633e:	4629      	mov	r1, r5
 8006340:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006344:	f7fa f896 	bl	8000474 <__aeabi_dsub>
 8006348:	4b18      	ldr	r3, [pc, #96]	; (80063ac <__ieee754_rem_pio2+0x404>)
 800634a:	2200      	movs	r2, #0
 800634c:	f7f9 ff64 	bl	8000218 <__aeabi_dmul>
 8006350:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006354:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8006358:	2703      	movs	r7, #3
 800635a:	2400      	movs	r4, #0
 800635c:	2500      	movs	r5, #0
 800635e:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 8006362:	4622      	mov	r2, r4
 8006364:	462b      	mov	r3, r5
 8006366:	46b9      	mov	r9, r7
 8006368:	3f01      	subs	r7, #1
 800636a:	f7fa fa91 	bl	8000890 <__aeabi_dcmpeq>
 800636e:	2800      	cmp	r0, #0
 8006370:	d1f5      	bne.n	800635e <__ieee754_rem_pio2+0x3b6>
 8006372:	4b0f      	ldr	r3, [pc, #60]	; (80063b0 <__ieee754_rem_pio2+0x408>)
 8006374:	9301      	str	r3, [sp, #4]
 8006376:	2302      	movs	r3, #2
 8006378:	9300      	str	r3, [sp, #0]
 800637a:	4632      	mov	r2, r6
 800637c:	464b      	mov	r3, r9
 800637e:	4651      	mov	r1, sl
 8006380:	a804      	add	r0, sp, #16
 8006382:	f000 f821 	bl	80063c8 <__kernel_rem_pio2>
 8006386:	9b02      	ldr	r3, [sp, #8]
 8006388:	2b00      	cmp	r3, #0
 800638a:	4683      	mov	fp, r0
 800638c:	f6bf ae4c 	bge.w	8006028 <__ieee754_rem_pio2+0x80>
 8006390:	e9da 2100 	ldrd	r2, r1, [sl]
 8006394:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006398:	e9ca 2300 	strd	r2, r3, [sl]
 800639c:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 80063a0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80063a4:	e9ca 2302 	strd	r2, r3, [sl, #8]
 80063a8:	e73f      	b.n	800622a <__ieee754_rem_pio2+0x282>
 80063aa:	bf00      	nop
 80063ac:	41700000 	.word	0x41700000
 80063b0:	08006d10 	.word	0x08006d10

080063b4 <fabs>:
 80063b4:	ec51 0b10 	vmov	r0, r1, d0
 80063b8:	ee10 2a10 	vmov	r2, s0
 80063bc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80063c0:	ec43 2b10 	vmov	d0, r2, r3
 80063c4:	4770      	bx	lr
	...

080063c8 <__kernel_rem_pio2>:
 80063c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063cc:	ed2d 8b02 	vpush	{d8}
 80063d0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80063d4:	f112 0f14 	cmn.w	r2, #20
 80063d8:	9306      	str	r3, [sp, #24]
 80063da:	9104      	str	r1, [sp, #16]
 80063dc:	4bc2      	ldr	r3, [pc, #776]	; (80066e8 <__kernel_rem_pio2+0x320>)
 80063de:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80063e0:	9009      	str	r0, [sp, #36]	; 0x24
 80063e2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80063e6:	9300      	str	r3, [sp, #0]
 80063e8:	9b06      	ldr	r3, [sp, #24]
 80063ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80063ee:	bfa8      	it	ge
 80063f0:	1ed4      	subge	r4, r2, #3
 80063f2:	9305      	str	r3, [sp, #20]
 80063f4:	bfb2      	itee	lt
 80063f6:	2400      	movlt	r4, #0
 80063f8:	2318      	movge	r3, #24
 80063fa:	fb94 f4f3 	sdivge	r4, r4, r3
 80063fe:	f06f 0317 	mvn.w	r3, #23
 8006402:	fb04 3303 	mla	r3, r4, r3, r3
 8006406:	eb03 0a02 	add.w	sl, r3, r2
 800640a:	9b00      	ldr	r3, [sp, #0]
 800640c:	9a05      	ldr	r2, [sp, #20]
 800640e:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 80066d8 <__kernel_rem_pio2+0x310>
 8006412:	eb03 0802 	add.w	r8, r3, r2
 8006416:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8006418:	1aa7      	subs	r7, r4, r2
 800641a:	ae20      	add	r6, sp, #128	; 0x80
 800641c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8006420:	2500      	movs	r5, #0
 8006422:	4545      	cmp	r5, r8
 8006424:	dd13      	ble.n	800644e <__kernel_rem_pio2+0x86>
 8006426:	9b06      	ldr	r3, [sp, #24]
 8006428:	aa20      	add	r2, sp, #128	; 0x80
 800642a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800642e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8006432:	f04f 0800 	mov.w	r8, #0
 8006436:	9b00      	ldr	r3, [sp, #0]
 8006438:	4598      	cmp	r8, r3
 800643a:	dc31      	bgt.n	80064a0 <__kernel_rem_pio2+0xd8>
 800643c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 80066d8 <__kernel_rem_pio2+0x310>
 8006440:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006444:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006448:	462f      	mov	r7, r5
 800644a:	2600      	movs	r6, #0
 800644c:	e01b      	b.n	8006486 <__kernel_rem_pio2+0xbe>
 800644e:	42ef      	cmn	r7, r5
 8006450:	d407      	bmi.n	8006462 <__kernel_rem_pio2+0x9a>
 8006452:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8006456:	f7fa f95b 	bl	8000710 <__aeabi_i2d>
 800645a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800645e:	3501      	adds	r5, #1
 8006460:	e7df      	b.n	8006422 <__kernel_rem_pio2+0x5a>
 8006462:	ec51 0b18 	vmov	r0, r1, d8
 8006466:	e7f8      	b.n	800645a <__kernel_rem_pio2+0x92>
 8006468:	e9d7 2300 	ldrd	r2, r3, [r7]
 800646c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8006470:	f7f9 fed2 	bl	8000218 <__aeabi_dmul>
 8006474:	4602      	mov	r2, r0
 8006476:	460b      	mov	r3, r1
 8006478:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800647c:	f7f9 fffc 	bl	8000478 <__adddf3>
 8006480:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006484:	3601      	adds	r6, #1
 8006486:	9b05      	ldr	r3, [sp, #20]
 8006488:	429e      	cmp	r6, r3
 800648a:	f1a7 0708 	sub.w	r7, r7, #8
 800648e:	ddeb      	ble.n	8006468 <__kernel_rem_pio2+0xa0>
 8006490:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006494:	f108 0801 	add.w	r8, r8, #1
 8006498:	ecab 7b02 	vstmia	fp!, {d7}
 800649c:	3508      	adds	r5, #8
 800649e:	e7ca      	b.n	8006436 <__kernel_rem_pio2+0x6e>
 80064a0:	9b00      	ldr	r3, [sp, #0]
 80064a2:	aa0c      	add	r2, sp, #48	; 0x30
 80064a4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80064a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80064aa:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80064ac:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80064b0:	9c00      	ldr	r4, [sp, #0]
 80064b2:	930a      	str	r3, [sp, #40]	; 0x28
 80064b4:	00e3      	lsls	r3, r4, #3
 80064b6:	9308      	str	r3, [sp, #32]
 80064b8:	ab98      	add	r3, sp, #608	; 0x260
 80064ba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80064be:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80064c2:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 80064c6:	ab70      	add	r3, sp, #448	; 0x1c0
 80064c8:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 80064cc:	46c3      	mov	fp, r8
 80064ce:	46a1      	mov	r9, r4
 80064d0:	f1b9 0f00 	cmp.w	r9, #0
 80064d4:	f1a5 0508 	sub.w	r5, r5, #8
 80064d8:	dc77      	bgt.n	80065ca <__kernel_rem_pio2+0x202>
 80064da:	ec47 6b10 	vmov	d0, r6, r7
 80064de:	4650      	mov	r0, sl
 80064e0:	f000 fac2 	bl	8006a68 <scalbn>
 80064e4:	ec57 6b10 	vmov	r6, r7, d0
 80064e8:	2200      	movs	r2, #0
 80064ea:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80064ee:	ee10 0a10 	vmov	r0, s0
 80064f2:	4639      	mov	r1, r7
 80064f4:	f7f9 fe90 	bl	8000218 <__aeabi_dmul>
 80064f8:	ec41 0b10 	vmov	d0, r0, r1
 80064fc:	f000 fb34 	bl	8006b68 <floor>
 8006500:	4b7a      	ldr	r3, [pc, #488]	; (80066ec <__kernel_rem_pio2+0x324>)
 8006502:	ec51 0b10 	vmov	r0, r1, d0
 8006506:	2200      	movs	r2, #0
 8006508:	f7f9 fe86 	bl	8000218 <__aeabi_dmul>
 800650c:	4602      	mov	r2, r0
 800650e:	460b      	mov	r3, r1
 8006510:	4630      	mov	r0, r6
 8006512:	4639      	mov	r1, r7
 8006514:	f7f9 ffae 	bl	8000474 <__aeabi_dsub>
 8006518:	460f      	mov	r7, r1
 800651a:	4606      	mov	r6, r0
 800651c:	f7fa f9ea 	bl	80008f4 <__aeabi_d2iz>
 8006520:	9002      	str	r0, [sp, #8]
 8006522:	f7fa f8f5 	bl	8000710 <__aeabi_i2d>
 8006526:	4602      	mov	r2, r0
 8006528:	460b      	mov	r3, r1
 800652a:	4630      	mov	r0, r6
 800652c:	4639      	mov	r1, r7
 800652e:	f7f9 ffa1 	bl	8000474 <__aeabi_dsub>
 8006532:	f1ba 0f00 	cmp.w	sl, #0
 8006536:	4606      	mov	r6, r0
 8006538:	460f      	mov	r7, r1
 800653a:	dd6d      	ble.n	8006618 <__kernel_rem_pio2+0x250>
 800653c:	1e61      	subs	r1, r4, #1
 800653e:	ab0c      	add	r3, sp, #48	; 0x30
 8006540:	9d02      	ldr	r5, [sp, #8]
 8006542:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006546:	f1ca 0018 	rsb	r0, sl, #24
 800654a:	fa43 f200 	asr.w	r2, r3, r0
 800654e:	4415      	add	r5, r2
 8006550:	4082      	lsls	r2, r0
 8006552:	1a9b      	subs	r3, r3, r2
 8006554:	aa0c      	add	r2, sp, #48	; 0x30
 8006556:	9502      	str	r5, [sp, #8]
 8006558:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800655c:	f1ca 0217 	rsb	r2, sl, #23
 8006560:	fa43 fb02 	asr.w	fp, r3, r2
 8006564:	f1bb 0f00 	cmp.w	fp, #0
 8006568:	dd65      	ble.n	8006636 <__kernel_rem_pio2+0x26e>
 800656a:	9b02      	ldr	r3, [sp, #8]
 800656c:	2200      	movs	r2, #0
 800656e:	3301      	adds	r3, #1
 8006570:	9302      	str	r3, [sp, #8]
 8006572:	4615      	mov	r5, r2
 8006574:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8006578:	4294      	cmp	r4, r2
 800657a:	f300 809f 	bgt.w	80066bc <__kernel_rem_pio2+0x2f4>
 800657e:	f1ba 0f00 	cmp.w	sl, #0
 8006582:	dd07      	ble.n	8006594 <__kernel_rem_pio2+0x1cc>
 8006584:	f1ba 0f01 	cmp.w	sl, #1
 8006588:	f000 80c1 	beq.w	800670e <__kernel_rem_pio2+0x346>
 800658c:	f1ba 0f02 	cmp.w	sl, #2
 8006590:	f000 80c7 	beq.w	8006722 <__kernel_rem_pio2+0x35a>
 8006594:	f1bb 0f02 	cmp.w	fp, #2
 8006598:	d14d      	bne.n	8006636 <__kernel_rem_pio2+0x26e>
 800659a:	4632      	mov	r2, r6
 800659c:	463b      	mov	r3, r7
 800659e:	4954      	ldr	r1, [pc, #336]	; (80066f0 <__kernel_rem_pio2+0x328>)
 80065a0:	2000      	movs	r0, #0
 80065a2:	f7f9 ff67 	bl	8000474 <__aeabi_dsub>
 80065a6:	4606      	mov	r6, r0
 80065a8:	460f      	mov	r7, r1
 80065aa:	2d00      	cmp	r5, #0
 80065ac:	d043      	beq.n	8006636 <__kernel_rem_pio2+0x26e>
 80065ae:	4650      	mov	r0, sl
 80065b0:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 80066e0 <__kernel_rem_pio2+0x318>
 80065b4:	f000 fa58 	bl	8006a68 <scalbn>
 80065b8:	4630      	mov	r0, r6
 80065ba:	4639      	mov	r1, r7
 80065bc:	ec53 2b10 	vmov	r2, r3, d0
 80065c0:	f7f9 ff58 	bl	8000474 <__aeabi_dsub>
 80065c4:	4606      	mov	r6, r0
 80065c6:	460f      	mov	r7, r1
 80065c8:	e035      	b.n	8006636 <__kernel_rem_pio2+0x26e>
 80065ca:	4b4a      	ldr	r3, [pc, #296]	; (80066f4 <__kernel_rem_pio2+0x32c>)
 80065cc:	2200      	movs	r2, #0
 80065ce:	4630      	mov	r0, r6
 80065d0:	4639      	mov	r1, r7
 80065d2:	f7f9 fe21 	bl	8000218 <__aeabi_dmul>
 80065d6:	f7fa f98d 	bl	80008f4 <__aeabi_d2iz>
 80065da:	f7fa f899 	bl	8000710 <__aeabi_i2d>
 80065de:	4602      	mov	r2, r0
 80065e0:	460b      	mov	r3, r1
 80065e2:	ec43 2b18 	vmov	d8, r2, r3
 80065e6:	4b44      	ldr	r3, [pc, #272]	; (80066f8 <__kernel_rem_pio2+0x330>)
 80065e8:	2200      	movs	r2, #0
 80065ea:	f7f9 fe15 	bl	8000218 <__aeabi_dmul>
 80065ee:	4602      	mov	r2, r0
 80065f0:	460b      	mov	r3, r1
 80065f2:	4630      	mov	r0, r6
 80065f4:	4639      	mov	r1, r7
 80065f6:	f7f9 ff3d 	bl	8000474 <__aeabi_dsub>
 80065fa:	f7fa f97b 	bl	80008f4 <__aeabi_d2iz>
 80065fe:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006602:	f84b 0b04 	str.w	r0, [fp], #4
 8006606:	ec51 0b18 	vmov	r0, r1, d8
 800660a:	f7f9 ff35 	bl	8000478 <__adddf3>
 800660e:	f109 39ff 	add.w	r9, r9, #4294967295
 8006612:	4606      	mov	r6, r0
 8006614:	460f      	mov	r7, r1
 8006616:	e75b      	b.n	80064d0 <__kernel_rem_pio2+0x108>
 8006618:	d106      	bne.n	8006628 <__kernel_rem_pio2+0x260>
 800661a:	1e63      	subs	r3, r4, #1
 800661c:	aa0c      	add	r2, sp, #48	; 0x30
 800661e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006622:	ea4f 5be3 	mov.w	fp, r3, asr #23
 8006626:	e79d      	b.n	8006564 <__kernel_rem_pio2+0x19c>
 8006628:	4b34      	ldr	r3, [pc, #208]	; (80066fc <__kernel_rem_pio2+0x334>)
 800662a:	2200      	movs	r2, #0
 800662c:	f7fa f94e 	bl	80008cc <__aeabi_dcmpge>
 8006630:	2800      	cmp	r0, #0
 8006632:	d140      	bne.n	80066b6 <__kernel_rem_pio2+0x2ee>
 8006634:	4683      	mov	fp, r0
 8006636:	2200      	movs	r2, #0
 8006638:	2300      	movs	r3, #0
 800663a:	4630      	mov	r0, r6
 800663c:	4639      	mov	r1, r7
 800663e:	f7fa f927 	bl	8000890 <__aeabi_dcmpeq>
 8006642:	2800      	cmp	r0, #0
 8006644:	f000 80c1 	beq.w	80067ca <__kernel_rem_pio2+0x402>
 8006648:	1e65      	subs	r5, r4, #1
 800664a:	462b      	mov	r3, r5
 800664c:	2200      	movs	r2, #0
 800664e:	9900      	ldr	r1, [sp, #0]
 8006650:	428b      	cmp	r3, r1
 8006652:	da6d      	bge.n	8006730 <__kernel_rem_pio2+0x368>
 8006654:	2a00      	cmp	r2, #0
 8006656:	f000 808a 	beq.w	800676e <__kernel_rem_pio2+0x3a6>
 800665a:	ab0c      	add	r3, sp, #48	; 0x30
 800665c:	f1aa 0a18 	sub.w	sl, sl, #24
 8006660:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8006664:	2b00      	cmp	r3, #0
 8006666:	f000 80ae 	beq.w	80067c6 <__kernel_rem_pio2+0x3fe>
 800666a:	4650      	mov	r0, sl
 800666c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 80066e0 <__kernel_rem_pio2+0x318>
 8006670:	f000 f9fa 	bl	8006a68 <scalbn>
 8006674:	1c6b      	adds	r3, r5, #1
 8006676:	00da      	lsls	r2, r3, #3
 8006678:	9205      	str	r2, [sp, #20]
 800667a:	ec57 6b10 	vmov	r6, r7, d0
 800667e:	aa70      	add	r2, sp, #448	; 0x1c0
 8006680:	f8df 9070 	ldr.w	r9, [pc, #112]	; 80066f4 <__kernel_rem_pio2+0x32c>
 8006684:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8006688:	462c      	mov	r4, r5
 800668a:	f04f 0800 	mov.w	r8, #0
 800668e:	2c00      	cmp	r4, #0
 8006690:	f280 80d4 	bge.w	800683c <__kernel_rem_pio2+0x474>
 8006694:	462c      	mov	r4, r5
 8006696:	2c00      	cmp	r4, #0
 8006698:	f2c0 8102 	blt.w	80068a0 <__kernel_rem_pio2+0x4d8>
 800669c:	4b18      	ldr	r3, [pc, #96]	; (8006700 <__kernel_rem_pio2+0x338>)
 800669e:	461e      	mov	r6, r3
 80066a0:	ab70      	add	r3, sp, #448	; 0x1c0
 80066a2:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 80066a6:	1b2b      	subs	r3, r5, r4
 80066a8:	f04f 0900 	mov.w	r9, #0
 80066ac:	f04f 0a00 	mov.w	sl, #0
 80066b0:	2700      	movs	r7, #0
 80066b2:	9306      	str	r3, [sp, #24]
 80066b4:	e0e6      	b.n	8006884 <__kernel_rem_pio2+0x4bc>
 80066b6:	f04f 0b02 	mov.w	fp, #2
 80066ba:	e756      	b.n	800656a <__kernel_rem_pio2+0x1a2>
 80066bc:	f8d8 3000 	ldr.w	r3, [r8]
 80066c0:	bb05      	cbnz	r5, 8006704 <__kernel_rem_pio2+0x33c>
 80066c2:	b123      	cbz	r3, 80066ce <__kernel_rem_pio2+0x306>
 80066c4:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80066c8:	f8c8 3000 	str.w	r3, [r8]
 80066cc:	2301      	movs	r3, #1
 80066ce:	3201      	adds	r2, #1
 80066d0:	f108 0804 	add.w	r8, r8, #4
 80066d4:	461d      	mov	r5, r3
 80066d6:	e74f      	b.n	8006578 <__kernel_rem_pio2+0x1b0>
	...
 80066e4:	3ff00000 	.word	0x3ff00000
 80066e8:	08006e58 	.word	0x08006e58
 80066ec:	40200000 	.word	0x40200000
 80066f0:	3ff00000 	.word	0x3ff00000
 80066f4:	3e700000 	.word	0x3e700000
 80066f8:	41700000 	.word	0x41700000
 80066fc:	3fe00000 	.word	0x3fe00000
 8006700:	08006e18 	.word	0x08006e18
 8006704:	1acb      	subs	r3, r1, r3
 8006706:	f8c8 3000 	str.w	r3, [r8]
 800670a:	462b      	mov	r3, r5
 800670c:	e7df      	b.n	80066ce <__kernel_rem_pio2+0x306>
 800670e:	1e62      	subs	r2, r4, #1
 8006710:	ab0c      	add	r3, sp, #48	; 0x30
 8006712:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006716:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800671a:	a90c      	add	r1, sp, #48	; 0x30
 800671c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8006720:	e738      	b.n	8006594 <__kernel_rem_pio2+0x1cc>
 8006722:	1e62      	subs	r2, r4, #1
 8006724:	ab0c      	add	r3, sp, #48	; 0x30
 8006726:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800672a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800672e:	e7f4      	b.n	800671a <__kernel_rem_pio2+0x352>
 8006730:	a90c      	add	r1, sp, #48	; 0x30
 8006732:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8006736:	3b01      	subs	r3, #1
 8006738:	430a      	orrs	r2, r1
 800673a:	e788      	b.n	800664e <__kernel_rem_pio2+0x286>
 800673c:	3301      	adds	r3, #1
 800673e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8006742:	2900      	cmp	r1, #0
 8006744:	d0fa      	beq.n	800673c <__kernel_rem_pio2+0x374>
 8006746:	9a08      	ldr	r2, [sp, #32]
 8006748:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800674c:	446a      	add	r2, sp
 800674e:	3a98      	subs	r2, #152	; 0x98
 8006750:	9208      	str	r2, [sp, #32]
 8006752:	9a06      	ldr	r2, [sp, #24]
 8006754:	a920      	add	r1, sp, #128	; 0x80
 8006756:	18a2      	adds	r2, r4, r2
 8006758:	18e3      	adds	r3, r4, r3
 800675a:	f104 0801 	add.w	r8, r4, #1
 800675e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8006762:	9302      	str	r3, [sp, #8]
 8006764:	9b02      	ldr	r3, [sp, #8]
 8006766:	4543      	cmp	r3, r8
 8006768:	da04      	bge.n	8006774 <__kernel_rem_pio2+0x3ac>
 800676a:	461c      	mov	r4, r3
 800676c:	e6a2      	b.n	80064b4 <__kernel_rem_pio2+0xec>
 800676e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006770:	2301      	movs	r3, #1
 8006772:	e7e4      	b.n	800673e <__kernel_rem_pio2+0x376>
 8006774:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006776:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800677a:	f7f9 ffc9 	bl	8000710 <__aeabi_i2d>
 800677e:	e8e5 0102 	strd	r0, r1, [r5], #8
 8006782:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006784:	46ab      	mov	fp, r5
 8006786:	461c      	mov	r4, r3
 8006788:	f04f 0900 	mov.w	r9, #0
 800678c:	2600      	movs	r6, #0
 800678e:	2700      	movs	r7, #0
 8006790:	9b05      	ldr	r3, [sp, #20]
 8006792:	4599      	cmp	r9, r3
 8006794:	dd06      	ble.n	80067a4 <__kernel_rem_pio2+0x3dc>
 8006796:	9b08      	ldr	r3, [sp, #32]
 8006798:	e8e3 6702 	strd	r6, r7, [r3], #8
 800679c:	f108 0801 	add.w	r8, r8, #1
 80067a0:	9308      	str	r3, [sp, #32]
 80067a2:	e7df      	b.n	8006764 <__kernel_rem_pio2+0x39c>
 80067a4:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80067a8:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80067ac:	f7f9 fd34 	bl	8000218 <__aeabi_dmul>
 80067b0:	4602      	mov	r2, r0
 80067b2:	460b      	mov	r3, r1
 80067b4:	4630      	mov	r0, r6
 80067b6:	4639      	mov	r1, r7
 80067b8:	f7f9 fe5e 	bl	8000478 <__adddf3>
 80067bc:	f109 0901 	add.w	r9, r9, #1
 80067c0:	4606      	mov	r6, r0
 80067c2:	460f      	mov	r7, r1
 80067c4:	e7e4      	b.n	8006790 <__kernel_rem_pio2+0x3c8>
 80067c6:	3d01      	subs	r5, #1
 80067c8:	e747      	b.n	800665a <__kernel_rem_pio2+0x292>
 80067ca:	ec47 6b10 	vmov	d0, r6, r7
 80067ce:	f1ca 0000 	rsb	r0, sl, #0
 80067d2:	f000 f949 	bl	8006a68 <scalbn>
 80067d6:	ec57 6b10 	vmov	r6, r7, d0
 80067da:	4ba0      	ldr	r3, [pc, #640]	; (8006a5c <__kernel_rem_pio2+0x694>)
 80067dc:	ee10 0a10 	vmov	r0, s0
 80067e0:	2200      	movs	r2, #0
 80067e2:	4639      	mov	r1, r7
 80067e4:	f7fa f872 	bl	80008cc <__aeabi_dcmpge>
 80067e8:	b1f8      	cbz	r0, 800682a <__kernel_rem_pio2+0x462>
 80067ea:	4b9d      	ldr	r3, [pc, #628]	; (8006a60 <__kernel_rem_pio2+0x698>)
 80067ec:	2200      	movs	r2, #0
 80067ee:	4630      	mov	r0, r6
 80067f0:	4639      	mov	r1, r7
 80067f2:	f7f9 fd11 	bl	8000218 <__aeabi_dmul>
 80067f6:	f7fa f87d 	bl	80008f4 <__aeabi_d2iz>
 80067fa:	4680      	mov	r8, r0
 80067fc:	f7f9 ff88 	bl	8000710 <__aeabi_i2d>
 8006800:	4b96      	ldr	r3, [pc, #600]	; (8006a5c <__kernel_rem_pio2+0x694>)
 8006802:	2200      	movs	r2, #0
 8006804:	f7f9 fd08 	bl	8000218 <__aeabi_dmul>
 8006808:	460b      	mov	r3, r1
 800680a:	4602      	mov	r2, r0
 800680c:	4639      	mov	r1, r7
 800680e:	4630      	mov	r0, r6
 8006810:	f7f9 fe30 	bl	8000474 <__aeabi_dsub>
 8006814:	f7fa f86e 	bl	80008f4 <__aeabi_d2iz>
 8006818:	1c65      	adds	r5, r4, #1
 800681a:	ab0c      	add	r3, sp, #48	; 0x30
 800681c:	f10a 0a18 	add.w	sl, sl, #24
 8006820:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8006824:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8006828:	e71f      	b.n	800666a <__kernel_rem_pio2+0x2a2>
 800682a:	4630      	mov	r0, r6
 800682c:	4639      	mov	r1, r7
 800682e:	f7fa f861 	bl	80008f4 <__aeabi_d2iz>
 8006832:	ab0c      	add	r3, sp, #48	; 0x30
 8006834:	4625      	mov	r5, r4
 8006836:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800683a:	e716      	b.n	800666a <__kernel_rem_pio2+0x2a2>
 800683c:	ab0c      	add	r3, sp, #48	; 0x30
 800683e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8006842:	f7f9 ff65 	bl	8000710 <__aeabi_i2d>
 8006846:	4632      	mov	r2, r6
 8006848:	463b      	mov	r3, r7
 800684a:	f7f9 fce5 	bl	8000218 <__aeabi_dmul>
 800684e:	4642      	mov	r2, r8
 8006850:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8006854:	464b      	mov	r3, r9
 8006856:	4630      	mov	r0, r6
 8006858:	4639      	mov	r1, r7
 800685a:	f7f9 fcdd 	bl	8000218 <__aeabi_dmul>
 800685e:	3c01      	subs	r4, #1
 8006860:	4606      	mov	r6, r0
 8006862:	460f      	mov	r7, r1
 8006864:	e713      	b.n	800668e <__kernel_rem_pio2+0x2c6>
 8006866:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800686a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800686e:	f7f9 fcd3 	bl	8000218 <__aeabi_dmul>
 8006872:	4602      	mov	r2, r0
 8006874:	460b      	mov	r3, r1
 8006876:	4648      	mov	r0, r9
 8006878:	4651      	mov	r1, sl
 800687a:	f7f9 fdfd 	bl	8000478 <__adddf3>
 800687e:	3701      	adds	r7, #1
 8006880:	4681      	mov	r9, r0
 8006882:	468a      	mov	sl, r1
 8006884:	9b00      	ldr	r3, [sp, #0]
 8006886:	429f      	cmp	r7, r3
 8006888:	dc02      	bgt.n	8006890 <__kernel_rem_pio2+0x4c8>
 800688a:	9b06      	ldr	r3, [sp, #24]
 800688c:	429f      	cmp	r7, r3
 800688e:	ddea      	ble.n	8006866 <__kernel_rem_pio2+0x49e>
 8006890:	9a06      	ldr	r2, [sp, #24]
 8006892:	ab48      	add	r3, sp, #288	; 0x120
 8006894:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 8006898:	e9c6 9a00 	strd	r9, sl, [r6]
 800689c:	3c01      	subs	r4, #1
 800689e:	e6fa      	b.n	8006696 <__kernel_rem_pio2+0x2ce>
 80068a0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80068a2:	2b02      	cmp	r3, #2
 80068a4:	dc0b      	bgt.n	80068be <__kernel_rem_pio2+0x4f6>
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	dc39      	bgt.n	800691e <__kernel_rem_pio2+0x556>
 80068aa:	d05d      	beq.n	8006968 <__kernel_rem_pio2+0x5a0>
 80068ac:	9b02      	ldr	r3, [sp, #8]
 80068ae:	f003 0007 	and.w	r0, r3, #7
 80068b2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80068b6:	ecbd 8b02 	vpop	{d8}
 80068ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068be:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80068c0:	2b03      	cmp	r3, #3
 80068c2:	d1f3      	bne.n	80068ac <__kernel_rem_pio2+0x4e4>
 80068c4:	9b05      	ldr	r3, [sp, #20]
 80068c6:	9500      	str	r5, [sp, #0]
 80068c8:	f503 7318 	add.w	r3, r3, #608	; 0x260
 80068cc:	eb0d 0403 	add.w	r4, sp, r3
 80068d0:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 80068d4:	46a2      	mov	sl, r4
 80068d6:	9b00      	ldr	r3, [sp, #0]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	f1aa 0a08 	sub.w	sl, sl, #8
 80068de:	dc69      	bgt.n	80069b4 <__kernel_rem_pio2+0x5ec>
 80068e0:	46aa      	mov	sl, r5
 80068e2:	f1ba 0f01 	cmp.w	sl, #1
 80068e6:	f1a4 0408 	sub.w	r4, r4, #8
 80068ea:	f300 8083 	bgt.w	80069f4 <__kernel_rem_pio2+0x62c>
 80068ee:	9c05      	ldr	r4, [sp, #20]
 80068f0:	ab48      	add	r3, sp, #288	; 0x120
 80068f2:	441c      	add	r4, r3
 80068f4:	2000      	movs	r0, #0
 80068f6:	2100      	movs	r1, #0
 80068f8:	2d01      	cmp	r5, #1
 80068fa:	f300 809a 	bgt.w	8006a32 <__kernel_rem_pio2+0x66a>
 80068fe:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 8006902:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8006906:	f1bb 0f00 	cmp.w	fp, #0
 800690a:	f040 8098 	bne.w	8006a3e <__kernel_rem_pio2+0x676>
 800690e:	9b04      	ldr	r3, [sp, #16]
 8006910:	e9c3 7800 	strd	r7, r8, [r3]
 8006914:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8006918:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800691c:	e7c6      	b.n	80068ac <__kernel_rem_pio2+0x4e4>
 800691e:	9e05      	ldr	r6, [sp, #20]
 8006920:	ab48      	add	r3, sp, #288	; 0x120
 8006922:	441e      	add	r6, r3
 8006924:	462c      	mov	r4, r5
 8006926:	2000      	movs	r0, #0
 8006928:	2100      	movs	r1, #0
 800692a:	2c00      	cmp	r4, #0
 800692c:	da33      	bge.n	8006996 <__kernel_rem_pio2+0x5ce>
 800692e:	f1bb 0f00 	cmp.w	fp, #0
 8006932:	d036      	beq.n	80069a2 <__kernel_rem_pio2+0x5da>
 8006934:	4602      	mov	r2, r0
 8006936:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800693a:	9c04      	ldr	r4, [sp, #16]
 800693c:	e9c4 2300 	strd	r2, r3, [r4]
 8006940:	4602      	mov	r2, r0
 8006942:	460b      	mov	r3, r1
 8006944:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8006948:	f7f9 fd94 	bl	8000474 <__aeabi_dsub>
 800694c:	ae4a      	add	r6, sp, #296	; 0x128
 800694e:	2401      	movs	r4, #1
 8006950:	42a5      	cmp	r5, r4
 8006952:	da29      	bge.n	80069a8 <__kernel_rem_pio2+0x5e0>
 8006954:	f1bb 0f00 	cmp.w	fp, #0
 8006958:	d002      	beq.n	8006960 <__kernel_rem_pio2+0x598>
 800695a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800695e:	4619      	mov	r1, r3
 8006960:	9b04      	ldr	r3, [sp, #16]
 8006962:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8006966:	e7a1      	b.n	80068ac <__kernel_rem_pio2+0x4e4>
 8006968:	9c05      	ldr	r4, [sp, #20]
 800696a:	ab48      	add	r3, sp, #288	; 0x120
 800696c:	441c      	add	r4, r3
 800696e:	2000      	movs	r0, #0
 8006970:	2100      	movs	r1, #0
 8006972:	2d00      	cmp	r5, #0
 8006974:	da09      	bge.n	800698a <__kernel_rem_pio2+0x5c2>
 8006976:	f1bb 0f00 	cmp.w	fp, #0
 800697a:	d002      	beq.n	8006982 <__kernel_rem_pio2+0x5ba>
 800697c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006980:	4619      	mov	r1, r3
 8006982:	9b04      	ldr	r3, [sp, #16]
 8006984:	e9c3 0100 	strd	r0, r1, [r3]
 8006988:	e790      	b.n	80068ac <__kernel_rem_pio2+0x4e4>
 800698a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800698e:	f7f9 fd73 	bl	8000478 <__adddf3>
 8006992:	3d01      	subs	r5, #1
 8006994:	e7ed      	b.n	8006972 <__kernel_rem_pio2+0x5aa>
 8006996:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800699a:	f7f9 fd6d 	bl	8000478 <__adddf3>
 800699e:	3c01      	subs	r4, #1
 80069a0:	e7c3      	b.n	800692a <__kernel_rem_pio2+0x562>
 80069a2:	4602      	mov	r2, r0
 80069a4:	460b      	mov	r3, r1
 80069a6:	e7c8      	b.n	800693a <__kernel_rem_pio2+0x572>
 80069a8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80069ac:	f7f9 fd64 	bl	8000478 <__adddf3>
 80069b0:	3401      	adds	r4, #1
 80069b2:	e7cd      	b.n	8006950 <__kernel_rem_pio2+0x588>
 80069b4:	e9da 8900 	ldrd	r8, r9, [sl]
 80069b8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80069bc:	9b00      	ldr	r3, [sp, #0]
 80069be:	3b01      	subs	r3, #1
 80069c0:	9300      	str	r3, [sp, #0]
 80069c2:	4632      	mov	r2, r6
 80069c4:	463b      	mov	r3, r7
 80069c6:	4640      	mov	r0, r8
 80069c8:	4649      	mov	r1, r9
 80069ca:	f7f9 fd55 	bl	8000478 <__adddf3>
 80069ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80069d2:	4602      	mov	r2, r0
 80069d4:	460b      	mov	r3, r1
 80069d6:	4640      	mov	r0, r8
 80069d8:	4649      	mov	r1, r9
 80069da:	f7f9 fd4b 	bl	8000474 <__aeabi_dsub>
 80069de:	4632      	mov	r2, r6
 80069e0:	463b      	mov	r3, r7
 80069e2:	f7f9 fd49 	bl	8000478 <__adddf3>
 80069e6:	ed9d 7b06 	vldr	d7, [sp, #24]
 80069ea:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80069ee:	ed8a 7b00 	vstr	d7, [sl]
 80069f2:	e770      	b.n	80068d6 <__kernel_rem_pio2+0x50e>
 80069f4:	e9d4 8900 	ldrd	r8, r9, [r4]
 80069f8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 80069fc:	4640      	mov	r0, r8
 80069fe:	4632      	mov	r2, r6
 8006a00:	463b      	mov	r3, r7
 8006a02:	4649      	mov	r1, r9
 8006a04:	f7f9 fd38 	bl	8000478 <__adddf3>
 8006a08:	e9cd 0100 	strd	r0, r1, [sp]
 8006a0c:	4602      	mov	r2, r0
 8006a0e:	460b      	mov	r3, r1
 8006a10:	4640      	mov	r0, r8
 8006a12:	4649      	mov	r1, r9
 8006a14:	f7f9 fd2e 	bl	8000474 <__aeabi_dsub>
 8006a18:	4632      	mov	r2, r6
 8006a1a:	463b      	mov	r3, r7
 8006a1c:	f7f9 fd2c 	bl	8000478 <__adddf3>
 8006a20:	ed9d 7b00 	vldr	d7, [sp]
 8006a24:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006a28:	ed84 7b00 	vstr	d7, [r4]
 8006a2c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a30:	e757      	b.n	80068e2 <__kernel_rem_pio2+0x51a>
 8006a32:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8006a36:	f7f9 fd1f 	bl	8000478 <__adddf3>
 8006a3a:	3d01      	subs	r5, #1
 8006a3c:	e75c      	b.n	80068f8 <__kernel_rem_pio2+0x530>
 8006a3e:	9b04      	ldr	r3, [sp, #16]
 8006a40:	9a04      	ldr	r2, [sp, #16]
 8006a42:	601f      	str	r7, [r3, #0]
 8006a44:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8006a48:	605c      	str	r4, [r3, #4]
 8006a4a:	609d      	str	r5, [r3, #8]
 8006a4c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006a50:	60d3      	str	r3, [r2, #12]
 8006a52:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006a56:	6110      	str	r0, [r2, #16]
 8006a58:	6153      	str	r3, [r2, #20]
 8006a5a:	e727      	b.n	80068ac <__kernel_rem_pio2+0x4e4>
 8006a5c:	41700000 	.word	0x41700000
 8006a60:	3e700000 	.word	0x3e700000
 8006a64:	00000000 	.word	0x00000000

08006a68 <scalbn>:
 8006a68:	b570      	push	{r4, r5, r6, lr}
 8006a6a:	ec55 4b10 	vmov	r4, r5, d0
 8006a6e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8006a72:	4606      	mov	r6, r0
 8006a74:	462b      	mov	r3, r5
 8006a76:	b999      	cbnz	r1, 8006aa0 <scalbn+0x38>
 8006a78:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8006a7c:	4323      	orrs	r3, r4
 8006a7e:	d03f      	beq.n	8006b00 <scalbn+0x98>
 8006a80:	4b35      	ldr	r3, [pc, #212]	; (8006b58 <scalbn+0xf0>)
 8006a82:	4629      	mov	r1, r5
 8006a84:	ee10 0a10 	vmov	r0, s0
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f7f9 fbc5 	bl	8000218 <__aeabi_dmul>
 8006a8e:	4b33      	ldr	r3, [pc, #204]	; (8006b5c <scalbn+0xf4>)
 8006a90:	429e      	cmp	r6, r3
 8006a92:	4604      	mov	r4, r0
 8006a94:	460d      	mov	r5, r1
 8006a96:	da10      	bge.n	8006aba <scalbn+0x52>
 8006a98:	a327      	add	r3, pc, #156	; (adr r3, 8006b38 <scalbn+0xd0>)
 8006a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a9e:	e01f      	b.n	8006ae0 <scalbn+0x78>
 8006aa0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8006aa4:	4291      	cmp	r1, r2
 8006aa6:	d10c      	bne.n	8006ac2 <scalbn+0x5a>
 8006aa8:	ee10 2a10 	vmov	r2, s0
 8006aac:	4620      	mov	r0, r4
 8006aae:	4629      	mov	r1, r5
 8006ab0:	f7f9 fce2 	bl	8000478 <__adddf3>
 8006ab4:	4604      	mov	r4, r0
 8006ab6:	460d      	mov	r5, r1
 8006ab8:	e022      	b.n	8006b00 <scalbn+0x98>
 8006aba:	460b      	mov	r3, r1
 8006abc:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8006ac0:	3936      	subs	r1, #54	; 0x36
 8006ac2:	f24c 3250 	movw	r2, #50000	; 0xc350
 8006ac6:	4296      	cmp	r6, r2
 8006ac8:	dd0d      	ble.n	8006ae6 <scalbn+0x7e>
 8006aca:	2d00      	cmp	r5, #0
 8006acc:	a11c      	add	r1, pc, #112	; (adr r1, 8006b40 <scalbn+0xd8>)
 8006ace:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ad2:	da02      	bge.n	8006ada <scalbn+0x72>
 8006ad4:	a11c      	add	r1, pc, #112	; (adr r1, 8006b48 <scalbn+0xe0>)
 8006ad6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ada:	a319      	add	r3, pc, #100	; (adr r3, 8006b40 <scalbn+0xd8>)
 8006adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae0:	f7f9 fb9a 	bl	8000218 <__aeabi_dmul>
 8006ae4:	e7e6      	b.n	8006ab4 <scalbn+0x4c>
 8006ae6:	1872      	adds	r2, r6, r1
 8006ae8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8006aec:	428a      	cmp	r2, r1
 8006aee:	dcec      	bgt.n	8006aca <scalbn+0x62>
 8006af0:	2a00      	cmp	r2, #0
 8006af2:	dd08      	ble.n	8006b06 <scalbn+0x9e>
 8006af4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006af8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006afc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006b00:	ec45 4b10 	vmov	d0, r4, r5
 8006b04:	bd70      	pop	{r4, r5, r6, pc}
 8006b06:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8006b0a:	da08      	bge.n	8006b1e <scalbn+0xb6>
 8006b0c:	2d00      	cmp	r5, #0
 8006b0e:	a10a      	add	r1, pc, #40	; (adr r1, 8006b38 <scalbn+0xd0>)
 8006b10:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006b14:	dac0      	bge.n	8006a98 <scalbn+0x30>
 8006b16:	a10e      	add	r1, pc, #56	; (adr r1, 8006b50 <scalbn+0xe8>)
 8006b18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006b1c:	e7bc      	b.n	8006a98 <scalbn+0x30>
 8006b1e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006b22:	3236      	adds	r2, #54	; 0x36
 8006b24:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006b28:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8006b2c:	4620      	mov	r0, r4
 8006b2e:	4b0c      	ldr	r3, [pc, #48]	; (8006b60 <scalbn+0xf8>)
 8006b30:	2200      	movs	r2, #0
 8006b32:	e7d5      	b.n	8006ae0 <scalbn+0x78>
 8006b34:	f3af 8000 	nop.w
 8006b38:	c2f8f359 	.word	0xc2f8f359
 8006b3c:	01a56e1f 	.word	0x01a56e1f
 8006b40:	8800759c 	.word	0x8800759c
 8006b44:	7e37e43c 	.word	0x7e37e43c
 8006b48:	8800759c 	.word	0x8800759c
 8006b4c:	fe37e43c 	.word	0xfe37e43c
 8006b50:	c2f8f359 	.word	0xc2f8f359
 8006b54:	81a56e1f 	.word	0x81a56e1f
 8006b58:	43500000 	.word	0x43500000
 8006b5c:	ffff3cb0 	.word	0xffff3cb0
 8006b60:	3c900000 	.word	0x3c900000
 8006b64:	00000000 	.word	0x00000000

08006b68 <floor>:
 8006b68:	ec51 0b10 	vmov	r0, r1, d0
 8006b6c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006b70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b74:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8006b78:	2e13      	cmp	r6, #19
 8006b7a:	ee10 5a10 	vmov	r5, s0
 8006b7e:	ee10 8a10 	vmov	r8, s0
 8006b82:	460c      	mov	r4, r1
 8006b84:	dc31      	bgt.n	8006bea <floor+0x82>
 8006b86:	2e00      	cmp	r6, #0
 8006b88:	da14      	bge.n	8006bb4 <floor+0x4c>
 8006b8a:	a333      	add	r3, pc, #204	; (adr r3, 8006c58 <floor+0xf0>)
 8006b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b90:	f7f9 fc72 	bl	8000478 <__adddf3>
 8006b94:	2200      	movs	r2, #0
 8006b96:	2300      	movs	r3, #0
 8006b98:	f7f9 fea2 	bl	80008e0 <__aeabi_dcmpgt>
 8006b9c:	b138      	cbz	r0, 8006bae <floor+0x46>
 8006b9e:	2c00      	cmp	r4, #0
 8006ba0:	da53      	bge.n	8006c4a <floor+0xe2>
 8006ba2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8006ba6:	4325      	orrs	r5, r4
 8006ba8:	d052      	beq.n	8006c50 <floor+0xe8>
 8006baa:	4c2d      	ldr	r4, [pc, #180]	; (8006c60 <floor+0xf8>)
 8006bac:	2500      	movs	r5, #0
 8006bae:	4621      	mov	r1, r4
 8006bb0:	4628      	mov	r0, r5
 8006bb2:	e024      	b.n	8006bfe <floor+0x96>
 8006bb4:	4f2b      	ldr	r7, [pc, #172]	; (8006c64 <floor+0xfc>)
 8006bb6:	4137      	asrs	r7, r6
 8006bb8:	ea01 0307 	and.w	r3, r1, r7
 8006bbc:	4303      	orrs	r3, r0
 8006bbe:	d01e      	beq.n	8006bfe <floor+0x96>
 8006bc0:	a325      	add	r3, pc, #148	; (adr r3, 8006c58 <floor+0xf0>)
 8006bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bc6:	f7f9 fc57 	bl	8000478 <__adddf3>
 8006bca:	2200      	movs	r2, #0
 8006bcc:	2300      	movs	r3, #0
 8006bce:	f7f9 fe87 	bl	80008e0 <__aeabi_dcmpgt>
 8006bd2:	2800      	cmp	r0, #0
 8006bd4:	d0eb      	beq.n	8006bae <floor+0x46>
 8006bd6:	2c00      	cmp	r4, #0
 8006bd8:	bfbe      	ittt	lt
 8006bda:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8006bde:	4133      	asrlt	r3, r6
 8006be0:	18e4      	addlt	r4, r4, r3
 8006be2:	ea24 0407 	bic.w	r4, r4, r7
 8006be6:	2500      	movs	r5, #0
 8006be8:	e7e1      	b.n	8006bae <floor+0x46>
 8006bea:	2e33      	cmp	r6, #51	; 0x33
 8006bec:	dd0b      	ble.n	8006c06 <floor+0x9e>
 8006bee:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8006bf2:	d104      	bne.n	8006bfe <floor+0x96>
 8006bf4:	ee10 2a10 	vmov	r2, s0
 8006bf8:	460b      	mov	r3, r1
 8006bfa:	f7f9 fc3d 	bl	8000478 <__adddf3>
 8006bfe:	ec41 0b10 	vmov	d0, r0, r1
 8006c02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c06:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8006c0a:	f04f 37ff 	mov.w	r7, #4294967295
 8006c0e:	40df      	lsrs	r7, r3
 8006c10:	4238      	tst	r0, r7
 8006c12:	d0f4      	beq.n	8006bfe <floor+0x96>
 8006c14:	a310      	add	r3, pc, #64	; (adr r3, 8006c58 <floor+0xf0>)
 8006c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c1a:	f7f9 fc2d 	bl	8000478 <__adddf3>
 8006c1e:	2200      	movs	r2, #0
 8006c20:	2300      	movs	r3, #0
 8006c22:	f7f9 fe5d 	bl	80008e0 <__aeabi_dcmpgt>
 8006c26:	2800      	cmp	r0, #0
 8006c28:	d0c1      	beq.n	8006bae <floor+0x46>
 8006c2a:	2c00      	cmp	r4, #0
 8006c2c:	da0a      	bge.n	8006c44 <floor+0xdc>
 8006c2e:	2e14      	cmp	r6, #20
 8006c30:	d101      	bne.n	8006c36 <floor+0xce>
 8006c32:	3401      	adds	r4, #1
 8006c34:	e006      	b.n	8006c44 <floor+0xdc>
 8006c36:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	40b3      	lsls	r3, r6
 8006c3e:	441d      	add	r5, r3
 8006c40:	45a8      	cmp	r8, r5
 8006c42:	d8f6      	bhi.n	8006c32 <floor+0xca>
 8006c44:	ea25 0507 	bic.w	r5, r5, r7
 8006c48:	e7b1      	b.n	8006bae <floor+0x46>
 8006c4a:	2500      	movs	r5, #0
 8006c4c:	462c      	mov	r4, r5
 8006c4e:	e7ae      	b.n	8006bae <floor+0x46>
 8006c50:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8006c54:	e7ab      	b.n	8006bae <floor+0x46>
 8006c56:	bf00      	nop
 8006c58:	8800759c 	.word	0x8800759c
 8006c5c:	7e37e43c 	.word	0x7e37e43c
 8006c60:	bff00000 	.word	0xbff00000
 8006c64:	000fffff 	.word	0x000fffff

08006c68 <_init>:
 8006c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c6a:	bf00      	nop
 8006c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c6e:	bc08      	pop	{r3}
 8006c70:	469e      	mov	lr, r3
 8006c72:	4770      	bx	lr

08006c74 <_fini>:
 8006c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c76:	bf00      	nop
 8006c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c7a:	bc08      	pop	{r3}
 8006c7c:	469e      	mov	lr, r3
 8006c7e:	4770      	bx	lr
