{
  "module_name": "mt8173-mmsys.h",
  "hash_id": "acbdd5048fd208211dfec043c002d6286dacffd9314f311ac7d717f1c19a9a34",
  "original_prompt": "Ingested from linux-6.6.14/drivers/soc/mediatek/mt8173-mmsys.h",
  "human_readable_source": " \n\n#ifndef __SOC_MEDIATEK_MT8173_MMSYS_H\n#define __SOC_MEDIATEK_MT8173_MMSYS_H\n\n#define MT8173_DISP_REG_CONFIG_DISP_OVL0_MOUT_EN\t0x040\n#define MT8173_DISP_REG_CONFIG_DISP_OVL1_MOUT_EN\t0x044\n#define MT8173_DISP_REG_CONFIG_DISP_OD_MOUT_EN\t\t0x048\n#define MT8173_DISP_REG_CONFIG_DISP_GAMMA_MOUT_EN\t0x04c\n#define MT8173_DISP_REG_CONFIG_DISP_UFOE_MOUT_EN\t0x050\n#define MT8173_DISP_REG_CONFIG_DISP_COLOR0_SEL_IN\t0x084\n#define MT8173_DISP_REG_CONFIG_DISP_COLOR1_SEL_IN\t0x088\n#define MT8173_DISP_REG_CONFIG_DISP_AAL_SEL_IN\t\t0x08c\n#define MT8173_DISP_REG_CONFIG_DISP_UFOE_SEL_IN\t\t0x0a0\n#define MT8173_DISP_REG_CONFIG_DSI0_SEL_IN\t\t0x0a4\n#define MT8173_DISP_REG_CONFIG_DPI_SEL_IN\t\t0x0ac\n#define MT8173_DISP_REG_CONFIG_DISP_RDMA0_SOUT_SEL_IN\t0x0b0\n#define MT8173_DISP_REG_CONFIG_DISP_RDMA1_SOUT_EN\t0x0c8\n#define MT8173_DISP_REG_CONFIG_DISP_COLOR0_SOUT_SEL_IN\t0x0bc\n\n#define MT8173_AAL_SEL_IN_MERGE\t\t\t\tBIT(0)\n#define MT8173_COLOR0_SEL_IN_OVL0\t\t\tBIT(0)\n#define MT8173_COLOR0_SOUT_MERGE\t\t\tBIT(0)\n#define MT8173_DPI0_SEL_IN_MASK\t\t\t\tGENMASK(1, 0)\n#define MT8173_DPI0_SEL_IN_RDMA1\t\t\tBIT(0)\n#define MT8173_DSI0_SEL_IN_UFOE\t\t\t\tBIT(0)\n#define MT8173_GAMMA_MOUT_EN_RDMA1\t\t\tBIT(0)\n#define MT8173_OD0_MOUT_EN_RDMA0\t\t\tBIT(0)\n#define MT8173_OVL0_MOUT_EN_COLOR0\t\t\tBIT(0)\n#define MT8173_OVL1_MOUT_EN_COLOR1\t\t\tBIT(0)\n#define MT8173_UFOE_MOUT_EN_DSI0\t\t\tBIT(0)\n#define MT8173_UFOE_SEL_IN_RDMA0\t\t\tBIT(0)\n#define MT8173_RDMA0_SOUT_COLOR0\t\t\tBIT(0)\n\nstatic const struct mtk_mmsys_routes mt8173_mmsys_routing_table[] = {\n\t{\n\t\tDDP_COMPONENT_OVL0, DDP_COMPONENT_COLOR0,\n\t\tMT8173_DISP_REG_CONFIG_DISP_OVL0_MOUT_EN,\n\t\tMT8173_OVL0_MOUT_EN_COLOR0, MT8173_OVL0_MOUT_EN_COLOR0\n\t}, {\n\t\tDDP_COMPONENT_OD0, DDP_COMPONENT_RDMA0,\n\t\tMT8173_DISP_REG_CONFIG_DISP_OD_MOUT_EN,\n\t\tMT8173_OD0_MOUT_EN_RDMA0, MT8173_OD0_MOUT_EN_RDMA0\n\t}, {\n\t\tDDP_COMPONENT_UFOE, DDP_COMPONENT_DSI0,\n\t\tMT8173_DISP_REG_CONFIG_DISP_UFOE_MOUT_EN,\n\t\tMT8173_UFOE_MOUT_EN_DSI0, MT8173_UFOE_MOUT_EN_DSI0\n\t}, {\n\t\tDDP_COMPONENT_COLOR0, DDP_COMPONENT_AAL0,\n\t\tMT8173_DISP_REG_CONFIG_DISP_COLOR0_SOUT_SEL_IN,\n\t\tMT8173_COLOR0_SOUT_MERGE, 0  \n\t}, {\n\t\tDDP_COMPONENT_RDMA0, DDP_COMPONENT_UFOE,\n\t\tMT8173_DISP_REG_CONFIG_DISP_RDMA0_SOUT_SEL_IN,\n\t\tMT8173_RDMA0_SOUT_COLOR0, 0  \n\t}, {\n\t\tDDP_COMPONENT_OVL0, DDP_COMPONENT_COLOR0,\n\t\tMT8173_DISP_REG_CONFIG_DISP_COLOR0_SEL_IN,\n\t\tMT8173_COLOR0_SEL_IN_OVL0, MT8173_COLOR0_SEL_IN_OVL0\n\t}, {\n\t\tDDP_COMPONENT_AAL0, DDP_COMPONENT_COLOR0,\n\t\tMT8173_DISP_REG_CONFIG_DISP_AAL_SEL_IN,\n\t\tMT8173_AAL_SEL_IN_MERGE, 0  \n\t}, {\n\t\tDDP_COMPONENT_RDMA0, DDP_COMPONENT_UFOE,\n\t\tMT8173_DISP_REG_CONFIG_DISP_UFOE_SEL_IN,\n\t\tMT8173_UFOE_SEL_IN_RDMA0, 0  \n\t}, {\n\t\tDDP_COMPONENT_UFOE, DDP_COMPONENT_DSI0,\n\t\tMT8173_DISP_REG_CONFIG_DSI0_SEL_IN,\n\t\tMT8173_DSI0_SEL_IN_UFOE, 0,  \n\t}, {\n\t\tDDP_COMPONENT_OVL1, DDP_COMPONENT_COLOR1,\n\t\tMT8173_DISP_REG_CONFIG_DISP_OVL1_MOUT_EN,\n\t\tMT8173_OVL1_MOUT_EN_COLOR1, MT8173_OVL1_MOUT_EN_COLOR1\n\t}, {\n\t\tDDP_COMPONENT_GAMMA, DDP_COMPONENT_RDMA1,\n\t\tMT8173_DISP_REG_CONFIG_DISP_GAMMA_MOUT_EN,\n\t\tMT8173_GAMMA_MOUT_EN_RDMA1, MT8173_GAMMA_MOUT_EN_RDMA1\n\t}, {\n\t\tDDP_COMPONENT_RDMA1, DDP_COMPONENT_DPI0,\n\t\tMT8173_DISP_REG_CONFIG_DISP_RDMA1_SOUT_EN,\n\t\tRDMA1_SOUT_MASK, RDMA1_SOUT_DPI0\n\t}, {\n\t\tDDP_COMPONENT_OVL1, DDP_COMPONENT_COLOR1,\n\t\tMT8173_DISP_REG_CONFIG_DISP_COLOR1_SEL_IN,\n\t\tCOLOR1_SEL_IN_OVL1, COLOR1_SEL_IN_OVL1\n\t}, {\n\t\tDDP_COMPONENT_RDMA1, DDP_COMPONENT_DPI0,\n\t\tMT8173_DISP_REG_CONFIG_DPI_SEL_IN,\n\t\tMT8173_DPI0_SEL_IN_MASK, MT8173_DPI0_SEL_IN_RDMA1\n\t}\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}