<stg><name>radix_sort_oct_batch.4.1_Pipeline_input_bucket</name>


<trans_list>

<trans id="140" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %j_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_30"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:3 %mul_ln43_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %mul_ln43

]]></Node>
<StgValue><ssdm name="mul_ln43_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %mul_cast_i_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %mul_cast_i

]]></Node>
<StgValue><ssdm name="mul_cast_i_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:5 %mul_ln41_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %mul_ln41

]]></Node>
<StgValue><ssdm name="mul_ln41_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %bucket_pointer_965_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_965_reload

]]></Node>
<StgValue><ssdm name="bucket_pointer_965_reload_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %bucket_pointer_966_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_966_reload

]]></Node>
<StgValue><ssdm name="bucket_pointer_966_reload_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %bucket_pointer_967_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_967_reload

]]></Node>
<StgValue><ssdm name="bucket_pointer_967_reload_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %bucket_pointer_968_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_968_reload

]]></Node>
<StgValue><ssdm name="bucket_pointer_968_reload_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %bucket_pointer_969_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_969_reload

]]></Node>
<StgValue><ssdm name="bucket_pointer_969_reload_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %bucket_pointer_970_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_970_reload

]]></Node>
<StgValue><ssdm name="bucket_pointer_970_reload_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %bucket_pointer_971_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_971_reload

]]></Node>
<StgValue><ssdm name="bucket_pointer_971_reload_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %bucket_pointer_972_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_972_reload

]]></Node>
<StgValue><ssdm name="bucket_pointer_972_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %bucket_sizes_2158_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_2158_reload

]]></Node>
<StgValue><ssdm name="bucket_sizes_2158_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %bucket_sizes_2159_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_2159_reload

]]></Node>
<StgValue><ssdm name="bucket_sizes_2159_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %bucket_sizes_2160_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_2160_reload

]]></Node>
<StgValue><ssdm name="bucket_sizes_2160_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %bucket_sizes_2161_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_2161_reload

]]></Node>
<StgValue><ssdm name="bucket_sizes_2161_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %bucket_sizes_2162_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_2162_reload

]]></Node>
<StgValue><ssdm name="bucket_sizes_2162_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %bucket_sizes_2163_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_2163_reload

]]></Node>
<StgValue><ssdm name="bucket_sizes_2163_reload_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %bucket_sizes_2164_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_2164_reload

]]></Node>
<StgValue><ssdm name="bucket_sizes_2164_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %bucket_sizes_2165_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_2165_reload

]]></Node>
<StgValue><ssdm name="bucket_sizes_2165_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="7">
<![CDATA[
newFuncRoot:22 %mul_cast_i_cast = sext i7 %mul_cast_i_read

]]></Node>
<StgValue><ssdm name="mul_cast_i_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i32 %bucket_sizes_2165_reload_read, i32 %bucket_sizes_2181_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i32 %bucket_sizes_2164_reload_read, i32 %bucket_sizes_2180_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i32 %bucket_sizes_2163_reload_read, i32 %bucket_sizes_2179_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %store_ln0 = store i32 %bucket_sizes_2162_reload_read, i32 %bucket_sizes_2178_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %store_ln0 = store i32 %bucket_sizes_2161_reload_read, i32 %bucket_sizes_2177_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %store_ln0 = store i32 %bucket_sizes_2160_reload_read, i32 %bucket_sizes_2176_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %store_ln0 = store i32 %bucket_sizes_2159_reload_read, i32 %bucket_sizes_2175_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %store_ln0 = store i32 %bucket_sizes_2158_reload_read, i32 %bucket_sizes_2174_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %store_ln0 = store i32 %bucket_pointer_972_reload_read, i32 %bucket_pointer_981_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %store_ln0 = store i32 %bucket_pointer_971_reload_read, i32 %bucket_pointer_980_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i32 %bucket_pointer_970_reload_read, i32 %bucket_pointer_979_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i32 %bucket_pointer_969_reload_read, i32 %bucket_pointer_978_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i32 %bucket_pointer_968_reload_read, i32 %bucket_pointer_977_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i32 %bucket_pointer_967_reload_read, i32 %bucket_pointer_976_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i32 %bucket_pointer_966_reload_read, i32 %bucket_pointer_975_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i32 %bucket_pointer_965_reload_read, i32 %bucket_pointer_974_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i17 0, i17 %j_30

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i32 0, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:41 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:42 %br_ln0 = br void %for.inc61.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.inc61.i:0 %j = load i17 %j_30

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc61.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc61.i:2 %icmp_ln40 = icmp_eq  i17 %j, i17 78125

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc61.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 78125, i64 78125, i64 78125

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc61.i:4 %add_ln40 = add i17 %j, i17 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc61.i:5 %br_ln40 = br i1 %icmp_ln40, void %for.inc61.split.i, void %xlx_merge_loop.bucket_pointer_initialization.3_end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="18" op_0_bw="17">
<![CDATA[
for.inc61.split.i:8 %zext_ln41 = zext i17 %j

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc61.split.i:9 %add_ln41 = add i18 %mul_ln41_read, i18 %zext_ln41

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="18">
<![CDATA[
for.inc61.split.i:10 %zext_ln41_30 = zext i18 %add_ln41

]]></Node>
<StgValue><ssdm name="zext_ln41_30"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61.split.i:11 %bucket_addr = getelementptr i32 %bucket, i64 0, i64 %zext_ln41_30

]]></Node>
<StgValue><ssdm name="bucket_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="18">
<![CDATA[
for.inc61.split.i:15 %bucket_load = load i18 %bucket_addr

]]></Node>
<StgValue><ssdm name="bucket_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx59.exit.i:0 %store_ln40 = store i17 %add_ln40, i17 %j_30

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
arrayidx59.exit.i:1 %br_ln40 = br void %for.inc61.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.3_end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc61.split.i:0 %bucket_pointer_974_out_load = load i32 %bucket_pointer_974_out

]]></Node>
<StgValue><ssdm name="bucket_pointer_974_out_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc61.split.i:1 %bucket_pointer_975_out_load = load i32 %bucket_pointer_975_out

]]></Node>
<StgValue><ssdm name="bucket_pointer_975_out_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc61.split.i:2 %bucket_pointer_976_out_load = load i32 %bucket_pointer_976_out

]]></Node>
<StgValue><ssdm name="bucket_pointer_976_out_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc61.split.i:3 %bucket_pointer_977_out_load = load i32 %bucket_pointer_977_out

]]></Node>
<StgValue><ssdm name="bucket_pointer_977_out_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc61.split.i:4 %bucket_pointer_978_out_load = load i32 %bucket_pointer_978_out

]]></Node>
<StgValue><ssdm name="bucket_pointer_978_out_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc61.split.i:5 %bucket_pointer_979_out_load = load i32 %bucket_pointer_979_out

]]></Node>
<StgValue><ssdm name="bucket_pointer_979_out_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc61.split.i:6 %bucket_pointer_980_out_load = load i32 %bucket_pointer_980_out

]]></Node>
<StgValue><ssdm name="bucket_pointer_980_out_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc61.split.i:7 %bucket_pointer_981_out_load = load i32 %bucket_pointer_981_out

]]></Node>
<StgValue><ssdm name="bucket_pointer_981_out_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc61.split.i:12 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_60

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc61.split.i:13 %reuse_reg_load = load i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc61.split.i:14 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="18">
<![CDATA[
for.inc61.split.i:15 %bucket_load = load i18 %bucket_addr

]]></Node>
<StgValue><ssdm name="bucket_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.split.i:16 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln41_30

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc61.split.i:17 %reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %bucket_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61.split.i:18 %shifted = ashr i32 %reuse_select, i32 %mul_cast_i_cast

]]></Node>
<StgValue><ssdm name="shifted"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="32">
<![CDATA[
for.inc61.split.i:19 %trunc_ln43 = trunc i32 %shifted

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc61.split.i:20 %tmp_44_i = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %bucket_pointer_974_out_load, i32 %bucket_pointer_975_out_load, i32 %bucket_pointer_976_out_load, i32 %bucket_pointer_977_out_load, i32 %bucket_pointer_978_out_load, i32 %bucket_pointer_979_out_load, i32 %bucket_pointer_980_out_load, i32 %bucket_pointer_981_out_load, i3 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_44_i"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="32">
<![CDATA[
for.inc61.split.i:21 %trunc_ln43_31 = trunc i32 %tmp_44_i

]]></Node>
<StgValue><ssdm name="trunc_ln43_31"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc61.split.i:22 %add_ln43 = add i18 %mul_ln43_read, i18 %trunc_ln43_31

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="18">
<![CDATA[
for.inc61.split.i:23 %zext_ln43 = zext i18 %add_ln43

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61.split.i:24 %bucket_addr_30 = getelementptr i32 %bucket, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="bucket_addr_30"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
for.inc61.split.i:25 %store_ln43 = store i32 %reuse_select, i18 %bucket_addr_30

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61.split.i:26 %store_ln41 = store i32 %reuse_select, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61.split.i:27 %store_ln43 = store i64 %zext_ln43, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61.split.i:28 %bucket_pointer = add i32 %tmp_44_i, i32 1

]]></Node>
<StgValue><ssdm name="bucket_pointer"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc61.split.i:29 %switch_ln44 = switch i3 %trunc_ln43, void %arrayidx49.case.7.i, i3 0, void %for.inc61.split.i.arrayidx49.exit.i_crit_edge41, i3 1, void %arrayidx49.case.1.i, i3 2, void %arrayidx49.case.2.i, i3 3, void %arrayidx49.case.3.i, i3 4, void %arrayidx49.case.4.i, i3 5, void %arrayidx49.case.5.i, i3 6, void %for.inc61.split.i.arrayidx49.exit.i_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61.split.i.arrayidx49.exit.i_crit_edge:0 %store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_980_out

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
for.inc61.split.i.arrayidx49.exit.i_crit_edge:1 %br_ln44 = br void %arrayidx49.exit.i

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx49.case.5.i:0 %store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_979_out

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
arrayidx49.case.5.i:1 %br_ln44 = br void %arrayidx49.exit.i

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx49.case.4.i:0 %store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_978_out

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
arrayidx49.case.4.i:1 %br_ln44 = br void %arrayidx49.exit.i

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx49.case.3.i:0 %store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_977_out

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
arrayidx49.case.3.i:1 %br_ln44 = br void %arrayidx49.exit.i

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx49.case.2.i:0 %store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_976_out

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
arrayidx49.case.2.i:1 %br_ln44 = br void %arrayidx49.exit.i

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx49.case.1.i:0 %store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_975_out

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
arrayidx49.case.1.i:1 %br_ln44 = br void %arrayidx49.exit.i

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61.split.i.arrayidx49.exit.i_crit_edge41:0 %store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_974_out

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
for.inc61.split.i.arrayidx49.exit.i_crit_edge41:1 %br_ln44 = br void %arrayidx49.exit.i

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx49.case.7.i:0 %store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_981_out

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln43" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
arrayidx49.case.7.i:1 %br_ln44 = br void %arrayidx49.exit.i

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayidx49.exit.i:0 %bucket_sizes_2174_out_load = load i32 %bucket_sizes_2174_out

]]></Node>
<StgValue><ssdm name="bucket_sizes_2174_out_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayidx49.exit.i:1 %bucket_sizes_2175_out_load = load i32 %bucket_sizes_2175_out

]]></Node>
<StgValue><ssdm name="bucket_sizes_2175_out_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayidx49.exit.i:2 %bucket_sizes_2176_out_load = load i32 %bucket_sizes_2176_out

]]></Node>
<StgValue><ssdm name="bucket_sizes_2176_out_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayidx49.exit.i:3 %bucket_sizes_2177_out_load = load i32 %bucket_sizes_2177_out

]]></Node>
<StgValue><ssdm name="bucket_sizes_2177_out_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayidx49.exit.i:4 %bucket_sizes_2178_out_load = load i32 %bucket_sizes_2178_out

]]></Node>
<StgValue><ssdm name="bucket_sizes_2178_out_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayidx49.exit.i:5 %bucket_sizes_2179_out_load = load i32 %bucket_sizes_2179_out

]]></Node>
<StgValue><ssdm name="bucket_sizes_2179_out_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayidx49.exit.i:6 %bucket_sizes_2180_out_load = load i32 %bucket_sizes_2180_out

]]></Node>
<StgValue><ssdm name="bucket_sizes_2180_out_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayidx49.exit.i:7 %bucket_sizes_2181_out_load = load i32 %bucket_sizes_2181_out

]]></Node>
<StgValue><ssdm name="bucket_sizes_2181_out_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx49.exit.i:8 %trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %shifted, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayidx49.exit.i:9 %tmp_45_i = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %bucket_sizes_2174_out_load, i32 %bucket_sizes_2175_out_load, i32 %bucket_sizes_2176_out_load, i32 %bucket_sizes_2177_out_load, i32 %bucket_sizes_2178_out_load, i32 %bucket_sizes_2179_out_load, i32 %bucket_sizes_2180_out_load, i32 %bucket_sizes_2181_out_load, i3 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_45_i"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx49.exit.i:10 %bucket_sizes = add i32 %tmp_45_i, i32 1

]]></Node>
<StgValue><ssdm name="bucket_sizes"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
arrayidx49.exit.i:11 %switch_ln47 = switch i3 %trunc_ln, void %arrayidx59.case.7.i, i3 0, void %arrayidx49.exit.i.arrayidx59.exit.i_crit_edge32, i3 1, void %arrayidx59.case.1.i, i3 2, void %arrayidx59.case.2.i, i3 3, void %arrayidx59.case.3.i, i3 4, void %arrayidx59.case.4.i, i3 5, void %arrayidx59.case.5.i, i3 6, void %arrayidx49.exit.i.arrayidx59.exit.i_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln47"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx49.exit.i.arrayidx59.exit.i_crit_edge:0 %store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_2180_out

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
arrayidx49.exit.i.arrayidx59.exit.i_crit_edge:1 %br_ln47 = br void %arrayidx59.exit.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx59.case.5.i:0 %store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_2179_out

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
arrayidx59.case.5.i:1 %br_ln47 = br void %arrayidx59.exit.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx59.case.4.i:0 %store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_2178_out

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
arrayidx59.case.4.i:1 %br_ln47 = br void %arrayidx59.exit.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx59.case.3.i:0 %store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_2177_out

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
arrayidx59.case.3.i:1 %br_ln47 = br void %arrayidx59.exit.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx59.case.2.i:0 %store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_2176_out

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
arrayidx59.case.2.i:1 %br_ln47 = br void %arrayidx59.exit.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx59.case.1.i:0 %store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_2175_out

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
arrayidx59.case.1.i:1 %br_ln47 = br void %arrayidx59.exit.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx49.exit.i.arrayidx59.exit.i_crit_edge32:0 %store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_2174_out

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
arrayidx49.exit.i.arrayidx59.exit.i_crit_edge32:1 %br_ln47 = br void %arrayidx59.exit.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx59.case.7.i:0 %store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_2181_out

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
arrayidx59.case.7.i:1 %br_ln47 = br void %arrayidx59.exit.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
