Reading OpenROAD database at '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/41-odb-heuristicdiodeinsertion/3-openroad-globalrouting/ALU.odb'…
Reading library file at '/home/diddy/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ifgrnqkf6pcsk2qzdn5bai2rvd4skbbc-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 3.0
[INFO] Setting input delay to: 3.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   ALU
Die area:                 ( 0 0 ) ( 392810 403530 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     11504
Number of terminals:      104
Number of snets:          2
Number of nets:           5883

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 500.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 194890.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 28527.
[INFO DRT-0033] via shape region query size = 2115.
[INFO DRT-0033] met2 shape region query size = 1303.
[INFO DRT-0033] via2 shape region query size = 1692.
[INFO DRT-0033] met3 shape region query size = 1337.
[INFO DRT-0033] via3 shape region query size = 1692.
[INFO DRT-0033] met4 shape region query size = 453.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1965 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 494 unique inst patterns.
[INFO DRT-0084]   Complete 4189 groups.
#scanned instances     = 11504
#unique  instances     = 500
#stdCellGenAp          = 14788
#stdCellValidPlanarAp  = 98
#stdCellValidViaAp     = 11258
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 20509
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:51, elapsed time = 00:00:08, memory = 188.70 (MB), peak = 188.70 (MB)

[INFO DRT-0157] Number of guides:     44587

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 56 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 58 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 16374.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 12396.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 5972.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 245.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 58.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 22404 vertical wires in 2 frboxes and 12641 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 1622 vertical wires in 2 frboxes and 3982 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 300.32 (MB), peak = 300.32 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 301.70 (MB), peak = 301.70 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 625.32 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 553.80 (MB).
    Completing 30% with 598 violations.
    elapsed time = 00:00:06, memory = 725.21 (MB).
    Completing 40% with 598 violations.
    elapsed time = 00:00:07, memory = 742.21 (MB).
    Completing 50% with 598 violations.
    elapsed time = 00:00:09, memory = 693.07 (MB).
    Completing 60% with 1205 violations.
    elapsed time = 00:00:10, memory = 809.57 (MB).
    Completing 70% with 1205 violations.
    elapsed time = 00:00:11, memory = 816.70 (MB).
    Completing 80% with 1769 violations.
    elapsed time = 00:00:13, memory = 950.82 (MB).
    Completing 90% with 1769 violations.
    elapsed time = 00:00:14, memory = 961.07 (MB).
    Completing 100% with 2501 violations.
    elapsed time = 00:00:17, memory = 907.54 (MB).
[INFO DRT-0199]   Number of violations = 2893.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      5      0      0      0      0      0
Metal Spacing       45      0    486      0    100      6      1
Min Hole             0      0      2      0      0      0      0
Recheck              3      0    285      0    100      0      4
Short                0      2   1762      5     87      0      0
[INFO DRT-0267] cpu time = 00:02:25, elapsed time = 00:00:17, memory = 1209.16 (MB), peak = 1209.16 (MB)
Total wire length = 185704 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 98001 um.
Total wire length on LAYER met2 = 77934 um.
Total wire length on LAYER met3 = 5612 um.
Total wire length on LAYER met4 = 4156 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 46284.
Up-via summary (total 46284):

------------------------
 FR_MASTERSLICE        0
            li1    23495
           met1    22278
           met2      403
           met3      108
           met4        0
------------------------
                   46284


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2893 violations.
    elapsed time = 00:00:02, memory = 1259.54 (MB).
    Completing 20% with 2893 violations.
    elapsed time = 00:00:03, memory = 1268.16 (MB).
    Completing 30% with 2893 violations.
    elapsed time = 00:00:06, memory = 1241.68 (MB).
    Completing 40% with 2667 violations.
    elapsed time = 00:00:07, memory = 1286.18 (MB).
    Completing 50% with 2667 violations.
    elapsed time = 00:00:08, memory = 1286.80 (MB).
    Completing 60% with 2242 violations.
    elapsed time = 00:00:09, memory = 1355.18 (MB).
    Completing 70% with 2242 violations.
    elapsed time = 00:00:11, memory = 1362.68 (MB).
    Completing 80% with 2242 violations.
    elapsed time = 00:00:16, memory = 1330.23 (MB).
    Completing 90% with 1943 violations.
    elapsed time = 00:00:20, memory = 1416.23 (MB).
    Completing 100% with 1554 violations.
    elapsed time = 00:00:22, memory = 1358.33 (MB).
[INFO DRT-0199]   Number of violations = 1555.
Viol/Layer        mcon   met1   met2
Cut Spacing          5      0      0
Metal Spacing        0    301     47
Recheck              0      1      0
Short                0   1172     29
[INFO DRT-0267] cpu time = 00:02:22, elapsed time = 00:00:22, memory = 1361.33 (MB), peak = 1416.23 (MB)
Total wire length = 184138 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 97205 um.
Total wire length on LAYER met2 = 77219 um.
Total wire length on LAYER met3 = 5565 um.
Total wire length on LAYER met4 = 4148 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 45912.
Up-via summary (total 45912):

------------------------
 FR_MASTERSLICE        0
            li1    23472
           met1    21927
           met2      406
           met3      107
           met4        0
------------------------
                   45912


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1555 violations.
    elapsed time = 00:00:00, memory = 1361.33 (MB).
    Completing 20% with 1555 violations.
    elapsed time = 00:00:01, memory = 1376.83 (MB).
    Completing 30% with 1555 violations.
    elapsed time = 00:00:03, memory = 1376.83 (MB).
    Completing 40% with 1471 violations.
    elapsed time = 00:00:04, memory = 1384.58 (MB).
    Completing 50% with 1471 violations.
    elapsed time = 00:00:05, memory = 1389.08 (MB).
    Completing 60% with 1362 violations.
    elapsed time = 00:00:06, memory = 1389.08 (MB).
    Completing 70% with 1362 violations.
    elapsed time = 00:00:07, memory = 1427.20 (MB).
    Completing 80% with 1362 violations.
    elapsed time = 00:00:14, memory = 1393.38 (MB).
    Completing 90% with 1387 violations.
    elapsed time = 00:00:16, memory = 1416.63 (MB).
    Completing 100% with 1241 violations.
    elapsed time = 00:00:18, memory = 1416.63 (MB).
[INFO DRT-0199]   Number of violations = 1241.
Viol/Layer        mcon   met1   met2
Cut Spacing          2      0      0
Metal Spacing        0    252     40
Short                0    924     23
[INFO DRT-0267] cpu time = 00:02:00, elapsed time = 00:00:19, memory = 1416.63 (MB), peak = 1427.20 (MB)
Total wire length = 184166 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 97208 um.
Total wire length on LAYER met2 = 77228 um.
Total wire length on LAYER met3 = 5577 um.
Total wire length on LAYER met4 = 4152 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 45717.
Up-via summary (total 45717):

------------------------
 FR_MASTERSLICE        0
            li1    23472
           met1    21745
           met2      395
           met3      105
           met4        0
------------------------
                   45717


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1241 violations.
    elapsed time = 00:00:00, memory = 1435.51 (MB).
    Completing 20% with 1241 violations.
    elapsed time = 00:00:00, memory = 1435.51 (MB).
    Completing 30% with 940 violations.
    elapsed time = 00:00:02, memory = 1435.51 (MB).
    Completing 40% with 940 violations.
    elapsed time = 00:00:03, memory = 1438.76 (MB).
    Completing 50% with 940 violations.
    elapsed time = 00:00:04, memory = 1438.76 (MB).
    Completing 60% with 640 violations.
    elapsed time = 00:00:05, memory = 1440.89 (MB).
    Completing 70% with 640 violations.
    elapsed time = 00:00:05, memory = 1442.26 (MB).
    Completing 80% with 337 violations.
    elapsed time = 00:00:07, memory = 1442.26 (MB).
    Completing 90% with 337 violations.
    elapsed time = 00:00:07, memory = 1443.26 (MB).
    Completing 100% with 88 violations.
    elapsed time = 00:00:11, memory = 1447.51 (MB).
[INFO DRT-0199]   Number of violations = 88.
Viol/Layer        met1   met2
Metal Spacing       33      9
Short               38      8
[INFO DRT-0267] cpu time = 00:01:16, elapsed time = 00:00:11, memory = 1447.51 (MB), peak = 1447.88 (MB)
Total wire length = 183848 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 94294 um.
Total wire length on LAYER met2 = 77405 um.
Total wire length on LAYER met3 = 7876 um.
Total wire length on LAYER met4 = 4271 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 46520.
Up-via summary (total 46520):

------------------------
 FR_MASTERSLICE        0
            li1    23472
           met1    22098
           met2      829
           met3      121
           met4        0
------------------------
                   46520


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 88 violations.
    elapsed time = 00:00:00, memory = 1447.51 (MB).
    Completing 20% with 88 violations.
    elapsed time = 00:00:00, memory = 1447.51 (MB).
    Completing 30% with 88 violations.
    elapsed time = 00:00:00, memory = 1447.51 (MB).
    Completing 40% with 66 violations.
    elapsed time = 00:00:00, memory = 1447.51 (MB).
    Completing 50% with 66 violations.
    elapsed time = 00:00:00, memory = 1447.51 (MB).
    Completing 60% with 44 violations.
    elapsed time = 00:00:01, memory = 1447.51 (MB).
    Completing 70% with 44 violations.
    elapsed time = 00:00:01, memory = 1447.51 (MB).
    Completing 80% with 44 violations.
    elapsed time = 00:00:01, memory = 1450.51 (MB).
    Completing 90% with 37 violations.
    elapsed time = 00:00:01, memory = 1450.51 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 1459.79 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:02, memory = 1459.79 (MB), peak = 1468.76 (MB)
Total wire length = 183835 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 94240 um.
Total wire length on LAYER met2 = 77425 um.
Total wire length on LAYER met3 = 7897 um.
Total wire length on LAYER met4 = 4271 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 46537.
Up-via summary (total 46537):

------------------------
 FR_MASTERSLICE        0
            li1    23472
           met1    22110
           met2      834
           met3      121
           met4        0
------------------------
                   46537


[INFO DRT-0198] Complete detail routing.
Total wire length = 183835 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 94240 um.
Total wire length on LAYER met2 = 77425 um.
Total wire length on LAYER met3 = 7897 um.
Total wire length on LAYER met4 = 4271 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 46537.
Up-via summary (total 46537):

------------------------
 FR_MASTERSLICE        0
            li1    23472
           met1    22110
           met2      834
           met3      121
           met4        0
------------------------
                   46537


[INFO DRT-0267] cpu time = 00:08:22, elapsed time = 00:01:14, memory = 1459.79 (MB), peak = 1468.76 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               280    1051.01
  Tap cell                               2059    2576.22
  Antenna cell                           3321    8310.47
  Clock buffer                             37     559.29
  Timing Repair Buffer                    829    6218.46
  Inverter                                415    1574.01
  Clock inverter                           27     330.32
  Timing Repair inverter                    1      11.26
  Sequential cell                         314    8035.21
  Multi-Input combinational cell         4221   33772.39
  Total                                 11504   62438.63
Writing OpenROAD database to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/43-openroad-detailedrouting/ALU.odb'…
Writing netlist to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/43-openroad-detailedrouting/ALU.nl.v'…
Writing powered netlist to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/43-openroad-detailedrouting/ALU.pnl.v'…
Writing layout to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/43-openroad-detailedrouting/ALU.def'…
Writing timing constraints to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/43-openroad-detailedrouting/ALU.sdc'…
