Timing Analyzer report for gerador
Wed Aug 28 13:38:53 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_divisor:divisor|clk_out_reg'
 13. Slow 1200mV 85C Model Setup: 'PLL27MHz|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clk_50'
 15. Slow 1200mV 85C Model Hold: 'PLL27MHz|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'clock_divisor:divisor|clk_out_reg'
 17. Slow 1200mV 85C Model Hold: 'clk_50'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clock_divisor:divisor|clk_out_reg'
 26. Slow 1200mV 0C Model Setup: 'PLL27MHz|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Setup: 'clk_50'
 28. Slow 1200mV 0C Model Hold: 'PLL27MHz|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'clock_divisor:divisor|clk_out_reg'
 30. Slow 1200mV 0C Model Hold: 'clk_50'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'PLL27MHz|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Setup: 'clock_divisor:divisor|clk_out_reg'
 39. Fast 1200mV 0C Model Setup: 'clk_50'
 40. Fast 1200mV 0C Model Hold: 'PLL27MHz|altpll_component|auto_generated|pll1|clk[0]'
 41. Fast 1200mV 0C Model Hold: 'clock_divisor:divisor|clk_out_reg'
 42. Fast 1200mV 0C Model Hold: 'clk_50'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; gerador                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk_50                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk_50 }                                               ;
; clock_divisor:divisor|clk_out_reg                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clock_divisor:divisor|clk_out_reg }                    ;
; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 37.037 ; 27.0 MHz   ; 0.000 ; 18.518 ; 50.00      ; 50        ; 27          ;       ;        ;           ;            ; false    ; clk_50 ; PLL27MHz|altpll_component|auto_generated|pll1|inclk[0] ; { PLL27MHz|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 312.11 MHz ; 250.0 MHz       ; clk_50                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
; 324.89 MHz ; 324.89 MHz      ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 386.4 MHz  ; 386.4 MHz       ; clock_divisor:divisor|clk_out_reg                    ;                                                               ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock_divisor:divisor|clk_out_reg                    ; -1.588 ; -9.602        ;
; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.669 ; -0.669        ;
; clk_50                                               ; -0.564 ; -0.564        ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.219 ; -0.219        ;
; clock_divisor:divisor|clk_out_reg                    ; 0.409  ; 0.000         ;
; clk_50                                               ; 0.894  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock_divisor:divisor|clk_out_reg                    ; -1.285 ; -11.565       ;
; clk_50                                               ; 9.633  ; 0.000         ;
; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 18.229 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divisor:divisor|clk_out_reg'                                                                                  ;
+--------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.588 ; counter[1] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 2.507      ;
; -1.501 ; counter[0] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 2.420      ;
; -1.470 ; counter[3] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 2.389      ;
; -1.380 ; counter[2] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 2.299      ;
; -1.357 ; counter[0] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 2.276      ;
; -1.342 ; counter[5] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 2.261      ;
; -1.341 ; counter[0] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 2.260      ;
; -1.330 ; counter[1] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 2.249      ;
; -1.301 ; counter[1] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 2.220      ;
; -1.251 ; counter[4] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 2.170      ;
; -1.232 ; counter[2] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 2.151      ;
; -1.216 ; counter[2] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 2.135      ;
; -1.205 ; counter[7] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 2.124      ;
; -1.193 ; counter[1] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 2.112      ;
; -1.183 ; counter[3] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 2.102      ;
; -1.117 ; counter[6] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 2.036      ;
; -1.112 ; counter[0] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 2.031      ;
; -1.106 ; counter[0] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 2.025      ;
; -1.097 ; counter[1] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 2.016      ;
; -1.086 ; counter[4] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 2.005      ;
; -1.078 ; counter[1] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.997      ;
; -1.010 ; counter[0] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.929      ;
; -0.987 ; counter[2] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.906      ;
; -0.979 ; counter[3] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.898      ;
; -0.965 ; counter[1] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.884      ;
; -0.960 ; counter[3] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.879      ;
; -0.937 ; counter[5] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.856      ;
; -0.935 ; counter[5] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.854      ;
; -0.934 ; counter[5] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.853      ;
; -0.895 ; counter[4] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.814      ;
; -0.889 ; counter[2] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.808      ;
; -0.881 ; counter[3] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.800      ;
; -0.878 ; counter[0] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.797      ;
; -0.857 ; counter[4] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.776      ;
; -0.851 ; counter[5] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.770      ;
; -0.847 ; counter[3] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.766      ;
; -0.832 ; counter[5] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.751      ;
; -0.760 ; counter[4] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.679      ;
; -0.757 ; counter[2] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.676      ;
; -0.748 ; counter[4] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.667      ;
; -0.725 ; counter[6] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.644      ;
; -0.725 ; counter[3] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.644      ;
; -0.716 ; counter[0] ; counter[1] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.635      ;
; -0.701 ; counter[7] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.620      ;
; -0.700 ; counter[7] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.619      ;
; -0.699 ; counter[7] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.618      ;
; -0.598 ; counter[2] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.517      ;
; -0.583 ; counter[6] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.502      ;
; -0.582 ; counter[6] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.501      ;
; -0.581 ; counter[6] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.500      ;
; -0.426 ; counter[8] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.345      ;
; -0.247 ; counter[4] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.166      ;
; -0.245 ; counter[6] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.164      ;
; -0.233 ; counter[0] ; counter[0] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.152      ;
; -0.224 ; counter[7] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.143      ;
; -0.211 ; counter[1] ; counter[1] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.130      ;
; -0.198 ; counter[8] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.117      ;
; -0.197 ; counter[8] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 1.116      ;
; -0.072 ; counter[8] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.079     ; 0.991      ;
+--------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL27MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+--------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.669 ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg                    ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.116     ; 0.734      ;
; -0.663 ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg                    ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.116     ; 0.728      ;
; 33.959 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.995      ;
; 33.971 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.983      ;
; 33.975 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.980      ;
; 33.981 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.973      ;
; 33.987 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.968      ;
; 34.016 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.938      ;
; 34.028 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.926      ;
; 34.061 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.894      ;
; 34.066 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.888      ;
; 34.069 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.886      ;
; 34.072 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.882      ;
; 34.073 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.882      ;
; 34.088 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.867      ;
; 34.090 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.864      ;
; 34.103 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.851      ;
; 34.106 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.849      ;
; 34.147 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.807      ;
; 34.154 ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.800      ;
; 34.175 ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.779      ;
; 34.187 ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.767      ;
; 34.192 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.763      ;
; 34.195 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.759      ;
; 34.215 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.739      ;
; 34.230 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.724      ;
; 34.231 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.724      ;
; 34.236 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.719      ;
; 34.241 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.713      ;
; 34.242 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.712      ;
; 34.248 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.707      ;
; 34.268 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.686      ;
; 34.269 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.685      ;
; 34.271 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.683      ;
; 34.272 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.682      ;
; 34.272 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.682      ;
; 34.278 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.676      ;
; 34.280 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.674      ;
; 34.303 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.651      ;
; 34.306 ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.648      ;
; 34.311 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.643      ;
; 34.317 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.638      ;
; 34.321 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.634      ;
; 34.323 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.631      ;
; 34.329 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.626      ;
; 34.336 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.619      ;
; 34.348 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.607      ;
; 34.349 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.606      ;
; 34.367 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.588      ;
; 34.422 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.533      ;
; 34.423 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.532      ;
; 34.426 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.528      ;
; 34.435 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.520      ;
; 34.451 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.503      ;
; 34.480 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.475      ;
; 34.485 ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.470      ;
; 34.505 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.449      ;
; 34.506 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.448      ;
; 34.507 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.447      ;
; 34.510 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.444      ;
; 34.516 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.438      ;
; 34.524 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.430      ;
; 34.540 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.415      ;
; 34.577 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.377      ;
; 34.581 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.373      ;
; 34.623 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.332      ;
; 34.625 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.330      ;
; 34.626 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.329      ;
; 34.626 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.329      ;
; 34.635 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.320      ;
; 34.635 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.320      ;
; 34.637 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.318      ;
; 34.638 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.317      ;
; 34.643 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.312      ;
; 34.643 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.312      ;
; 34.643 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.312      ;
; 34.644 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.311      ;
; 34.644 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.311      ;
; 34.645 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.310      ;
; 34.645 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.310      ;
; 34.648 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.307      ;
; 34.649 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.306      ;
; 34.665 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.290      ;
; 34.675 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.279      ;
; 34.691 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.080     ; 2.264      ;
; 34.709 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.245      ;
; 34.718 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.236      ;
; 34.719 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.235      ;
; 34.721 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.233      ;
; 34.722 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.232      ;
; 34.728 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.226      ;
; 34.730 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.224      ;
; 34.740 ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.214      ;
; 34.750 ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.204      ;
; 34.751 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.203      ;
; 34.761 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.193      ;
; 34.762 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.192      ;
; 34.763 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.191      ;
; 34.766 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.188      ;
; 34.767 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.081     ; 2.187      ;
+--------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -0.564 ; counter[3]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.526      ; 2.118      ;
; -0.558 ; counter[2]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.526      ; 2.112      ;
; -0.538 ; counter[7]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.526      ; 2.092      ;
; -0.532 ; counter[6]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.526      ; 2.086      ;
; -0.528 ; counter[8]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.526      ; 2.082      ;
; -0.523 ; counter[4]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.526      ; 2.077      ;
; -0.503 ; counter[1]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.526      ; 2.057      ;
; -0.459 ; counter[5]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.526      ; 2.013      ;
; -0.432 ; counter[0]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.526      ; 1.986      ;
; 16.796 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[11]                         ; clk_50                            ; clk_50      ; 20.000       ; -0.077     ; 3.049      ;
; 16.796 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[10]                         ; clk_50                            ; clk_50      ; 20.000       ; -0.077     ; 3.049      ;
; 16.796 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[9]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.077     ; 3.049      ;
; 16.796 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[8]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.077     ; 3.049      ;
; 16.796 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[7]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.077     ; 3.049      ;
; 16.796 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[6]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.077     ; 3.049      ;
; 16.796 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[5]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.077     ; 3.049      ;
; 16.796 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[4]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.077     ; 3.049      ;
; 16.796 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[3]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.077     ; 3.049      ;
; 16.796 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[2]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.077     ; 3.049      ;
; 16.796 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[1]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.077     ; 3.049      ;
; 16.796 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[0]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.077     ; 3.049      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL27MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+--------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.219 ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg                    ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 0.669      ;
; -0.212 ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg                    ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 0.676      ;
; 0.643  ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.644  ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.653  ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[5]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.919      ;
; 0.658  ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[1]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.676  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[0]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.942      ;
; 0.791  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.836  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.103      ;
; 0.837  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.104      ;
; 0.840  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.107      ;
; 0.840  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.107      ;
; 0.841  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.108      ;
; 0.841  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.108      ;
; 0.842  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.109      ;
; 0.960  ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.226      ;
; 0.969  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.236      ;
; 0.971  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.238      ;
; 0.976  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.243      ;
; 0.976  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.243      ;
; 0.978  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.245      ;
; 0.979  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.246      ;
; 0.984  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[1]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.250      ;
; 1.073  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.340      ;
; 1.076  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.343      ;
; 1.096  ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.362      ;
; 1.100  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.367      ;
; 1.101  ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.367      ;
; 1.121  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.388      ;
; 1.122  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.389      ;
; 1.125  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.125  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.126  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.126  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.127  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.155  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[5]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.421      ;
; 1.180  ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.446      ;
; 1.185  ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.451      ;
; 1.185  ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.451      ;
; 1.217  ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.483      ;
; 1.222  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[5]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.488      ;
; 1.236  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[5]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.502      ;
; 1.250  ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.516      ;
; 1.255  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.522      ;
; 1.256  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[5]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.522      ;
; 1.261  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.528      ;
; 1.262  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.529      ;
; 1.265  ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.531      ;
; 1.268  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.535      ;
; 1.269  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.536      ;
; 1.271  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.538      ;
; 1.272  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.539      ;
; 1.311  ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.577      ;
; 1.316  ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.582      ;
; 1.319  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[5]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.585      ;
; 1.343  ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.609      ;
; 1.348  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.615      ;
; 1.348  ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.614      ;
; 1.350  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.617      ;
; 1.355  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.622      ;
; 1.355  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.622      ;
; 1.357  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.624      ;
; 1.358  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.625      ;
; 1.361  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.628      ;
; 1.376  ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.642      ;
; 1.381  ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.647      ;
; 1.391  ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.657      ;
; 1.395  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.662      ;
; 1.396  ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.662      ;
; 1.407  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.673      ;
; 1.474  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.740      ;
; 1.479  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.746      ;
; 1.488  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.754      ;
; 1.508  ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.775      ;
; 1.508  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.774      ;
; 1.521  ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.788      ;
; 1.533  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.799      ;
; 1.538  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.804      ;
; 1.562  ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.829      ;
; 1.566  ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.833      ;
; 1.571  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.837      ;
; 1.593  ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.860      ;
; 1.600  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.866      ;
; 1.605  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.871      ;
; 1.614  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.880      ;
; 1.619  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.885      ;
; 1.630  ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.897      ;
; 1.634  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.900      ;
; 1.642  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.908      ;
; 1.679  ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.946      ;
; 1.683  ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.950      ;
; 1.697  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.963      ;
; 1.703  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.969      ;
; 1.720  ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.987      ;
; 1.721  ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.988      ;
; 1.723  ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.990      ;
; 1.725  ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.992      ;
; 1.725  ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.992      ;
; 1.726  ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.993      ;
+--------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divisor:divisor|clk_out_reg'                                                                                  ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.409 ; counter[8] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 0.674      ;
; 0.623 ; counter[8] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 0.888      ;
; 0.657 ; counter[1] ; counter[1] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 0.922      ;
; 0.666 ; counter[7] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 0.931      ;
; 0.671 ; counter[6] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 0.936      ;
; 0.671 ; counter[4] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 0.936      ;
; 0.685 ; counter[0] ; counter[0] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 0.950      ;
; 0.722 ; counter[8] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 0.987      ;
; 0.723 ; counter[8] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 0.988      ;
; 0.963 ; counter[2] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.228      ;
; 0.965 ; counter[2] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.230      ;
; 0.983 ; counter[3] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.248      ;
; 0.986 ; counter[5] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.251      ;
; 0.989 ; counter[0] ; counter[1] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.254      ;
; 0.998 ; counter[6] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.263      ;
; 1.002 ; counter[2] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.267      ;
; 1.003 ; counter[4] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.268      ;
; 1.016 ; counter[5] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.281      ;
; 1.101 ; counter[1] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.366      ;
; 1.107 ; counter[2] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.372      ;
; 1.107 ; counter[5] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.372      ;
; 1.108 ; counter[6] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.373      ;
; 1.109 ; counter[3] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.374      ;
; 1.114 ; counter[2] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.379      ;
; 1.116 ; counter[6] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.381      ;
; 1.116 ; counter[6] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.381      ;
; 1.118 ; counter[6] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.383      ;
; 1.120 ; counter[0] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.385      ;
; 1.124 ; counter[4] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.389      ;
; 1.128 ; counter[2] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.393      ;
; 1.135 ; counter[3] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.400      ;
; 1.217 ; counter[3] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.482      ;
; 1.218 ; counter[3] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.483      ;
; 1.227 ; counter[1] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.492      ;
; 1.230 ; counter[7] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.495      ;
; 1.230 ; counter[3] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.495      ;
; 1.238 ; counter[7] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.503      ;
; 1.238 ; counter[7] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.503      ;
; 1.240 ; counter[7] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.505      ;
; 1.243 ; counter[1] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.508      ;
; 1.244 ; counter[1] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.509      ;
; 1.246 ; counter[0] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.511      ;
; 1.249 ; counter[2] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.514      ;
; 1.275 ; counter[4] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.540      ;
; 1.277 ; counter[4] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.542      ;
; 1.340 ; counter[0] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.605      ;
; 1.348 ; counter[1] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.613      ;
; 1.352 ; counter[3] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.617      ;
; 1.355 ; counter[5] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.620      ;
; 1.361 ; counter[5] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.626      ;
; 1.363 ; counter[5] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.628      ;
; 1.367 ; counter[0] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.632      ;
; 1.378 ; counter[1] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.643      ;
; 1.384 ; counter[1] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.649      ;
; 1.419 ; counter[4] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.684      ;
; 1.426 ; counter[4] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.691      ;
; 1.513 ; counter[0] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.778      ;
; 1.519 ; counter[0] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.784      ;
; 1.520 ; counter[0] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.079      ; 1.785      ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.894 ; counter[0]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.763      ; 1.909      ;
; 0.909 ; counter[5]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.763      ; 1.924      ;
; 0.949 ; counter[1]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.763      ; 1.964      ;
; 0.968 ; counter[4]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.763      ; 1.983      ;
; 0.973 ; counter[8]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.763      ; 1.988      ;
; 0.983 ; counter[6]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.763      ; 1.998      ;
; 0.983 ; counter[7]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.763      ; 1.998      ;
; 1.007 ; counter[2]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.763      ; 2.022      ;
; 1.011 ; counter[3]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.763      ; 2.026      ;
; 2.749 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[11]                         ; clk_50                            ; clk_50      ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[10]                         ; clk_50                            ; clk_50      ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[9]                          ; clk_50                            ; clk_50      ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[8]                          ; clk_50                            ; clk_50      ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[7]                          ; clk_50                            ; clk_50      ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[6]                          ; clk_50                            ; clk_50      ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[5]                          ; clk_50                            ; clk_50      ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[4]                          ; clk_50                            ; clk_50      ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[3]                          ; clk_50                            ; clk_50      ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[2]                          ; clk_50                            ; clk_50      ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[1]                          ; clk_50                            ; clk_50      ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[0]                          ; clk_50                            ; clk_50      ; 0.000        ; -0.001     ; 2.934      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                   ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 344.0 MHz  ; 250.0 MHz       ; clk_50                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
; 357.91 MHz ; 357.91 MHz      ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 430.66 MHz ; 430.66 MHz      ; clock_divisor:divisor|clk_out_reg                    ;                                                               ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock_divisor:divisor|clk_out_reg                    ; -1.322 ; -7.712        ;
; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.492 ; -0.492        ;
; clk_50                                               ; -0.429 ; -0.429        ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.321 ; -0.321        ;
; clock_divisor:divisor|clk_out_reg                    ; 0.367  ; 0.000         ;
; clk_50                                               ; 0.786  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock_divisor:divisor|clk_out_reg                    ; -1.285 ; -11.565       ;
; clk_50                                               ; 9.651  ; 0.000         ;
; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 18.230 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divisor:divisor|clk_out_reg'                                                                                   ;
+--------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.322 ; counter[1] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 2.251      ;
; -1.246 ; counter[0] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 2.175      ;
; -1.219 ; counter[3] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 2.148      ;
; -1.140 ; counter[2] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 2.069      ;
; -1.117 ; counter[0] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 2.046      ;
; -1.115 ; counter[0] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 2.044      ;
; -1.106 ; counter[5] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 2.035      ;
; -1.080 ; counter[1] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 2.009      ;
; -1.048 ; counter[1] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.977      ;
; -1.026 ; counter[4] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.955      ;
; -1.007 ; counter[2] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.936      ;
; -1.005 ; counter[2] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.934      ;
; -0.985 ; counter[7] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.914      ;
; -0.975 ; counter[1] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.904      ;
; -0.945 ; counter[3] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.874      ;
; -0.909 ; counter[6] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.838      ;
; -0.899 ; counter[0] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.828      ;
; -0.897 ; counter[0] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.826      ;
; -0.891 ; counter[4] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.820      ;
; -0.874 ; counter[1] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.803      ;
; -0.845 ; counter[1] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.774      ;
; -0.798 ; counter[0] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.727      ;
; -0.787 ; counter[2] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.716      ;
; -0.771 ; counter[3] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.700      ;
; -0.758 ; counter[1] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.687      ;
; -0.742 ; counter[3] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.671      ;
; -0.740 ; counter[5] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.669      ;
; -0.738 ; counter[5] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.667      ;
; -0.738 ; counter[5] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.667      ;
; -0.708 ; counter[4] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.637      ;
; -0.692 ; counter[2] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.621      ;
; -0.692 ; counter[3] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.621      ;
; -0.682 ; counter[0] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.611      ;
; -0.673 ; counter[4] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.602      ;
; -0.658 ; counter[5] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.587      ;
; -0.655 ; counter[3] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.584      ;
; -0.629 ; counter[5] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.558      ;
; -0.578 ; counter[4] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.507      ;
; -0.577 ; counter[4] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.506      ;
; -0.576 ; counter[2] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.505      ;
; -0.562 ; counter[3] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.491      ;
; -0.557 ; counter[6] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.486      ;
; -0.549 ; counter[0] ; counter[1] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.478      ;
; -0.543 ; counter[7] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.472      ;
; -0.542 ; counter[7] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.471      ;
; -0.541 ; counter[7] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.470      ;
; -0.433 ; counter[2] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.362      ;
; -0.431 ; counter[6] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.360      ;
; -0.430 ; counter[6] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.359      ;
; -0.429 ; counter[6] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.358      ;
; -0.290 ; counter[8] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.219      ;
; -0.117 ; counter[4] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.046      ;
; -0.116 ; counter[6] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.045      ;
; -0.105 ; counter[0] ; counter[0] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.034      ;
; -0.104 ; counter[7] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.033      ;
; -0.093 ; counter[1] ; counter[1] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.022      ;
; -0.080 ; counter[8] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.009      ;
; -0.079 ; counter[8] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 1.008      ;
; 0.037  ; counter[8] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.070     ; 0.892      ;
+--------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL27MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+--------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.492 ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg                    ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.004      ; 0.659      ;
; -0.486 ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg                    ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.004      ; 0.653      ;
; 34.243 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.721      ;
; 34.273 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.691      ;
; 34.275 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.689      ;
; 34.283 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.681      ;
; 34.285 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.679      ;
; 34.324 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.640      ;
; 34.326 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.638      ;
; 34.342 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.622      ;
; 34.342 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.622      ;
; 34.357 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.607      ;
; 34.359 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.605      ;
; 34.388 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.576      ;
; 34.389 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.575      ;
; 34.399 ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.565      ;
; 34.399 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.565      ;
; 34.404 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.560      ;
; 34.414 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.550      ;
; 34.440 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.524      ;
; 34.462 ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.502      ;
; 34.464 ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.500      ;
; 34.470 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.494      ;
; 34.473 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.491      ;
; 34.477 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.487      ;
; 34.504 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.460      ;
; 34.513 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.451      ;
; 34.513 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.451      ;
; 34.514 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.450      ;
; 34.515 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.449      ;
; 34.515 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.449      ;
; 34.527 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.437      ;
; 34.527 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.437      ;
; 34.529 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.435      ;
; 34.529 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.435      ;
; 34.530 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.434      ;
; 34.535 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.429      ;
; 34.537 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.427      ;
; 34.554 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.410      ;
; 34.558 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.406      ;
; 34.569 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.395      ;
; 34.578 ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.386      ;
; 34.582 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.382      ;
; 34.584 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.380      ;
; 34.584 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.380      ;
; 34.588 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.376      ;
; 34.629 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.335      ;
; 34.644 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.320      ;
; 34.644 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.320      ;
; 34.655 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.309      ;
; 34.658 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.306      ;
; 34.659 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.305      ;
; 34.675 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.289      ;
; 34.692 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.272      ;
; 34.693 ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.271      ;
; 34.705 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.259      ;
; 34.766 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.198      ;
; 34.771 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.193      ;
; 34.773 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.191      ;
; 34.773 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.191      ;
; 34.777 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.187      ;
; 34.799 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.073     ; 2.164      ;
; 34.809 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.073     ; 2.154      ;
; 34.811 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.073     ; 2.152      ;
; 34.840 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.124      ;
; 34.840 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.073     ; 2.123      ;
; 34.842 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.122      ;
; 34.843 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.121      ;
; 34.844 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.120      ;
; 34.844 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.120      ;
; 34.846 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.118      ;
; 34.847 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.117      ;
; 34.852 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.112      ;
; 34.852 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.112      ;
; 34.853 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.111      ;
; 34.854 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.110      ;
; 34.854 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.110      ;
; 34.854 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.110      ;
; 34.854 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.110      ;
; 34.858 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.106      ;
; 34.858 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.106      ;
; 34.883 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.073     ; 2.080      ;
; 34.910 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.073     ; 2.053      ;
; 34.927 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.073     ; 2.036      ;
; 34.944 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.073     ; 2.019      ;
; 34.951 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.013      ;
; 34.951 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.013      ;
; 34.953 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.011      ;
; 34.954 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.010      ;
; 34.954 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.073     ; 2.009      ;
; 34.959 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.005      ;
; 34.961 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 2.003      ;
; 34.967 ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.073     ; 1.996      ;
; 34.986 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 1.978      ;
; 34.987 ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 1.977      ;
; 34.988 ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 1.976      ;
; 34.988 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 1.976      ;
; 34.988 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 1.976      ;
; 34.988 ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.073     ; 1.975      ;
; 34.989 ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.072     ; 1.975      ;
+--------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -0.429 ; counter[3]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.502      ; 1.951      ;
; -0.423 ; counter[2]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.502      ; 1.945      ;
; -0.410 ; counter[7]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.502      ; 1.932      ;
; -0.401 ; counter[6]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.502      ; 1.923      ;
; -0.392 ; counter[8]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.502      ; 1.914      ;
; -0.389 ; counter[4]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.502      ; 1.911      ;
; -0.374 ; counter[1]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.502      ; 1.896      ;
; -0.341 ; counter[5]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.502      ; 1.863      ;
; -0.331 ; counter[0]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.502      ; 1.853      ;
; 17.093 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[11]                         ; clk_50                            ; clk_50      ; 20.000       ; -0.075     ; 2.763      ;
; 17.093 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[10]                         ; clk_50                            ; clk_50      ; 20.000       ; -0.075     ; 2.763      ;
; 17.093 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[9]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.075     ; 2.763      ;
; 17.093 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[8]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.075     ; 2.763      ;
; 17.093 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[7]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.075     ; 2.763      ;
; 17.093 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[6]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.075     ; 2.763      ;
; 17.093 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[5]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.075     ; 2.763      ;
; 17.093 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[4]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.075     ; 2.763      ;
; 17.093 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[3]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.075     ; 2.763      ;
; 17.093 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[2]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.075     ; 2.763      ;
; 17.093 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[1]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.075     ; 2.763      ;
; 17.093 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[0]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.075     ; 2.763      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL27MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+--------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.321 ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg                    ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 0.597      ;
; -0.306 ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg                    ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 0.612      ;
; 0.586  ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.830      ;
; 0.587  ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.831      ;
; 0.595  ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[5]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.839      ;
; 0.601  ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.845      ;
; 0.601  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[1]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.845      ;
; 0.617  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[0]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.861      ;
; 0.714  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.765  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.008      ;
; 0.766  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.009      ;
; 0.769  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.012      ;
; 0.770  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.013      ;
; 0.770  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.013      ;
; 0.771  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.014      ;
; 0.771  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.014      ;
; 0.874  ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.118      ;
; 0.883  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.126      ;
; 0.885  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.128      ;
; 0.886  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[1]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.130      ;
; 0.890  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.133      ;
; 0.890  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.133      ;
; 0.892  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.135      ;
; 0.893  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.136      ;
; 0.987  ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.231      ;
; 0.988  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.231      ;
; 0.991  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.234      ;
; 0.998  ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.242      ;
; 1.008  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.251      ;
; 1.034  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 1.035  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.038  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.282      ;
; 1.039  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.283      ;
; 1.039  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.283      ;
; 1.040  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.284      ;
; 1.040  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.284      ;
; 1.041  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[5]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.051  ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.059  ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.302      ;
; 1.091  ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.335      ;
; 1.092  ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.335      ;
; 1.097  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[5]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.341      ;
; 1.106  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[5]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.350      ;
; 1.112  ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.355      ;
; 1.120  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[5]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.363      ;
; 1.146  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.148  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.391      ;
; 1.150  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.394      ;
; 1.152  ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.395      ;
; 1.153  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.154  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.397      ;
; 1.156  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.399      ;
; 1.157  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.400      ;
; 1.169  ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.412      ;
; 1.172  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[5]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.415      ;
; 1.201  ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.445      ;
; 1.208  ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.451      ;
; 1.212  ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.456      ;
; 1.222  ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.465      ;
; 1.240  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.484      ;
; 1.242  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.486      ;
; 1.247  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.491      ;
; 1.247  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.491      ;
; 1.249  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.493      ;
; 1.250  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.494      ;
; 1.259  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.502      ;
; 1.259  ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.502      ;
; 1.260  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.504      ;
; 1.261  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.504      ;
; 1.262  ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.505      ;
; 1.273  ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.516      ;
; 1.317  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.561      ;
; 1.326  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.570      ;
; 1.340  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.583      ;
; 1.365  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.609      ;
; 1.371  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.614      ;
; 1.374  ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.617      ;
; 1.392  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.635      ;
; 1.397  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.640      ;
; 1.409  ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.652      ;
; 1.427  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.671      ;
; 1.430  ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.673      ;
; 1.433  ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.676      ;
; 1.436  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.680      ;
; 1.438  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.682      ;
; 1.447  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.691      ;
; 1.449  ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.692      ;
; 1.450  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.693      ;
; 1.487  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.730      ;
; 1.492  ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.736      ;
; 1.502  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.745      ;
; 1.535  ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.779      ;
; 1.544  ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.788      ;
; 1.545  ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.789      ;
; 1.546  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.789      ;
; 1.549  ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.793      ;
; 1.549  ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.793      ;
; 1.549  ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.793      ;
; 1.550  ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.794      ;
; 1.551  ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.795      ;
+--------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divisor:divisor|clk_out_reg'                                                                                   ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.367 ; counter[8] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 0.608      ;
; 0.575 ; counter[8] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 0.816      ;
; 0.601 ; counter[1] ; counter[1] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 0.842      ;
; 0.609 ; counter[7] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 0.850      ;
; 0.614 ; counter[6] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 0.855      ;
; 0.614 ; counter[4] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 0.855      ;
; 0.627 ; counter[0] ; counter[0] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 0.868      ;
; 0.656 ; counter[8] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 0.897      ;
; 0.657 ; counter[8] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 0.898      ;
; 0.880 ; counter[2] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.121      ;
; 0.882 ; counter[2] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.123      ;
; 0.894 ; counter[0] ; counter[1] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.135      ;
; 0.895 ; counter[3] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.136      ;
; 0.900 ; counter[5] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.141      ;
; 0.902 ; counter[6] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.143      ;
; 0.912 ; counter[2] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.153      ;
; 0.913 ; counter[4] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.154      ;
; 0.935 ; counter[5] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.176      ;
; 0.997 ; counter[1] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.238      ;
; 0.999 ; counter[5] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.240      ;
; 1.000 ; counter[2] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.241      ;
; 1.000 ; counter[6] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.241      ;
; 1.005 ; counter[3] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.246      ;
; 1.006 ; counter[2] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.247      ;
; 1.007 ; counter[6] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.248      ;
; 1.008 ; counter[6] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.249      ;
; 1.009 ; counter[6] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.250      ;
; 1.012 ; counter[4] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.253      ;
; 1.015 ; counter[0] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.256      ;
; 1.022 ; counter[2] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.263      ;
; 1.040 ; counter[3] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.281      ;
; 1.104 ; counter[3] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.345      ;
; 1.107 ; counter[1] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.348      ;
; 1.112 ; counter[7] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.353      ;
; 1.115 ; counter[3] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.356      ;
; 1.116 ; counter[3] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.357      ;
; 1.119 ; counter[7] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.360      ;
; 1.120 ; counter[7] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.361      ;
; 1.121 ; counter[7] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.362      ;
; 1.121 ; counter[2] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.362      ;
; 1.125 ; counter[0] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.366      ;
; 1.146 ; counter[1] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.387      ;
; 1.147 ; counter[1] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.388      ;
; 1.167 ; counter[4] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.408      ;
; 1.169 ; counter[4] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.410      ;
; 1.206 ; counter[1] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.447      ;
; 1.224 ; counter[0] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.465      ;
; 1.226 ; counter[0] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.467      ;
; 1.233 ; counter[5] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.474      ;
; 1.236 ; counter[3] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.477      ;
; 1.239 ; counter[5] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.480      ;
; 1.241 ; counter[5] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.482      ;
; 1.267 ; counter[1] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.508      ;
; 1.273 ; counter[1] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.514      ;
; 1.287 ; counter[4] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.528      ;
; 1.293 ; counter[4] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.534      ;
; 1.388 ; counter[0] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.629      ;
; 1.394 ; counter[0] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.635      ;
; 1.395 ; counter[0] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.070      ; 1.636      ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.786 ; counter[0]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.718      ; 1.735      ;
; 0.808 ; counter[5]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.718      ; 1.757      ;
; 0.850 ; counter[1]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.718      ; 1.799      ;
; 0.872 ; counter[4]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.718      ; 1.821      ;
; 0.872 ; counter[8]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.718      ; 1.821      ;
; 0.873 ; counter[6]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.718      ; 1.822      ;
; 0.881 ; counter[7]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.718      ; 1.830      ;
; 0.900 ; counter[2]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.718      ; 1.849      ;
; 0.905 ; counter[3]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.718      ; 1.854      ;
; 2.483 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[11]                         ; clk_50                            ; clk_50      ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[10]                         ; clk_50                            ; clk_50      ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[9]                          ; clk_50                            ; clk_50      ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[8]                          ; clk_50                            ; clk_50      ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[7]                          ; clk_50                            ; clk_50      ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[6]                          ; clk_50                            ; clk_50      ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[5]                          ; clk_50                            ; clk_50      ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[4]                          ; clk_50                            ; clk_50      ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[3]                          ; clk_50                            ; clk_50      ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[2]                          ; clk_50                            ; clk_50      ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[1]                          ; clk_50                            ; clk_50      ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[0]                          ; clk_50                            ; clk_50      ; 0.000        ; 0.006      ; 2.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.413 ; -0.413        ;
; clock_divisor:divisor|clk_out_reg                    ; -0.260 ; -0.625        ;
; clk_50                                               ; 0.130  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.134 ; -0.134        ;
; clock_divisor:divisor|clk_out_reg                    ; 0.190  ; 0.000         ;
; clk_50                                               ; 0.366  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock_divisor:divisor|clk_out_reg                    ; -1.000 ; -9.000        ;
; clk_50                                               ; 9.375  ; 0.000         ;
; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 18.299 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL27MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+--------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.413 ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg                    ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.106     ; 0.350      ;
; -0.395 ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg                    ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.106     ; 0.332      ;
; 35.518 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.464      ;
; 35.528 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.454      ;
; 35.529 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.453      ;
; 35.539 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.443      ;
; 35.548 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.434      ;
; 35.554 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.428      ;
; 35.559 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.423      ;
; 35.565 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.417      ;
; 35.570 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.412      ;
; 35.575 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.407      ;
; 35.575 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.407      ;
; 35.576 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.406      ;
; 35.584 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.398      ;
; 35.587 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.395      ;
; 35.589 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.393      ;
; 35.594 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.388      ;
; 35.614 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.368      ;
; 35.629 ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.353      ;
; 35.629 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.353      ;
; 35.640 ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.342      ;
; 35.642 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.340      ;
; 35.651 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.331      ;
; 35.652 ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.330      ;
; 35.656 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.326      ;
; 35.661 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.321      ;
; 35.662 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.320      ;
; 35.667 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.315      ;
; 35.667 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.315      ;
; 35.668 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.314      ;
; 35.670 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.312      ;
; 35.671 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.311      ;
; 35.673 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.309      ;
; 35.677 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.305      ;
; 35.679 ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.303      ;
; 35.681 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.301      ;
; 35.695 ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.287      ;
; 35.700 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.282      ;
; 35.707 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.275      ;
; 35.709 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.273      ;
; 35.709 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.273      ;
; 35.711 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.271      ;
; 35.712 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.270      ;
; 35.716 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.266      ;
; 35.726 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.256      ;
; 35.726 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.256      ;
; 35.728 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.254      ;
; 35.744 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.238      ;
; 35.753 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.229      ;
; 35.761 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.221      ;
; 35.764 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.218      ;
; 35.777 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.205      ;
; 35.779 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.203      ;
; 35.787 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.195      ;
; 35.789 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.193      ;
; 35.789 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.193      ;
; 35.790 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.192      ;
; 35.794 ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.188      ;
; 35.797 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.185      ;
; 35.798 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.184      ;
; 35.807 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.175      ;
; 35.809 ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.173      ;
; 35.827 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.155      ;
; 35.855 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.127      ;
; 35.861 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.121      ;
; 35.866 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.116      ;
; 35.871 ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.111      ;
; 35.885 ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.097      ;
; 35.890 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.092      ;
; 35.891 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.091      ;
; 35.891 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.091      ;
; 35.892 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.090      ;
; 35.893 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.089      ;
; 35.893 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.089      ;
; 35.893 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.089      ;
; 35.894 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.088      ;
; 35.894 ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.088      ;
; 35.895 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.087      ;
; 35.896 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.086      ;
; 35.900 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.082      ;
; 35.902 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.080      ;
; 35.902 ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.080      ;
; 35.902 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.080      ;
; 35.903 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.079      ;
; 35.904 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.078      ;
; 35.904 ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.078      ;
; 35.904 ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.078      ;
; 35.904 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.078      ;
; 35.904 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.078      ;
; 35.908 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.074      ;
; 35.908 ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.074      ;
; 35.908 ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.074      ;
; 35.911 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.071      ;
; 35.913 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.069      ;
; 35.913 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.069      ;
; 35.918 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.064      ;
; 35.918 ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.064      ;
; 35.929 ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.053      ;
; 35.930 ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 37.037       ; -0.042     ; 1.052      ;
+--------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divisor:divisor|clk_out_reg'                                                                                   ;
+--------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.260 ; counter[1] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 1.207      ;
; -0.216 ; counter[0] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 1.163      ;
; -0.201 ; counter[3] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 1.148      ;
; -0.156 ; counter[2] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 1.103      ;
; -0.138 ; counter[5] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 1.085      ;
; -0.133 ; counter[1] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 1.080      ;
; -0.130 ; counter[1] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 1.077      ;
; -0.123 ; counter[0] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 1.070      ;
; -0.120 ; counter[0] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 1.067      ;
; -0.087 ; counter[4] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 1.034      ;
; -0.071 ; counter[3] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 1.018      ;
; -0.063 ; counter[7] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 1.010      ;
; -0.060 ; counter[2] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 1.007      ;
; -0.057 ; counter[2] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 1.004      ;
; -0.056 ; counter[1] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 1.003      ;
; -0.034 ; counter[0] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.981      ;
; -0.025 ; counter[1] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.972      ;
; -0.021 ; counter[1] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.968      ;
; -0.018 ; counter[6] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.965      ;
; -0.015 ; counter[0] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.962      ;
; 0.012  ; counter[4] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.935      ;
; 0.023  ; counter[0] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.924      ;
; 0.034  ; counter[3] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.913      ;
; 0.038  ; counter[3] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.909      ;
; 0.045  ; counter[5] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.902      ;
; 0.046  ; counter[5] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.901      ;
; 0.046  ; counter[5] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.901      ;
; 0.047  ; counter[1] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.900      ;
; 0.048  ; counter[2] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.899      ;
; 0.072  ; counter[3] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.875      ;
; 0.079  ; counter[4] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.868      ;
; 0.083  ; counter[2] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.864      ;
; 0.091  ; counter[0] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.856      ;
; 0.097  ; counter[5] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.850      ;
; 0.101  ; counter[5] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.846      ;
; 0.106  ; counter[3] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.841      ;
; 0.117  ; counter[4] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.830      ;
; 0.149  ; counter[4] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.798      ;
; 0.151  ; counter[2] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.796      ;
; 0.152  ; counter[4] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.795      ;
; 0.162  ; counter[3] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.785      ;
; 0.184  ; counter[6] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.763      ;
; 0.189  ; counter[0] ; counter[1] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.758      ;
; 0.190  ; counter[7] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.757      ;
; 0.191  ; counter[7] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.756      ;
; 0.191  ; counter[7] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.756      ;
; 0.216  ; counter[2] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.731      ;
; 0.242  ; counter[6] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.705      ;
; 0.243  ; counter[6] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.704      ;
; 0.243  ; counter[6] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.704      ;
; 0.303  ; counter[8] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.644      ;
; 0.388  ; counter[4] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.559      ;
; 0.389  ; counter[6] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.558      ;
; 0.395  ; counter[0] ; counter[0] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.552      ;
; 0.400  ; counter[7] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.547      ;
; 0.407  ; counter[1] ; counter[1] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.540      ;
; 0.410  ; counter[8] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.537      ;
; 0.411  ; counter[8] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.536      ;
; 0.473  ; counter[8] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 1.000        ; -0.040     ; 0.474      ;
+--------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.130  ; counter[3]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.285      ; 1.154      ;
; 0.132  ; counter[2]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.285      ; 1.152      ;
; 0.147  ; counter[7]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.285      ; 1.137      ;
; 0.151  ; counter[6]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.285      ; 1.133      ;
; 0.152  ; counter[8]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.285      ; 1.132      ;
; 0.154  ; counter[4]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.285      ; 1.130      ;
; 0.166  ; counter[1]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.285      ; 1.118      ;
; 0.197  ; counter[5]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.285      ; 1.087      ;
; 0.207  ; counter[0]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 1.000        ; 0.285      ; 1.077      ;
; 18.676 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[11]                         ; clk_50                            ; clk_50      ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[10]                         ; clk_50                            ; clk_50      ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[9]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[8]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[7]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[6]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[5]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[4]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[3]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[2]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[1]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[0]                          ; clk_50                            ; clk_50      ; 20.000       ; -0.047     ; 1.232      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL27MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+--------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.134 ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg                    ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.307      ;
; -0.126 ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg   ; clock_divisor:divisor|clk_out_reg                    ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.315      ;
; 0.292  ; clock_divisor:divisor|clk_count[12] ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292  ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.298  ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[5]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.300  ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[1]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.308  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[0]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.434      ;
; 0.375  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.501      ;
; 0.382  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.508      ;
; 0.383  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.509      ;
; 0.385  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.511      ;
; 0.385  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.511      ;
; 0.386  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.512      ;
; 0.387  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.513      ;
; 0.387  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.513      ;
; 0.441  ; clock_divisor:divisor|clk_count[11] ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.567      ;
; 0.443  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.569      ;
; 0.445  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.571      ;
; 0.450  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.576      ;
; 0.451  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.577      ;
; 0.452  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.578      ;
; 0.453  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.579      ;
; 0.457  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[1]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.583      ;
; 0.486  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.612      ;
; 0.491  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.617      ;
; 0.506  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.632      ;
; 0.507  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.633      ;
; 0.509  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.635      ;
; 0.509  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.635      ;
; 0.509  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.635      ;
; 0.510  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.636      ;
; 0.511  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.637      ;
; 0.511  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.637      ;
; 0.512  ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.638      ;
; 0.515  ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.641      ;
; 0.529  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[5]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.655      ;
; 0.536  ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.662      ;
; 0.539  ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.665      ;
; 0.539  ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.665      ;
; 0.575  ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.701      ;
; 0.576  ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.702      ;
; 0.578  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[5]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.704      ;
; 0.579  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[5]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.705      ;
; 0.583  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.709      ;
; 0.588  ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.714      ;
; 0.589  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.715      ;
; 0.589  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[5]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.715      ;
; 0.591  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.717      ;
; 0.597  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.723      ;
; 0.598  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.724      ;
; 0.599  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.725      ;
; 0.600  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.726      ;
; 0.605  ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.731      ;
; 0.608  ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.734      ;
; 0.608  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[5]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.734      ;
; 0.614  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.740      ;
; 0.615  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.741      ;
; 0.616  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.742      ;
; 0.621  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.747      ;
; 0.622  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.748      ;
; 0.623  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.749      ;
; 0.624  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.750      ;
; 0.641  ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.767      ;
; 0.642  ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.768      ;
; 0.644  ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.770      ;
; 0.645  ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.771      ;
; 0.654  ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.780      ;
; 0.657  ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.783      ;
; 0.661  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.787      ;
; 0.666  ; clock_divisor:divisor|clk_count[10] ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.792      ;
; 0.668  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.794      ;
; 0.680  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.806      ;
; 0.683  ; clock_divisor:divisor|clk_count[6]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.809      ;
; 0.698  ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.824      ;
; 0.699  ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.825      ;
; 0.710  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.836      ;
; 0.711  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.837      ;
; 0.721  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.847      ;
; 0.727  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.853      ;
; 0.730  ; clock_divisor:divisor|clk_count[4]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.856      ;
; 0.737  ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.863      ;
; 0.740  ; clock_divisor:divisor|clk_count[2]  ; clock_divisor:divisor|clk_count[9]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.866      ;
; 0.755  ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.881      ;
; 0.756  ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.882      ;
; 0.763  ; clock_divisor:divisor|clk_count[9]  ; clock_divisor:divisor|clk_out_reg   ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.889      ;
; 0.766  ; clock_divisor:divisor|clk_count[5]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.892      ;
; 0.776  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.902      ;
; 0.777  ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[6]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.903      ;
; 0.777  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.903      ;
; 0.779  ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[3]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.905      ;
; 0.779  ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[2]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.905      ;
; 0.779  ; clock_divisor:divisor|clk_count[1]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.905      ;
; 0.780  ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[10] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.906      ;
; 0.780  ; clock_divisor:divisor|clk_count[3]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.906      ;
; 0.781  ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[8]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.907      ;
; 0.781  ; clock_divisor:divisor|clk_count[7]  ; clock_divisor:divisor|clk_count[4]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.907      ;
; 0.787  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[11] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.913      ;
; 0.790  ; clock_divisor:divisor|clk_count[0]  ; clock_divisor:divisor|clk_count[12] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.916      ;
; 0.801  ; clock_divisor:divisor|clk_count[8]  ; clock_divisor:divisor|clk_count[7]  ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.927      ;
+--------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divisor:divisor|clk_out_reg'                                                                                   ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.190 ; counter[8] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.314      ;
; 0.284 ; counter[8] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.408      ;
; 0.301 ; counter[1] ; counter[1] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.425      ;
; 0.306 ; counter[7] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.430      ;
; 0.308 ; counter[6] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.432      ;
; 0.308 ; counter[4] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.432      ;
; 0.314 ; counter[0] ; counter[0] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.438      ;
; 0.336 ; counter[8] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.460      ;
; 0.337 ; counter[8] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.461      ;
; 0.455 ; counter[2] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.579      ;
; 0.456 ; counter[3] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.580      ;
; 0.456 ; counter[2] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.580      ;
; 0.458 ; counter[5] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.582      ;
; 0.461 ; counter[0] ; counter[1] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.585      ;
; 0.462 ; counter[5] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.586      ;
; 0.466 ; counter[6] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.590      ;
; 0.469 ; counter[2] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.593      ;
; 0.469 ; counter[4] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.593      ;
; 0.516 ; counter[1] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.640      ;
; 0.518 ; counter[3] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.642      ;
; 0.521 ; counter[5] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.645      ;
; 0.522 ; counter[3] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.646      ;
; 0.530 ; counter[0] ; counter[4] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.654      ;
; 0.532 ; counter[4] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.656      ;
; 0.533 ; counter[6] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.657      ;
; 0.535 ; counter[2] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.659      ;
; 0.536 ; counter[2] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.660      ;
; 0.542 ; counter[6] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.666      ;
; 0.542 ; counter[6] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.666      ;
; 0.543 ; counter[6] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.667      ;
; 0.544 ; counter[2] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.668      ;
; 0.564 ; counter[1] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.688      ;
; 0.565 ; counter[1] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.689      ;
; 0.567 ; counter[3] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.691      ;
; 0.568 ; counter[3] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.692      ;
; 0.582 ; counter[1] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.706      ;
; 0.585 ; counter[3] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.709      ;
; 0.587 ; counter[7] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.711      ;
; 0.594 ; counter[7] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.718      ;
; 0.594 ; counter[7] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.718      ;
; 0.595 ; counter[7] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.719      ;
; 0.596 ; counter[0] ; counter[6] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.720      ;
; 0.597 ; counter[4] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.721      ;
; 0.598 ; counter[4] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.722      ;
; 0.598 ; counter[2] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.722      ;
; 0.616 ; counter[0] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.740      ;
; 0.625 ; counter[1] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.749      ;
; 0.628 ; counter[3] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.752      ;
; 0.629 ; counter[5] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.753      ;
; 0.632 ; counter[1] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.756      ;
; 0.636 ; counter[5] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.760      ;
; 0.637 ; counter[5] ; counter[2] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.761      ;
; 0.645 ; counter[1] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.769      ;
; 0.659 ; counter[0] ; counter[7] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.783      ;
; 0.678 ; counter[4] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.802      ;
; 0.686 ; counter[4] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.810      ;
; 0.695 ; counter[0] ; counter[8] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.819      ;
; 0.702 ; counter[0] ; counter[3] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.826      ;
; 0.702 ; counter[0] ; counter[5] ; clock_divisor:divisor|clk_out_reg ; clock_divisor:divisor|clk_out_reg ; 0.000        ; 0.040      ; 0.826      ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.366 ; counter[5]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.419      ; 0.919      ;
; 0.369 ; counter[0]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.419      ; 0.922      ;
; 0.397 ; counter[1]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.419      ; 0.950      ;
; 0.405 ; counter[8]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.419      ; 0.958      ;
; 0.407 ; counter[4]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.419      ; 0.960      ;
; 0.407 ; counter[6]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.419      ; 0.960      ;
; 0.411 ; counter[7]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.419      ; 0.964      ;
; 0.418 ; counter[2]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.419      ; 0.971      ;
; 0.422 ; counter[3]                                                                                                        ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:divisor|clk_out_reg ; clk_50      ; 0.000        ; 0.419      ; 0.975      ;
; 1.049 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[11]                         ; clk_50                            ; clk_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[10]                         ; clk_50                            ; clk_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[9]                          ; clk_50                            ; clk_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[8]                          ; clk_50                            ; clk_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[7]                          ; clk_50                            ; clk_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[6]                          ; clk_50                            ; clk_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[5]                          ; clk_50                            ; clk_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[4]                          ; clk_50                            ; clk_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[3]                          ; clk_50                            ; clk_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[2]                          ; clk_50                            ; clk_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[1]                          ; clk_50                            ; clk_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|ram_block1a0~porta_address_reg0 ; senoid:senoid_60Hz|altsyncram:altsyncram_component|altsyncram_ec91:auto_generated|q_a[0]                          ; clk_50                            ; clk_50      ; 0.000        ; 0.012      ; 1.151      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+-------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                 ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                      ; -1.588  ; -0.321 ; N/A      ; N/A     ; -1.285              ;
;  PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.669  ; -0.321 ; N/A      ; N/A     ; 18.229              ;
;  clk_50                                               ; -0.564  ; 0.366  ; N/A      ; N/A     ; 9.375               ;
;  clock_divisor:divisor|clk_out_reg                    ; -1.588  ; 0.190  ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                       ; -10.835 ; -0.321 ; 0.0      ; 0.0     ; -11.565             ;
;  PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.669  ; -0.321 ; N/A      ; N/A     ; 0.000               ;
;  clk_50                                               ; -0.564  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clock_divisor:divisor|clk_out_reg                    ; -9.602  ; 0.000  ; N/A      ; N/A     ; -11.565             ;
+-------------------------------------------------------+---------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; referencia[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; referencia[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; referencia[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; referencia[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; referencia[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; referencia[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; referencia[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; referencia[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; referencia[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; referencia[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; referencia[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; referencia[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; referencia[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; referencia[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; referencia[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; referencia[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; referencia[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; referencia[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; referencia[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; referencia[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; referencia[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; referencia[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; referencia[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; referencia[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; referencia[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; referencia[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; referencia[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; referencia[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; referencia[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; referencia[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; referencia[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; referencia[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; referencia[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; referencia[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; referencia[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; referencia[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; referencia[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; referencia[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; referencia[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; referencia[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; referencia[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; referencia[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; referencia[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; referencia[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; referencia[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; referencia[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; referencia[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; referencia[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_50                                               ; clk_50                                               ; 12       ; 0        ; 0        ; 0        ;
; clock_divisor:divisor|clk_out_reg                    ; clk_50                                               ; 9        ; 0        ; 0        ; 0        ;
; clock_divisor:divisor|clk_out_reg                    ; clock_divisor:divisor|clk_out_reg                    ; 81       ; 0        ; 0        ; 0        ;
; clock_divisor:divisor|clk_out_reg                    ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 202      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_50                                               ; clk_50                                               ; 12       ; 0        ; 0        ; 0        ;
; clock_divisor:divisor|clk_out_reg                    ; clk_50                                               ; 9        ; 0        ; 0        ; 0        ;
; clock_divisor:divisor|clk_out_reg                    ; clock_divisor:divisor|clk_out_reg                    ; 81       ; 0        ; 0        ; 0        ;
; clock_divisor:divisor|clk_out_reg                    ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; 202      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 14    ; 14   ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL27MHz|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clk_50                                               ; clk_50                                               ; Base      ; Constrained ;
; clock_divisor:divisor|clk_out_reg                    ; clock_divisor:divisor|clk_out_reg                    ; Base      ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; referencia[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; referencia[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; referencia[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Aug 28 13:38:49 2019
Info: Command: quartus_sta gerador -c gerador
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'gerador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50 clk_50
    Info (332110): create_generated_clock -source {PLL27MHz|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 27 -duty_cycle 50.00 -name {PLL27MHz|altpll_component|auto_generated|pll1|clk[0]} {PLL27MHz|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divisor:divisor|clk_out_reg clock_divisor:divisor|clk_out_reg
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.588
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.588              -9.602 clock_divisor:divisor|clk_out_reg 
    Info (332119):    -0.669              -0.669 PLL27MHz|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.564              -0.564 clk_50 
Info (332146): Worst-case hold slack is -0.219
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.219              -0.219 PLL27MHz|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.409               0.000 clock_divisor:divisor|clk_out_reg 
    Info (332119):     0.894               0.000 clk_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285             -11.565 clock_divisor:divisor|clk_out_reg 
    Info (332119):     9.633               0.000 clk_50 
    Info (332119):    18.229               0.000 PLL27MHz|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.322              -7.712 clock_divisor:divisor|clk_out_reg 
    Info (332119):    -0.492              -0.492 PLL27MHz|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.429              -0.429 clk_50 
Info (332146): Worst-case hold slack is -0.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.321              -0.321 PLL27MHz|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.367               0.000 clock_divisor:divisor|clk_out_reg 
    Info (332119):     0.786               0.000 clk_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285             -11.565 clock_divisor:divisor|clk_out_reg 
    Info (332119):     9.651               0.000 clk_50 
    Info (332119):    18.230               0.000 PLL27MHz|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.413
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.413              -0.413 PLL27MHz|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.260              -0.625 clock_divisor:divisor|clk_out_reg 
    Info (332119):     0.130               0.000 clk_50 
Info (332146): Worst-case hold slack is -0.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.134              -0.134 PLL27MHz|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.190               0.000 clock_divisor:divisor|clk_out_reg 
    Info (332119):     0.366               0.000 clk_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000              -9.000 clock_divisor:divisor|clk_out_reg 
    Info (332119):     9.375               0.000 clk_50 
    Info (332119):    18.299               0.000 PLL27MHz|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 668 megabytes
    Info: Processing ended: Wed Aug 28 13:38:53 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


