
#
# CprE 381 Generated Quartus Settings File
#

set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:07:08  JANUARY 28, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.0.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name TOP_LEVEL_ENTITY MIPS_Processor
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/ALU32.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/addsub_n_st.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/addsub_n_st_new.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/barrelShifter.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/control_logic.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/decoder_532_df.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/dff_n.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/dffx.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/extender.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/fulladder.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/fulladder_n_df.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/fulladder_n_st.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/invg.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/mem.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/mux21_n_df.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/mux21_n_st.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/mux_321_df.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/newprocessor.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/onebitalu.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/ones_complementer.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/ones_complementer_df.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/org2.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/register.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/registerfile.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/tb_control_logic.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/tb_dmem.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/tb_np.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/twoToOneMux_dataflow.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre381-projects/Project B/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd"
