Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Tue Oct 10 15:27:38 2023
| Host         : sadhanpawar-ThinkPad-E14-Gen-4 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_methodology -file gpio_system_top_methodology_drc_routed.rpt -pb gpio_system_top_methodology_drc_routed.pb -rpx gpio_system_top_methodology_drc_routed.rpx
| Design       : gpio_system_top
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 79
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| HPDR-1    | Warning  | Port pin direction inconsistency                | 7          |
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 4          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 10         |
| TIMING-18 | Warning  | Missing input or output delay                   | 58         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
HPDR-1#1 Warning
Port pin direction inconsistency  
Hierarchical port(pin) awaddr[0] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (awaddr[0]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#2 Warning
Port pin direction inconsistency  
Hierarchical port(pin) awaddr[1] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (awaddr[1]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#3 Warning
Port pin direction inconsistency  
Hierarchical port(pin) awaddr[2] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (awaddr[2]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#4 Warning
Port pin direction inconsistency  
Hierarchical port(pin) awaddr[3] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (awaddr[3]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#5 Warning
Port pin direction inconsistency  
Hierarchical port(pin) awaddr[4] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (awaddr[4]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#6 Warning
Port pin direction inconsistency  
Hierarchical port(pin) awready direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (awready) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#7 Warning
Port pin direction inconsistency  
Hierarchical port(pin) awvalid direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (awvalid) connected to this Port, but both were not found.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X22Y67 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X23Y68 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X21Y68 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X20Y69 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X29Y69 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X28Y70 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X28Y72 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X35Y70 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X32Y70 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X33Y70 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on GPIO[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on GPIO[10] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on GPIO[11] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on GPIO[12] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on GPIO[13] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on GPIO[14] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on GPIO[15] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on GPIO[16] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on GPIO[17] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on GPIO[18] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on GPIO[19] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on GPIO[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on GPIO[20] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on GPIO[21] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on GPIO[22] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on GPIO[23] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on GPIO[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on GPIO[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on GPIO[4] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on GPIO[5] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on GPIO[6] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on GPIO[7] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on GPIO[8] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on GPIO[9] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on GPIO[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on GPIO[10] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on GPIO[11] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on GPIO[12] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on GPIO[13] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on GPIO[14] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on GPIO[15] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on GPIO[16] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on GPIO[17] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on GPIO[18] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on GPIO[19] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on GPIO[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on GPIO[20] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on GPIO[21] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on GPIO[22] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on GPIO[23] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on GPIO[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on GPIO[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on GPIO[4] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on GPIO[5] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on GPIO[6] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on GPIO[7] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on GPIO[8] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on GPIO[9] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on RGB0[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on RGB0[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on RGB0[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on awaddr[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on awaddr[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on awaddr[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on awaddr[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on awaddr[4] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on awready relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on awvalid relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>


