SIM             = icarus
WAVE            = True
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES =  /code/rtl/bcd_adder.sv
TOPLEVEL        = bcd_adder
MODULE          = test_bcd_adder
PYTHONPATH      = /src
HASH            = 6c45c19765df8d0d3e94ec9c7efc32dbfc2c7ea2
