# RISC-V Core
This repository contains (will contain) an implementation for a RISC-V to run on a Spartan-7 FPGA. The architecture is a 5-stage pipeline with an instruction ROM and separate data memory. The CPU supports the RV32I base instruction set.
