{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566713731289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566713731291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 25 11:15:31 2019 " "Processing started: Sun Aug 25 11:15:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566713731291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1566713731291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1566713731292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1566713731840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 4 4 " "Found 4 design units, including 4 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566713731981 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_single " "Found entity 2: ram_single" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566713731981 ""} { "Info" "ISGN_ENTITY_NAME" "3 display " "Found entity 3: display" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566713731981 ""} { "Info" "ISGN_ENTITY_NAME" "4 hex_to_seven " "Found entity 4: hex_to_seven" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566713731981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566713731981 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1566713732079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_single ram_single:first " "Elaborating entity \"ram_single\" for hierarchy \"ram_single:first\"" {  } { { "part3.v" "first" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713732101 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part3.v(46) " "Verilog HDL assignment warning at part3.v(46): truncated value with size 32 to match size of target (8)" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566713732103 "|part3|ram_single:first"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:one " "Elaborating entity \"display\" for hierarchy \"display:one\"" {  } { { "part3.v" "one" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713732113 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part3.v(61) " "Verilog HDL assignment warning at part3.v(61): truncated value with size 32 to match size of target (4)" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566713732114 "|part3|display:one"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part3.v(62) " "Verilog HDL assignment warning at part3.v(62): truncated value with size 32 to match size of target (4)" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566713732115 "|part3|display:one"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part3.v(63) " "Verilog HDL assignment warning at part3.v(63): truncated value with size 32 to match size of target (4)" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566713732115 "|part3|display:one"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_seven display:one\|hex_to_seven:zero " "Elaborating entity \"hex_to_seven\" for hierarchy \"display:one\|hex_to_seven:zero\"" {  } { { "part3.v" "zero" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713732121 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part3.v(75) " "Verilog HDL Case Statement warning at part3.v(75): incomplete case statement has no default case item" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1566713732121 "|part3|display:one|hex_to_seven:zero"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex part3.v(75) " "Verilog HDL Always Construct warning at part3.v(75): inferring latch(es) for variable \"hex\", which holds its previous value in one or more paths through the always construct" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1566713732121 "|part3|display:one|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] part3.v(75) " "Inferred latch for \"hex\[0\]\" at part3.v(75)" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566713732122 "|part3|display:one|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] part3.v(75) " "Inferred latch for \"hex\[1\]\" at part3.v(75)" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566713732122 "|part3|display:one|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] part3.v(75) " "Inferred latch for \"hex\[2\]\" at part3.v(75)" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566713732122 "|part3|display:one|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] part3.v(75) " "Inferred latch for \"hex\[3\]\" at part3.v(75)" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566713732122 "|part3|display:one|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] part3.v(75) " "Inferred latch for \"hex\[4\]\" at part3.v(75)" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566713732123 "|part3|display:one|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] part3.v(75) " "Inferred latch for \"hex\[5\]\" at part3.v(75)" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566713732123 "|part3|display:one|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] part3.v(75) " "Inferred latch for \"hex\[6\]\" at part3.v(75)" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566713732123 "|part3|display:one|hex_to_seven:zero"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_single:first\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_single:first\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566713732347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566713732347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566713732347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566713732347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566713732347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566713732347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566713732347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566713732347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566713732347 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566713732347 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1566713732347 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:one\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:one\|Mod1\"" {  } { { "part3.v" "Mod1" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566713732349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:one\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:one\|Mod0\"" {  } { { "part3.v" "Mod0" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566713732349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:one\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:one\|Div1\"" {  } { { "part3.v" "Div1" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566713732349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:one\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:one\|Div0\"" {  } { { "part3.v" "Div0" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566713732349 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1566713732349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_single:first\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"ram_single:first\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566713732895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_single:first\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"ram_single:first\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713732895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713732895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713732895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713732895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713732895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713732895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713732895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713732895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713732895 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566713732895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j741 " "Found entity 1: altsyncram_j741" {  } { { "db/altsyncram_j741.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/altsyncram_j741.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566713733043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566713733043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:one\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"display:one\|lpm_divide:Mod1\"" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566713733196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:one\|lpm_divide:Mod1 " "Instantiated megafunction \"display:one\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713733197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713733197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713733197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713733197 ""}  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566713733197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566713733272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566713733272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566713733278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566713733278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566713733290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566713733290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566713733359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566713733359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566713733421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566713733421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:one\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display:one\|lpm_divide:Mod0\"" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566713733429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:one\|lpm_divide:Mod0 " "Instantiated megafunction \"display:one\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713733429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713733429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713733429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713733429 ""}  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566713733429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/lpm_divide_75m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566713733496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566713733496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566713733503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566713733503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/alt_u_div_uve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566713733515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566713733515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:one\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"display:one\|lpm_divide:Div1\"" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566713733529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:one\|lpm_divide:Div1 " "Instantiated megafunction \"display:one\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713733529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713733529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713733529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713733529 ""}  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566713733529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566713733596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566713733596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566713733603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566713733603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566713733613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566713733613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:one\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display:one\|lpm_divide:Div0\"" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566713733626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:one\|lpm_divide:Div0 " "Instantiated megafunction \"display:one\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713733626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713733626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713733626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566713733626 ""}  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566713733626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/lpm_divide_4dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566713733692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566713733692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:one\|hex_to_seven:two\|hex\[0\] " "LATCH primitive \"display:one\|hex_to_seven:two\|hex\[0\]\" is permanently enabled" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566713733780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:one\|hex_to_seven:two\|hex\[2\] " "LATCH primitive \"display:one\|hex_to_seven:two\|hex\[2\]\" is permanently enabled" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566713733780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:one\|hex_to_seven:two\|hex\[3\] " "LATCH primitive \"display:one\|hex_to_seven:two\|hex\[3\]\" is permanently enabled" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566713733780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:one\|hex_to_seven:two\|hex\[4\] " "LATCH primitive \"display:one\|hex_to_seven:two\|hex\[4\]\" is permanently enabled" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566713733780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:one\|hex_to_seven:two\|hex\[5\] " "LATCH primitive \"display:one\|hex_to_seven:two\|hex\[5\]\" is permanently enabled" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566713733780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:one\|hex_to_seven:two\|hex\[6\] " "LATCH primitive \"display:one\|hex_to_seven:two\|hex\[6\]\" is permanently enabled" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566713733780 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1566713734132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:one\|hex_to_seven:zero\|hex\[0\] " "Latch display:one\|hex_to_seven:zero\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_single:first\|altsyncram:memory_array_rtl_0\|altsyncram_j741:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal ram_single:first\|altsyncram:memory_array_rtl_0\|altsyncram_j741:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_j741.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/altsyncram_j741.tdf" 54 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566713734163 ""}  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566713734163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:one\|hex_to_seven:zero\|hex\[1\] " "Latch display:one\|hex_to_seven:zero\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_single:first\|altsyncram:memory_array_rtl_0\|altsyncram_j741:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal ram_single:first\|altsyncram:memory_array_rtl_0\|altsyncram_j741:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_j741.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/altsyncram_j741.tdf" 54 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566713734163 ""}  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566713734163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:one\|hex_to_seven:zero\|hex\[2\] " "Latch display:one\|hex_to_seven:zero\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_single:first\|altsyncram:memory_array_rtl_0\|altsyncram_j741:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal ram_single:first\|altsyncram:memory_array_rtl_0\|altsyncram_j741:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_j741.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/altsyncram_j741.tdf" 54 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566713734163 ""}  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566713734163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:one\|hex_to_seven:zero\|hex\[3\] " "Latch display:one\|hex_to_seven:zero\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_single:first\|altsyncram:memory_array_rtl_0\|altsyncram_j741:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal ram_single:first\|altsyncram:memory_array_rtl_0\|altsyncram_j741:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_j741.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/altsyncram_j741.tdf" 54 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566713734164 ""}  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566713734164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:one\|hex_to_seven:zero\|hex\[4\] " "Latch display:one\|hex_to_seven:zero\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_single:first\|altsyncram:memory_array_rtl_0\|altsyncram_j741:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal ram_single:first\|altsyncram:memory_array_rtl_0\|altsyncram_j741:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_j741.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/altsyncram_j741.tdf" 54 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566713734164 ""}  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566713734164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:one\|hex_to_seven:zero\|hex\[5\] " "Latch display:one\|hex_to_seven:zero\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_single:first\|altsyncram:memory_array_rtl_0\|altsyncram_j741:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal ram_single:first\|altsyncram:memory_array_rtl_0\|altsyncram_j741:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_j741.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/altsyncram_j741.tdf" 54 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566713734164 ""}  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566713734164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:one\|hex_to_seven:zero\|hex\[6\] " "Latch display:one\|hex_to_seven:zero\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_single:first\|altsyncram:memory_array_rtl_0\|altsyncram_j741:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal ram_single:first\|altsyncram:memory_array_rtl_0\|altsyncram_j741:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_j741.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/altsyncram_j741.tdf" 54 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566713734164 ""}  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566713734164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:one\|hex_to_seven:one\|hex\[0\] " "Latch display:one\|hex_to_seven:one\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:one\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:one\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566713734164 ""}  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566713734164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:one\|hex_to_seven:one\|hex\[1\] " "Latch display:one\|hex_to_seven:one\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:one\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:one\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566713734164 ""}  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566713734164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:one\|hex_to_seven:one\|hex\[2\] " "Latch display:one\|hex_to_seven:one\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:one\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:one\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566713734165 ""}  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566713734165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:one\|hex_to_seven:one\|hex\[3\] " "Latch display:one\|hex_to_seven:one\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:one\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:one\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566713734165 ""}  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566713734165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:one\|hex_to_seven:one\|hex\[4\] " "Latch display:one\|hex_to_seven:one\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:one\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:one\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566713734165 ""}  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566713734165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:one\|hex_to_seven:one\|hex\[5\] " "Latch display:one\|hex_to_seven:one\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:one\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:one\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566713734165 ""}  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566713734165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:one\|hex_to_seven:one\|hex\[6\] " "Latch display:one\|hex_to_seven:one\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:one\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:one\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566713734165 ""}  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566713734165 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part3/part3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566713734235 "|part3|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1566713734235 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1566713734623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566713734623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "248 " "Implemented 248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1566713734760 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1566713734760 ""} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Implemented 195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1566713734760 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1566713734760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1566713734760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566713734801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 25 11:15:34 2019 " "Processing ended: Sun Aug 25 11:15:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566713734801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566713734801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566713734801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566713734801 ""}
