Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 364bec8f1ad44673b90404f22e481a1e --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot En_Head_TB_behav xil_defaultlib.En_Head_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_a="0000",init_b="...]
Compiling architecture ramb16_s1_s1_v of entity unisim.RAMB16_S1_S1 [\RAMB16_S1_S1(0,255,0,255,0,255,...]
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(1,5)\]
Compiling architecture startupe2_v of entity unisim.STARTUPE2 [\STARTUPE2(1,5)\]
Compiling architecture arq_flash_spi of entity xil_defaultlib.En_Flash_SPI [en_flash_spi_default]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(diff_term=true)(1,9,1,5,...]
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=48,clki...]
Compiling architecture plle2_base_v of entity unisim.PLLE2_BASE [\PLLE2_BASE(clkfbout_mult=48,clk...]
Compiling architecture arq_head of entity xil_defaultlib.En_Head [\En_Head(sim_mode='1')\]
Compiling architecture arq_head_tb of entity xil_defaultlib.en_head_tb
Built simulation snapshot En_Head_TB_behav
