#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_0000020d8cddbb30 .scope module, "tb" "tb" 2 32;
 .timescale 0 0;
v0000020d8ccc6b70_0 .var "clk", 0 0;
v0000020d8ccc6c10_0 .var "complete", 0 0;
v0000020d8cdd6480_0 .net "out_addr", 7 0, L_0000020d8ccc6cb0;  1 drivers
S_0000020d8ccc68a0 .scope module, "cic1" "rom_to_ram_load" 2 37, 2 1 0, S_0000020d8cddbb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "complete";
    .port_info 2 /OUTPUT 8 "addr";
P_0000020d8cdd6a90 .param/l "addr_width" 0 2 2, +C4<00000000000000000000000000001000>;
P_0000020d8cdd6ac8 .param/l "data_width" 0 2 2, +C4<00000000000000000000000000100000>;
L_0000020d8ccc6cb0 .functor BUFZ 8, v0000020d8ccc6a30_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000020d8cdd6de0_0 .net "addr", 7 0, L_0000020d8ccc6cb0;  alias, 1 drivers
v0000020d8cdd6bc0_0 .net "clk", 0 0, v0000020d8ccc6b70_0;  1 drivers
v0000020d8cddbcc0_0 .net "complete", 0 0, v0000020d8ccc6c10_0;  1 drivers
v0000020d8ccc6a30_0 .var "counter_reg", 7 0;
v0000020d8ccc6ad0_0 .var "counter_reg_next", 7 0;
E_0000020d8ccb5b20 .event anyedge, v0000020d8ccc6a30_0;
E_0000020d8ccb6260 .event posedge, v0000020d8cdd6bc0_0;
    .scope S_0000020d8ccc68a0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020d8ccc6a30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020d8ccc6ad0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0000020d8ccc68a0;
T_1 ;
    %wait E_0000020d8ccb6260;
    %load/vec4 v0000020d8cddbcc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000020d8ccc6ad0_0;
    %store/vec4 v0000020d8ccc6a30_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020d8ccc6a30_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020d8ccc68a0;
T_2 ;
    %wait E_0000020d8ccb5b20;
    %load/vec4 v0000020d8ccc6a30_0;
    %addi 1, 0, 8;
    %store/vec4 v0000020d8ccc6ad0_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000020d8cddbb30;
T_3 ;
    %load/vec4 v0000020d8ccc6b70_0;
    %inv;
    %store/vec4 v0000020d8ccc6b70_0, 0, 1;
    %delay 20, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020d8cddbb30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d8ccc6b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d8ccc6c10_0, 0, 1;
    %delay 400, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d8ccc6c10_0, 0, 1;
    %delay 40, 0;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000020d8cddbb30;
T_5 ;
    %vpi_call 2 57 "$monitor", "complete = %b\012 clk=%b \012 out_addr=%b\012", v0000020d8ccc6c10_0, v0000020d8ccc6b70_0, v0000020d8cdd6480_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ROM_TO_RAM_LOADER.v";
