# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim work.tb_fpnew_top -voptargs="+acc." 
# Start time: 17:13:25 on Dec 19,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../src/fpnew_classifier.sv(22): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../src/fpnew_fma.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../src/fpnew_opgroup_fmt_slice.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../src/fpnew_opgroup_block.sv(34): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../src/fpnew_opgroup_block.sv(35): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../src/fpnew_opgroup_block.sv(34): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../src/fpnew_opgroup_block.sv(35): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../src/fpnew_opgroup_block.sv(34): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../src/fpnew_opgroup_block.sv(35): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../src/fpnew_opgroup_block.sv(34): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../src/fpnew_opgroup_block.sv(35): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../src/fpnew_top.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=12.
# Loading sv_std.std
# Loading work.cf_math_pkg(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.tb_fpnew_top(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.rr_arb_tree(fast__3)
# Loading work.rr_arb_tree(fast__4)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)#1
# Loading work.data_gen(beh)#1
add wave -position insertpoint  \
sim:/tb_fpnew_top/TagType \
sim:/tb_fpnew_top/rst_ni \
sim:/tb_fpnew_top/operands_i \
sim:/tb_fpnew_top/in_valid_i \
sim:/tb_fpnew_top/in_ready_o \
sim:/tb_fpnew_top/end_sim \
sim:/tb_fpnew_top/clk_i
# (vsim-4027) Logging is not supported for Register item: /tb_fpnew_top/TagType
add wave -position insertpoint  \
sim:/tb_fpnew_top/UUT/out_valid_o \
sim:/tb_fpnew_top/UUT/opgrp_outputs \
sim:/tb_fpnew_top/UUT/opgrp_out_ready \
sim:/tb_fpnew_top/UUT/arbiter_output
run
