--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\SUTD\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 247021 paths analyzed, 2843 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.804ns.
--------------------------------------------------------------------------------
Slack:                  3.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r12_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.824ns (Levels of Logic = 3)
  Clock Path Skew:      0.055ns (0.680 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r12_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M15      Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X9Y45.C1       net (fanout=4)        1.208   M_mul_s[15]
    SLICE_X9Y45.C        Tilo                  0.259   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s85
    SLICE_X10Y57.DX      net (fanout=3)        3.133   M_alu2_s[15]
    SLICE_X10Y57.CLK     Tdick                 0.114   L_reg/M_r12_q[15]
                                                       L_reg/M_r12_q_15
    -------------------------------------------------  ---------------------------
    Total                                     16.824ns (4.369ns logic, 12.455ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  4.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r2_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.853ns (Levels of Logic = 3)
  Clock Path Skew:      0.030ns (0.655 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r2_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M7       Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X12Y48.C5      net (fanout=4)        1.600   M_mul_s[7]
    SLICE_X12Y48.C       Tilo                  0.255   L_reg/M_r10_q[7]
                                                       alu2/Mmux_s157
    SLICE_X14Y53.DX      net (fanout=3)        1.774   M_alu2_s[7]
    SLICE_X14Y53.CLK     Tdick                 0.114   L_reg/M_r2_q[7]
                                                       L_reg/M_r2_q_7
    -------------------------------------------------  ---------------------------
    Total                                     15.853ns (4.365ns logic, 11.488ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  4.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r12_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.789ns (Levels of Logic = 3)
  Clock Path Skew:      0.064ns (0.689 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r12_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M11      Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X6Y36.C3       net (fanout=4)        1.528   M_mul_s[11]
    SLICE_X6Y36.C        Tilo                  0.235   L_reg/M_r10_q[11]
                                                       alu2/Mmux_s48
    SLICE_X7Y57.DX       net (fanout=3)        1.802   M_alu2_s[11]
    SLICE_X7Y57.CLK      Tdick                 0.114   L_reg/M_r12_q[11]
                                                       L_reg/M_r12_q_11
    -------------------------------------------------  ---------------------------
    Total                                     15.789ns (4.345ns logic, 11.444ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  4.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r2_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.717ns (Levels of Logic = 3)
  Clock Path Skew:      0.064ns (0.689 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r2_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M11      Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X6Y36.C3       net (fanout=4)        1.528   M_mul_s[11]
    SLICE_X6Y36.C        Tilo                  0.235   L_reg/M_r10_q[11]
                                                       alu2/Mmux_s48
    SLICE_X6Y54.DX       net (fanout=3)        1.730   M_alu2_s[11]
    SLICE_X6Y54.CLK      Tdick                 0.114   L_reg/M_r2_q[11]
                                                       L_reg/M_r2_q_11
    -------------------------------------------------  ---------------------------
    Total                                     15.717ns (4.345ns logic, 11.372ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  4.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r10_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.618ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.632 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r10_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M10      Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X6Y54.C1       net (fanout=4)        1.444   M_mul_s[10]
    SLICE_X6Y54.C        Tilo                  0.235   L_reg/M_r2_q[11]
                                                       alu2/Mmux_s36
    SLICE_X6Y36.B4       net (fanout=2)        1.480   M_alu2_s[10]
    SLICE_X6Y36.CLK      Tas                   0.349   L_reg/M_r10_q[11]
                                                       L_reg/Mmux_M_r10_d21
                                                       L_reg/M_r10_q_10
    -------------------------------------------------  ---------------------------
    Total                                     15.618ns (4.580ns logic, 11.038ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  4.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.648ns (Levels of Logic = 3)
  Clock Path Skew:      0.064ns (0.689 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M15      Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X9Y45.C1       net (fanout=4)        1.208   M_mul_s[15]
    SLICE_X9Y45.C        Tilo                  0.259   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s85
    SLICE_X7Y54.DX       net (fanout=3)        1.957   M_alu2_s[15]
    SLICE_X7Y54.CLK      Tdick                 0.114   L_reg/M_r2_q[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     15.648ns (4.369ns logic, 11.279ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  4.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r12_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.616ns (Levels of Logic = 3)
  Clock Path Skew:      0.033ns (0.658 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r12_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M7       Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X12Y48.C5      net (fanout=4)        1.600   M_mul_s[7]
    SLICE_X12Y48.C       Tilo                  0.255   L_reg/M_r10_q[7]
                                                       alu2/Mmux_s157
    SLICE_X13Y52.DX      net (fanout=3)        1.537   M_alu2_s[7]
    SLICE_X13Y52.CLK     Tdick                 0.114   L_reg/M_r12_q[7]
                                                       L_reg/M_r12_q_7
    -------------------------------------------------  ---------------------------
    Total                                     15.616ns (4.365ns logic, 11.251ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  4.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_6 (FF)
  Destination:          L_reg/M_r1_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.290ns (Levels of Logic = 4)
  Clock Path Skew:      -0.094ns (0.687 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_6 to L_reg/M_r1_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.BQ      Tcko                  0.525   L_reg/M_r10_q[7]
                                                       L_reg/M_r10_q_6
    SLICE_X14Y23.D5      net (fanout=4)        2.189   L_reg/M_r10_q[6]
    SLICE_X14Y23.D       Tilo                  0.235   L_reg/M_r4_q[6]
                                                       L_reg/mux1211
    SLICE_X15Y23.A2      net (fanout=1)        0.747   L_reg/mux121
    SLICE_X15Y23.A       Tilo                  0.259   M_reg_a1[6]
                                                       L_reg/mux1213
    DSP48_X0Y8.B6        net (fanout=11)       2.118   M_reg_a1[6]
    DSP48_X0Y8.M5        Tdspdo_B_M            3.894   alu1/mul/Mmult_n0003
                                                       alu1/mul/Mmult_n0003
    SLICE_X13Y47.C5      net (fanout=4)        2.329   M_mul_s<5>_0
    SLICE_X13Y47.C       Tilo                  0.259   L_reg/M_r10_q[5]
                                                       alu1/Mmux_s137
    SLICE_X12Y29.BX      net (fanout=3)        2.650   M_alu1_s[5]
    SLICE_X12Y29.CLK     Tdick                 0.085   M_reg_p1num[4]
                                                       L_reg/M_r1_q_5
    -------------------------------------------------  ---------------------------
    Total                                     15.290ns (5.257ns logic, 10.033ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  4.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r10_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.314ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r10_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M5       Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X13Y52.B6      net (fanout=4)        1.483   M_mul_s[5]
    SLICE_X13Y52.B       Tilo                  0.259   L_reg/M_r12_q[7]
                                                       alu2/Mmux_s137
    SLICE_X13Y47.D3      net (fanout=2)        1.089   M_alu2_s[5]
    SLICE_X13Y47.CLK     Tas                   0.373   L_reg/M_r10_q[5]
                                                       L_reg/Mmux_M_r10_d121
                                                       L_reg/M_r10_q_5
    -------------------------------------------------  ---------------------------
    Total                                     15.314ns (4.628ns logic, 10.686ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  4.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r10_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.252ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.629 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r10_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M14      Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X7Y54.C2       net (fanout=4)        1.204   M_mul_s[14]
    SLICE_X7Y54.C        Tilo                  0.259   L_reg/M_r2_q[15]
                                                       alu2/Mmux_s75
    SLICE_X9Y45.B4       net (fanout=2)        1.306   M_alu2_s[14]
    SLICE_X9Y45.CLK      Tas                   0.373   L_reg/M_r10_q[15]
                                                       L_reg/Mmux_M_r10_d61
                                                       L_reg/M_r10_q_14
    -------------------------------------------------  ---------------------------
    Total                                     15.252ns (4.628ns logic, 10.624ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  4.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r12_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.103ns (Levels of Logic = 3)
  Clock Path Skew:      0.064ns (0.689 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r12_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M8       Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X9Y54.A4       net (fanout=4)        1.217   M_mul_s[8]
    SLICE_X9Y54.A        Tilo                  0.259   L_reg/M_r10_q[9]
                                                       alu2/Mmux_s166
    SLICE_X7Y57.AX       net (fanout=3)        1.403   M_alu2_s[8]
    SLICE_X7Y57.CLK      Tdick                 0.114   L_reg/M_r12_q[11]
                                                       L_reg/M_r12_q_8
    -------------------------------------------------  ---------------------------
    Total                                     15.103ns (4.369ns logic, 10.734ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  4.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r2_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.048ns (Levels of Logic = 3)
  Clock Path Skew:      0.030ns (0.655 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r2_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M6       Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X12Y48.A3      net (fanout=4)        1.308   M_mul_s[6]
    SLICE_X12Y48.A       Tilo                  0.254   L_reg/M_r10_q[7]
                                                       alu2/Mmux_s146
    SLICE_X14Y53.CX      net (fanout=3)        1.262   M_alu2_s[6]
    SLICE_X14Y53.CLK     Tdick                 0.114   L_reg/M_r2_q[7]
                                                       L_reg/M_r2_q_6
    -------------------------------------------------  ---------------------------
    Total                                     15.048ns (4.364ns logic, 10.684ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  4.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_6 (FF)
  Destination:          L_reg/M_r10_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.975ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_6 to L_reg/M_r10_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.BQ      Tcko                  0.525   L_reg/M_r10_q[7]
                                                       L_reg/M_r10_q_6
    SLICE_X14Y23.D5      net (fanout=4)        2.189   L_reg/M_r10_q[6]
    SLICE_X14Y23.D       Tilo                  0.235   L_reg/M_r4_q[6]
                                                       L_reg/mux1211
    SLICE_X15Y23.A2      net (fanout=1)        0.747   L_reg/mux121
    SLICE_X15Y23.A       Tilo                  0.259   M_reg_a1[6]
                                                       L_reg/mux1213
    DSP48_X0Y8.B6        net (fanout=11)       2.118   M_reg_a1[6]
    DSP48_X0Y8.M6        Tdspdo_B_M            3.894   alu1/mul/Mmult_n0003
                                                       alu1/mul/Mmult_n0003
    SLICE_X13Y26.C6      net (fanout=4)        1.724   M_mul_s<6>_0
    SLICE_X13Y26.C       Tilo                  0.259   L_reg/M_r11_q[7]
                                                       alu1/Mmux_s146
    SLICE_X12Y48.B4      net (fanout=2)        2.686   M_alu1_s[6]
    SLICE_X12Y48.CLK     Tas                   0.339   L_reg/M_r10_q[7]
                                                       L_reg/Mmux_M_r10_d131
                                                       L_reg/M_r10_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.975ns (5.511ns logic, 9.464ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  5.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r3_q_0 (FF)
  Destination:          L_reg/M_r1_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.816ns (Levels of Logic = 6)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r3_q_0 to L_reg/M_r1_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y14.AQ      Tcko                  0.476   M_reg_goalreg[2]
                                                       L_reg/M_r3_q_0
    SLICE_X13Y34.D6      net (fanout=14)       1.633   M_reg_goalreg[0]
    SLICE_X13Y34.D       Tilo                  0.259   ctl1/M_state_q_FSM_FFd11_0
                                                       ctl1/M_state_q_M_alu1_b<0>_SW0
    SLICE_X12Y23.A2      net (fanout=2)        1.731   ctl1/N0
    SLICE_X12Y23.A       Tilo                  0.254   alu1/Sh2
                                                       ctl1/M_state_q_M_alu1_b<0>
    SLICE_X8Y32.D4       net (fanout=34)       1.830   M_alu1_b[0]
    SLICE_X8Y32.D        Tilo                  0.254   alu1/Mmux_s1321
                                                       alu1/Mmux_s1321
    SLICE_X9Y28.B3       net (fanout=1)        1.171   alu1/Mmux_s1321
    SLICE_X9Y28.B        Tilo                  0.259   alu1/Mmux_s132
                                                       alu1/Mmux_s1323
    SLICE_X14Y23.A1      net (fanout=2)        1.641   alu1/Mmux_s132
    SLICE_X14Y23.A       Tilo                  0.235   L_reg/M_r4_q[6]
                                                       alu1/Mmux_s134
    SLICE_X13Y47.C6      net (fanout=4)        2.079   Mmux_s133_0
    SLICE_X13Y47.C       Tilo                  0.259   L_reg/M_r10_q[5]
                                                       alu1/Mmux_s137
    SLICE_X12Y29.BX      net (fanout=3)        2.650   M_alu1_s[5]
    SLICE_X12Y29.CLK     Tdick                 0.085   M_reg_p1num[4]
                                                       L_reg/M_r1_q_5
    -------------------------------------------------  ---------------------------
    Total                                     14.816ns (2.081ns logic, 12.735ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack:                  5.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r12_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.937ns (Levels of Logic = 3)
  Clock Path Skew:      0.055ns (0.680 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r12_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M12      Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X6Y53.A6       net (fanout=4)        1.067   M_mul_s[12]
    SLICE_X6Y53.A        Tilo                  0.235   L_reg/M_r10_q[13]
                                                       alu2/Mmux_s55
    SLICE_X10Y57.AX      net (fanout=3)        1.411   M_alu2_s[12]
    SLICE_X10Y57.CLK     Tdick                 0.114   L_reg/M_r12_q[15]
                                                       L_reg/M_r12_q_12
    -------------------------------------------------  ---------------------------
    Total                                     14.937ns (4.345ns logic, 10.592ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  5.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r12_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.866ns (Levels of Logic = 3)
  Clock Path Skew:      0.064ns (0.689 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r12_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M10      Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X6Y54.C1       net (fanout=4)        1.444   M_mul_s[10]
    SLICE_X6Y54.C        Tilo                  0.235   L_reg/M_r2_q[11]
                                                       alu2/Mmux_s36
    SLICE_X7Y57.CX       net (fanout=2)        0.963   M_alu2_s[10]
    SLICE_X7Y57.CLK      Tdick                 0.114   L_reg/M_r12_q[11]
                                                       L_reg/M_r12_q_10
    -------------------------------------------------  ---------------------------
    Total                                     14.866ns (4.345ns logic, 10.521ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  5.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_1 (FF)
  Destination:          L_reg/M_r1_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.733ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.687 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_1 to L_reg/M_r1_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.DQ       Tcko                  0.525   L_reg/M_r10_q[1]
                                                       L_reg/M_r10_q_1
    SLICE_X18Y30.C4      net (fanout=4)        2.178   L_reg/M_r10_q[1]
    SLICE_X18Y30.C       Tilo                  0.235   L_reg/mux711
                                                       L_reg/mux711
    SLICE_X18Y30.B4      net (fanout=1)        0.303   L_reg/mux71
    SLICE_X18Y30.B       Tilo                  0.235   L_reg/mux711
                                                       L_reg/mux713
    DSP48_X0Y8.B1        net (fanout=12)       2.040   M_reg_a1[1]
    DSP48_X0Y8.M5        Tdspdo_B_M            3.894   alu1/mul/Mmult_n0003
                                                       alu1/mul/Mmult_n0003
    SLICE_X13Y47.C5      net (fanout=4)        2.329   M_mul_s<5>_0
    SLICE_X13Y47.C       Tilo                  0.259   L_reg/M_r10_q[5]
                                                       alu1/Mmux_s137
    SLICE_X12Y29.BX      net (fanout=3)        2.650   M_alu1_s[5]
    SLICE_X12Y29.CLK     Tdick                 0.085   M_reg_p1num[4]
                                                       L_reg/M_r1_q_5
    -------------------------------------------------  ---------------------------
    Total                                     14.733ns (5.233ns logic, 9.500ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  5.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r8_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.808ns (Levels of Logic = 3)
  Clock Path Skew:      0.028ns (0.653 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r8_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M5       Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X15Y54.B3      net (fanout=4)        2.325   M_mul_s[5]
    SLICE_X15Y54.CLK     Tas                   0.373   L_reg/M_r8_q[7]
                                                       L_reg/Mmux_M_r8_d121
                                                       L_reg/M_r8_q_5
    -------------------------------------------------  ---------------------------
    Total                                     14.808ns (4.369ns logic, 10.439ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  5.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r8_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.837ns (Levels of Logic = 3)
  Clock Path Skew:      0.064ns (0.689 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r8_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M9       Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y60.D2       net (fanout=4)        2.388   M_mul_s[9]
    SLICE_X8Y60.CLK      Tas                   0.339   L_reg/M_r8_q[9]
                                                       L_reg/Mmux_M_r8_d161
                                                       L_reg/M_r8_q_9
    -------------------------------------------------  ---------------------------
    Total                                     14.837ns (4.335ns logic, 10.502ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  5.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r10_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.796ns (Levels of Logic = 4)
  Clock Path Skew:      0.039ns (0.664 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r10_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M7       Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X12Y48.C5      net (fanout=4)        1.600   M_mul_s[7]
    SLICE_X12Y48.C       Tilo                  0.255   L_reg/M_r10_q[7]
                                                       alu2/Mmux_s157
    SLICE_X12Y48.D3      net (fanout=3)        0.492   M_alu2_s[7]
    SLICE_X12Y48.CLK     Tas                   0.339   L_reg/M_r10_q[7]
                                                       L_reg/Mmux_M_r10_d141
                                                       L_reg/M_r10_q_7
    -------------------------------------------------  ---------------------------
    Total                                     14.796ns (4.590ns logic, 10.206ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  5.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd10 (FF)
  Destination:          L_reg/M_r12_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.730ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.680 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd10 to L_reg/M_r12_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.CQ      Tcko                  0.476   M_state_q_FSM_FFd10_0
                                                       ctl2/M_state_q_FSM_FFd10
    SLICE_X14Y14.D6      net (fanout=28)       2.627   M_state_q_FSM_FFd10_0
    SLICE_X14Y14.D       Tilo                  0.235   M_reg_goalreg[2]
                                                       ctl2/M_state_q_M_alu2_b<1>1
    SLICE_X7Y52.C3       net (fanout=27)       3.534   M_alu2_b[1]
    SLICE_X7Y52.C        Tilo                  0.259   alu2/Sh11
                                                       alu2/Sh111
    SLICE_X13Y56.B1      net (fanout=2)        2.047   alu2/Sh11
    SLICE_X13Y56.B       Tilo                  0.259   L_reg/M_r8_q[15]
                                                       alu2/Mmux_s81
    SLICE_X13Y56.A5      net (fanout=1)        0.230   alu2/Mmux_s8
    SLICE_X13Y56.A       Tilo                  0.259   L_reg/M_r8_q[15]
                                                       alu2/Mmux_s82
    SLICE_X9Y45.C5       net (fanout=4)        1.298   Mmux_s81
    SLICE_X9Y45.C        Tilo                  0.259   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s85
    SLICE_X10Y57.DX      net (fanout=3)        3.133   M_alu2_s[15]
    SLICE_X10Y57.CLK     Tdick                 0.114   L_reg/M_r12_q[15]
                                                       L_reg/M_r12_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.730ns (1.861ns logic, 12.869ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack:                  5.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r12_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.796ns (Levels of Logic = 3)
  Clock Path Skew:      0.064ns (0.689 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r12_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M9       Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X9Y54.C3       net (fanout=4)        1.293   M_mul_s[9]
    SLICE_X9Y54.C        Tilo                  0.259   L_reg/M_r10_q[9]
                                                       alu2/Mmux_s176
    SLICE_X7Y57.BX       net (fanout=3)        1.020   M_alu2_s[9]
    SLICE_X7Y57.CLK      Tdick                 0.114   L_reg/M_r12_q[11]
                                                       L_reg/M_r12_q_9
    -------------------------------------------------  ---------------------------
    Total                                     14.796ns (4.369ns logic, 10.427ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  5.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r12_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.787ns (Levels of Logic = 3)
  Clock Path Skew:      0.066ns (0.691 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r12_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M3       Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X9Y46.C4       net (fanout=4)        1.002   M_mul_s[3]
    SLICE_X9Y46.C        Tilo                  0.259   L_reg/M_r10_q[3]
                                                       alu2/Mmux_s117
    SLICE_X10Y49.DX      net (fanout=3)        1.302   M_alu2_s[3]
    SLICE_X10Y49.CLK     Tdick                 0.114   L_reg/M_r12_q[3]
                                                       L_reg/M_r12_q_3
    -------------------------------------------------  ---------------------------
    Total                                     14.787ns (4.369ns logic, 10.418ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  5.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r12_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.783ns (Levels of Logic = 3)
  Clock Path Skew:      0.066ns (0.691 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r12_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M1       Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y45.C3       net (fanout=4)        1.235   M_mul_s[1]
    SLICE_X8Y45.C        Tilo                  0.255   L_reg/M_r10_q[1]
                                                       alu2/Mmux_s95
    SLICE_X10Y49.BX      net (fanout=3)        1.069   M_alu2_s[1]
    SLICE_X10Y49.CLK     Tdick                 0.114   L_reg/M_r12_q[3]
                                                       L_reg/M_r12_q_1
    -------------------------------------------------  ---------------------------
    Total                                     14.783ns (4.365ns logic, 10.418ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  5.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8_2 (FF)
  Destination:          L_reg/M_r12_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.772ns (Levels of Logic = 5)
  Clock Path Skew:      0.055ns (0.680 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8_2 to L_reg/M_r12_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.BQ      Tcko                  0.430   ctl2/M_state_q_FSM_FFd8_2
                                                       ctl2/M_state_q_FSM_FFd8_2
    SLICE_X14Y14.D2      net (fanout=2)        2.715   ctl2/M_state_q_FSM_FFd8_2
    SLICE_X14Y14.D       Tilo                  0.235   M_reg_goalreg[2]
                                                       ctl2/M_state_q_M_alu2_b<1>1
    SLICE_X7Y52.C3       net (fanout=27)       3.534   M_alu2_b[1]
    SLICE_X7Y52.C        Tilo                  0.259   alu2/Sh11
                                                       alu2/Sh111
    SLICE_X13Y56.B1      net (fanout=2)        2.047   alu2/Sh11
    SLICE_X13Y56.B       Tilo                  0.259   L_reg/M_r8_q[15]
                                                       alu2/Mmux_s81
    SLICE_X13Y56.A5      net (fanout=1)        0.230   alu2/Mmux_s8
    SLICE_X13Y56.A       Tilo                  0.259   L_reg/M_r8_q[15]
                                                       alu2/Mmux_s82
    SLICE_X9Y45.C5       net (fanout=4)        1.298   Mmux_s81
    SLICE_X9Y45.C        Tilo                  0.259   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s85
    SLICE_X10Y57.DX      net (fanout=3)        3.133   M_alu2_s[15]
    SLICE_X10Y57.CLK     Tdick                 0.114   L_reg/M_r12_q[15]
                                                       L_reg/M_r12_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.772ns (1.815ns logic, 12.957ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack:                  5.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r2_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.744ns (Levels of Logic = 3)
  Clock Path Skew:      0.030ns (0.655 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r2_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M4       Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X13Y47.A4      net (fanout=4)        1.263   M_mul_s[4]
    SLICE_X13Y47.A       Tilo                  0.259   L_reg/M_r10_q[5]
                                                       alu2/Mmux_s124
    SLICE_X14Y53.AX      net (fanout=3)        0.998   M_alu2_s[4]
    SLICE_X14Y53.CLK     Tdick                 0.114   L_reg/M_r2_q[7]
                                                       L_reg/M_r2_q_4
    -------------------------------------------------  ---------------------------
    Total                                     14.744ns (4.369ns logic, 10.375ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  5.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_6 (FF)
  Destination:          L_reg/M_r10_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.689ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.682 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_6 to L_reg/M_r10_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.BQ      Tcko                  0.525   L_reg/M_r10_q[7]
                                                       L_reg/M_r10_q_6
    SLICE_X14Y23.D5      net (fanout=4)        2.189   L_reg/M_r10_q[6]
    SLICE_X14Y23.D       Tilo                  0.235   L_reg/M_r4_q[6]
                                                       L_reg/mux1211
    SLICE_X15Y23.A2      net (fanout=1)        0.747   L_reg/mux121
    SLICE_X15Y23.A       Tilo                  0.259   M_reg_a1[6]
                                                       L_reg/mux1213
    DSP48_X0Y8.B6        net (fanout=11)       2.118   M_reg_a1[6]
    DSP48_X0Y8.M8        Tdspdo_B_M            3.894   alu1/mul/Mmult_n0003
                                                       alu1/mul/Mmult_n0003
    SLICE_X8Y30.B2       net (fanout=4)        1.218   M_mul_s<8>_0
    SLICE_X8Y30.B        Tilo                  0.254   M_reg_p1num[10]
                                                       alu1/Mmux_s166
    SLICE_X9Y54.B2       net (fanout=2)        2.877   M_alu1_s[8]
    SLICE_X9Y54.CLK      Tas                   0.373   L_reg/M_r10_q[9]
                                                       L_reg/Mmux_M_r10_d151
                                                       L_reg/M_r10_q_8
    -------------------------------------------------  ---------------------------
    Total                                     14.689ns (5.540ns logic, 9.149ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  5.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r7_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.720ns (Levels of Logic = 3)
  Clock Path Skew:      0.028ns (0.653 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r7_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M8       Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X12Y54.B2      net (fanout=4)        2.271   M_mul_s[8]
    SLICE_X12Y54.CLK     Tas                   0.339   L_reg/M_r7_q[8]
                                                       L_reg/Mmux_M_r7_d151
                                                       L_reg/M_r7_q_8
    -------------------------------------------------  ---------------------------
    Total                                     14.720ns (4.335ns logic, 10.385ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  5.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_6 (FF)
  Destination:          L_reg/M_r11_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.587ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.681 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_6 to L_reg/M_r11_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.BQ      Tcko                  0.525   L_reg/M_r10_q[7]
                                                       L_reg/M_r10_q_6
    SLICE_X14Y23.D5      net (fanout=4)        2.189   L_reg/M_r10_q[6]
    SLICE_X14Y23.D       Tilo                  0.235   L_reg/M_r4_q[6]
                                                       L_reg/mux1211
    SLICE_X15Y23.A2      net (fanout=1)        0.747   L_reg/mux121
    SLICE_X15Y23.A       Tilo                  0.259   M_reg_a1[6]
                                                       L_reg/mux1213
    DSP48_X0Y8.B6        net (fanout=11)       2.118   M_reg_a1[6]
    DSP48_X0Y8.M5        Tdspdo_B_M            3.894   alu1/mul/Mmult_n0003
                                                       alu1/mul/Mmult_n0003
    SLICE_X13Y47.C5      net (fanout=4)        2.329   M_mul_s<5>_0
    SLICE_X13Y47.C       Tilo                  0.259   L_reg/M_r10_q[5]
                                                       alu1/Mmux_s137
    SLICE_X13Y26.BX      net (fanout=3)        1.918   M_alu1_s[5]
    SLICE_X13Y26.CLK     Tdick                 0.114   L_reg/M_r11_q[7]
                                                       L_reg/M_r11_q_5
    -------------------------------------------------  ---------------------------
    Total                                     14.587ns (5.286ns logic, 9.301ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  5.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd8 (FF)
  Destination:          L_reg/M_r9_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.703ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.651 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd8 to L_reg/M_r9_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_ctl2_alufn[4]
                                                       ctl2/M_state_q_FSM_FFd8
    SLICE_X12Y14.C3      net (fanout=97)       4.795   M_ctl2_alufn[4]
    SLICE_X12Y14.C       Tilo                  0.255   M_reg_goalreg[6]
                                                       ctl2/M_state_q_M_alu2_b<6>1
    DSP48_X0Y12.A6       net (fanout=1)        3.319   M_alu2_b[6]
    DSP48_X0Y12.M4       Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y55.A5      net (fanout=4)        2.244   M_mul_s[4]
    SLICE_X14Y55.CLK     Tas                   0.349   L_reg/M_r9_q[7]
                                                       L_reg/Mmux_M_r9_d111
                                                       L_reg/M_r9_q_4
    -------------------------------------------------  ---------------------------
    Total                                     14.703ns (4.345ns logic, 10.358ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: condAdd1/M_sync_out/CLK
  Logical resource: condMul1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: condAdd1/M_sync_out/CLK
  Logical resource: condClr1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: condAdd1/M_sync_out/CLK
  Logical resource: condSub1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: condAdd1/M_sync_out/CLK
  Logical resource: condAdd1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[3]/CLK
  Logical resource: condSub1/M_ctr_q_0/CK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[3]/CLK
  Logical resource: condSub1/M_ctr_q_1/CK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[3]/CLK
  Logical resource: condSub1/M_ctr_q_2/CK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[3]/CLK
  Logical resource: condSub1/M_ctr_q_3/CK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[7]/CLK
  Logical resource: condSub1/M_ctr_q_4/CK
  Location pin: SLICE_X4Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[7]/CLK
  Logical resource: condSub1/M_ctr_q_5/CK
  Location pin: SLICE_X4Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[7]/CLK
  Logical resource: condSub1/M_ctr_q_6/CK
  Location pin: SLICE_X4Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[7]/CLK
  Logical resource: condSub1/M_ctr_q_7/CK
  Location pin: SLICE_X4Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[11]/CLK
  Logical resource: condSub1/M_ctr_q_8/CK
  Location pin: SLICE_X4Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[11]/CLK
  Logical resource: condSub1/M_ctr_q_9/CK
  Location pin: SLICE_X4Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[11]/CLK
  Logical resource: condSub1/M_ctr_q_10/CK
  Location pin: SLICE_X4Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[11]/CLK
  Logical resource: condSub1/M_ctr_q_11/CK
  Location pin: SLICE_X4Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[15]/CLK
  Logical resource: condSub1/M_ctr_q_12/CK
  Location pin: SLICE_X4Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[15]/CLK
  Logical resource: condSub1/M_ctr_q_13/CK
  Location pin: SLICE_X4Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[15]/CLK
  Logical resource: condSub1/M_ctr_q_14/CK
  Location pin: SLICE_X4Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[15]/CLK
  Logical resource: condSub1/M_ctr_q_15/CK
  Location pin: SLICE_X4Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[19]/CLK
  Logical resource: condSub1/M_ctr_q_16/CK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[19]/CLK
  Logical resource: condSub1/M_ctr_q_17/CK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[19]/CLK
  Logical resource: condSub1/M_ctr_q_18/CK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[19]/CLK
  Logical resource: condSub1/M_ctr_q_19/CK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condMul1/M_ctr_q[3]/CLK
  Logical resource: condMul1/M_ctr_q_0/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condMul1/M_ctr_q[3]/CLK
  Logical resource: condMul1/M_ctr_q_1/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condMul1/M_ctr_q[3]/CLK
  Logical resource: condMul1/M_ctr_q_2/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condMul1/M_ctr_q[3]/CLK
  Logical resource: condMul1/M_ctr_q_3/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condMul1/M_ctr_q[7]/CLK
  Logical resource: condMul1/M_ctr_q_4/CK
  Location pin: SLICE_X16Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   16.804|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 247021 paths, 0 nets, and 5265 connections

Design statistics:
   Minimum period:  16.804ns{1}   (Maximum frequency:  59.510MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 02 22:30:09 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4568 MB



