==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.821 seconds; current allocated memory: 91.973 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.587 seconds; current allocated memory: 91.958 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.395 seconds; current allocated memory: 91.931 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 871.458 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:208:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:503:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:503:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:665:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:665:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:825:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:825:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.447 seconds; current allocated memory: 93.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:365:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<111>::ap_uint<111, false>(ap_int_base<111, false> const&)' into 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<111, false>::operator==<111, false>(ap_int_base<111, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<111, false>::operator==<111, false>(ap_int_base<111, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::ap_bit_ref(ap_int_base<64, true>*, int)' into 'ap_int_base<64, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<23, false>(ap_int_base<23, false> const&) const' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<float>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:374:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1013:76)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:950:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:951:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:528:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<169>::ap_uint<169, false>(ap_int_base<169, false> const&)' into 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:537:21)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<79>::ap_uint<79, false>(ap_int_base<79, false> const&)' into 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:996:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, float>(float, bool)' into '__hls_fptosi_float_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:52:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i64' into 'straightLineProjectorFromLayerIJtoK(long, long, int, int, int)' (patchMaker.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<long, 3ul>, 256ul>, 5ul>::_S_ref(std::array<std::array<long, 3ul>, 256ul> const (&) [5], unsigned long)' into 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<long, 3ul>, 256ul>::_S_ref(std::array<long, 3ul> const (&) [256], unsigned long)' into 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<long, 3ul>::_S_ref(long const (&) [3], unsigned long)' into 'std::array<long, 3ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, double>(double, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, double>(double, bool)' into '__hls_fptosi_double_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1131:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1131:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1131:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i64' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1131:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1131:0)
INFO: [HLS 214-178] Inlining function 'initWedgeSuperPoint(long (&) [3][16][3], long (*) [3], int)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1131:0)
INFO: [HLS 214-178] Inlining function 'getParallelograms(long (&) [5][3][16][3], long (&) [5][4][6])' into 'wedgePatch_init(long (&) [5][3][16][3], long (&) [5][4][6], long (*) [3][16][3], long, long)' (patchMaker.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'wedgePatch_init(long (&) [5][3][16][3], long (&) [5][4][6], long (*) [3][16][3], long, long)' into 'makePatch_alignedToLine(long, long, int&, bool, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:1069:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'areWedgeSuperPointsEqual(long (*) [16][3], long (*) [16][3])' (patchMaker.cpp:31:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'areWedgeSuperPointsEqual(long (*) [16][3], long (*) [16][3])' (patchMaker.cpp:31:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'getSolveNextPatchPairWhileCondition(int, bool, bool, long, long, int, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:665:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:826:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:826:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:826:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:826:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:826:0)
INFO: [HLS 214-178] Inlining function 'getSolveNextPatchPairWhileCondition(int, bool, bool, long, long, int, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' into 'solveNextPatchPair(long, int, int, bool, bool, long&, int&, long&, long&, long&, long&, long&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'getSolveNextColumnWhileConditional(long, int, long)' into 'solveNextColumn(long, int, int, bool, bool, long, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:466:0)
INFO: [HLS 214-178] Inlining function 'solveNextColumn(long, int, int, bool, bool, long, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' into 'makePatches_ShadowQuilt_fromEdges(long, int, int, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:453:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 18.775 seconds; current allocated memory: 102.593 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 102.594 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.646 seconds; current allocated memory: 244.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1149) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'solveComplmentaryPatch' (patchMaker.cpp:923) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeThirdPatch' (patchMaker.cpp:683) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.426 seconds; current allocated memory: 502.556 MB.
INFO: [XFORM 203-510] Pipelining loop 'rowListSet_loop' (patchMaker.cpp:1136) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'start_value_loop' (patchMaker.cpp:1145) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LRdiscovery_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1199_2' (patchMaker.cpp:1199) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1211_4' (patchMaker.cpp:1211) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1240_6' (patchMaker.cpp:1240) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1252_8' (patchMaker.cpp:1252) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initWedgeSP_loop' (patchMaker.cpp:13) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_301_4' (patchMaker.cpp:301) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_7' (patchMaker.cpp:313) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_8' (patchMaker.cpp:330) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_12' (patchMaker.cpp:351) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_15' (patchMaker.cpp:363) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_396_5' (patchMaker.cpp:396) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_408_8' (patchMaker.cpp:408) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getShadows_loop' (patchMaker.cpp:168) in function 'getShadows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'GSmaxFinding_loop' (patchMaker.cpp:187) in function 'getShadows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'minMaxAcceptanceCorners_loop' (patchMaker.cpp:217) in function 'get_acceptanceCorners' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getIndexFromZ_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'get_index_from_z' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1078_4' (patchMaker.cpp:1078) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1104_8' (patchMaker.cpp:1104) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1116_11' (patchMaker.cpp:1116) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_4' (patchMaker.cpp:98) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:57) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_863_2' (patchMaker.cpp:863) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_875_3' (patchMaker.cpp:875) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_884_4' (patchMaker.cpp:884) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_892_5' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_897_6' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_903_7' (patchMaker.cpp:903) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_909_8' (patchMaker.cpp:909) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_921_9' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'superpointEqualCheck_2_loop' (patchMaker.cpp:1038) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'initWedgeSP_loop' (patchMaker.cpp:13) in function 'makeSuperPoint_alignedToLine' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_15_1' (patchMaker.cpp:15) in function 'makeSuperPoint_alignedToLine' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_z_i_atTop' (patchMaker.cpp:908) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jL' (patchMaker.cpp:163) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jR' (patchMaker.cpp:164) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jL' (patchMaker.cpp:165) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jR' (patchMaker.cpp:166) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_z_i_atTop' (patchMaker.cpp:908) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jL' (patchMaker.cpp:163) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jR' (patchMaker.cpp:164) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jL' (patchMaker.cpp:165) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jR' (patchMaker.cpp:166) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1149) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'solveComplmentaryPatch' (patchMaker.cpp:923) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeThirdPatch' (patchMaker.cpp:683) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters' in function 'delete_patch'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:145:5) in function 'straightLineProjectorFromLayerIJtoK'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:555:10) to (patchMaker.cpp:598:26) in function 'solveNextPatchPair'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:600:32) to (patchMaker.cpp:637:9) in function 'solveNextPatchPair'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:1190:25) to (patchMaker.cpp:1195:13) in function 'makeSuperPoint_alignedToLine'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:1221:42) to (patchMaker.cpp:1236:13) in function 'makeSuperPoint_alignedToLine'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:187:14) to (patchMaker.cpp:189:13) in function 'getShadows'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:34:5) in function 'areWedgeSuperPointsEqual'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'straightLineProjectorFromLayerIJtoK' into 'makePatches_ShadowQuilt_fromEdges' (patchMaker.cpp:477) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.435 seconds; current allocated memory: 774.741 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1197_1' (patchMaker.cpp:1186:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1209_3' (patchMaker.cpp:1186:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1238_5' (patchMaker.cpp:1186:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1250_7' (patchMaker.cpp:1186:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1076_3' (patchMaker.cpp:1076:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1074_2' (patchMaker.cpp:1074:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1072_1' (patchMaker.cpp:1072:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1102_7' (patchMaker.cpp:1102:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1100_6' (patchMaker.cpp:1100:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1098_5' (patchMaker.cpp:1098:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1114_10' (patchMaker.cpp:1114:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1112_9' (patchMaker.cpp:1112:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (patchMaker.cpp:96:38) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_2' (patchMaker.cpp:94:34) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_1' (patchMaker.cpp:91:34) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_394_4' (patchMaker.cpp:394:43) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_392_3' (patchMaker.cpp:392:39) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_390_2' (patchMaker.cpp:390:35) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_406_7' (patchMaker.cpp:406:39) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_404_6' (patchMaker.cpp:404:35) in function 'delete_patch'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_388_1' (patchMaker.cpp:388:32) in function 'delete_patch' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_3' (patchMaker.cpp:299:43) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_297_2' (patchMaker.cpp:297:39) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_295_1' (patchMaker.cpp:295:35) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_311_6' (patchMaker.cpp:311:39) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_309_5' (patchMaker.cpp:309:35) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_11' (patchMaker.cpp:349:52) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_10' (patchMaker.cpp:347:48) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_345_9' (patchMaker.cpp:345:43) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_361_14' (patchMaker.cpp:361:48) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_359_13' (patchMaker.cpp:359:44) in function 'add_patch'.
INFO: [HLS 200-472] Inferring partial write operation for 'current_z_i_index' (patchMaker.cpp:857:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:865:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:877:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:886:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:894:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:899:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i' (patchMaker.cpp:905:20)
INFO: [HLS 200-472] Inferring partial write operation for 'row_list' (patchMaker.cpp:1138:35)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1201:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1213:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1242:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1254:40)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:5:18)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:6:18)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:7:18)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:17:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:20:22)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:23:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:25:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:1080:29)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints' (patchMaker.cpp:1106:40)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:1118:35)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:84:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:86:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:87:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:88:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:89:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints' (patchMaker.cpp:100:48)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:105:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:53:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:70:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:71:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:72:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:73:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:74:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:75:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:77:36)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:210:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:211:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:212:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:213:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:243:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:244:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:245:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:246:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:247:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:248:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:249:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:250:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:255:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:256:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:260:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:261:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:265:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:266:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:270:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:271:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:277:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:278:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:279:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:284:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:285:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:286:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.662 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeSuperPoint_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rowListSet_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'rowListSet_loop'
INFO: [SCHED 204-61] Pipelining loop 'start_value_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'start_value_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dcmp' operation ('tmp_39', patchMaker.cpp:1149) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:1149).
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'start_value_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dcmp' operation ('tmp_39', patchMaker.cpp:1149) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:1149).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 5, loop 'start_value_loop'
INFO: [SCHED 204-61] Pipelining loop 'LRdiscovery_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'LRdiscovery_loop'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1250_7_VITIS_LOOP_1252_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1250_7_VITIS_LOOP_1252_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1238_5_VITIS_LOOP_1240_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1238_5_VITIS_LOOP_1240_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1209_3_VITIS_LOOP_1211_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1209_3_VITIS_LOOP_1211_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1197_1_VITIS_LOOP_1199_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1197_1_VITIS_LOOP_1199_2'
INFO: [SCHED 204-61] Pipelining loop 'initWedgeSP_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'initWedgeSP_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('init_patch_addr_1_write_ln23', patchMaker.cpp:23) of variable 'temp_load_2', patchMaker.cpp:17 on array 'init_patch' and 'load' operation ('init_patch_load', patchMaker.cpp:22) on array 'init_patch'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('init_patch_addr_5_write_ln17', patchMaker.cpp:17) of variable 'temp_load_2', patchMaker.cpp:17 on array 'init_patch' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'init_patch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'initWedgeSP_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.302 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.219 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, function 'straightLineProjectorFromLayerIJtoK'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.499 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'minMaxAcceptanceCorners_loop'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('wp_parameters_load_6', patchMaker.cpp:232) on array 'wp_parameters' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'wp_parameters'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'minMaxAcceptanceCorners_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln332', patchMaker.cpp:332)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln333', patchMaker.cpp:333)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_330_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.056 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1072_1_VITIS_LOOP_1076_3_VITIS_LOOP_1078_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1072_1_VITIS_LOOP_1076_3_VITIS_LOOP_1078_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1098_5_VITIS_LOOP_1102_7_VITIS_LOOP_1104_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1098_5_VITIS_LOOP_1102_7_VITIS_LOOP_1104_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1112_9_VITIS_LOOP_1114_10_VITIS_LOOP_1116_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1112_9_VITIS_LOOP_1114_10_VITIS_LOOP_1116_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln55', patchMaker.cpp:55)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_addr_12_write_ln74', patchMaker.cpp:74) of variable 'sext_ln42', patchMaker.cpp:42 on array 'NPpatches_parameters', patchMaker.cpp:1111 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 18, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.742 seconds; current allocated memory: 1.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.297 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('wsp1_2_load_2', patchMaker.cpp:34) on array 'wsp1_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'wsp1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, function 'areWedgeSuperPointsEqual'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.464 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getIndexFromZ_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'getIndexFromZ_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.618 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_104) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.781 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_863_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_863_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_884_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_884_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_875_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_875_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_892_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_892_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_897_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_897_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_903_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_903_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_909_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_909_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_921_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_921_9'
INFO: [SCHED 204-61] Pipelining loop 'superpointEqualCheck_2_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('tmp_25', patchMaker.cpp:1040) to 'areWedgeSuperPointsEqual') in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 5 and incompatible II = 2 of 'call' operation ('tmp_25', patchMaker.cpp:1040) to 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('tmp_25', patchMaker.cpp:1040) to 'areWedgeSuperPointsEqual') in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('tmp_25', patchMaker.cpp:1040) to 'areWedgeSuperPointsEqual') in the first pipeline iteration (II = 5 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'superpointEqualCheck_2_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.856 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.826 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getShadows_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'getShadows_loop'
INFO: [SCHED 204-61] Pipelining loop 'GSmaxFinding_loop'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('wp_parameters_2_addr_3_write_ln199', patchMaker.cpp:199) of variable 'phi_ln1', patchMaker.cpp:197 on array 'wp_parameters_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'wp_parameters_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'GSmaxFinding_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.71 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.843 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.67 seconds; current allocated memory: 1.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.013 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln600) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.734 seconds; current allocated memory: 1.029 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 8.653 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 8.099 seconds; current allocated memory: 1.030 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.591 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeSuperPoint_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_3ns_66_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeSuperPoint_alignedToLine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 9.842 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.889 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_acceptanceCorners'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.919 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.973 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_9ns_72_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.772 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'areWedgeSuperPointsEqual'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.218 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_index_from_z'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.921 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_15s_11ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.866 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveComplmentaryPatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.268 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getShadows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.36 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeThirdPatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.9 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_5ns_11ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveNextPatchPair'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.881 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/apexZ0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/apexZ0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.561 seconds; current allocated memory: 1.091 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_3ns_66_1_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_radii_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_trapezoid_edges_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_row_list_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK_radii_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_9ns_72_1_1_Multiplier_2'
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_init_patch_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_superpoints_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64s_64s_64_1_1_Multiplier_3'
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_current_z_i_index_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_index_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_temp_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 14 seconds. CPU system time: 4 seconds. Elapsed time: 18.768 seconds; current allocated memory: 1.098 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.56 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 133 seconds. CPU system time: 14 seconds. Elapsed time: 173.175 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-112] Total CPU user time: 136 seconds. Total CPU system time: 16 seconds. Total elapsed time: 175.969 seconds; peak allocated memory: 1.098 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 25.638 seconds; current allocated memory: 95.917 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 3 seconds. Elapsed time: 25.806 seconds; current allocated memory: 101.817 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4 seconds. CPU system time: 3 seconds. Elapsed time: 25.811 seconds; current allocated memory: 102.004 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.116 seconds; current allocated memory: 92.091 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 871.593 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:208:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:503:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:503:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:665:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:665:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:825:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:825:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.034 seconds; current allocated memory: 93.647 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:365:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<111>::ap_uint<111, false>(ap_int_base<111, false> const&)' into 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<111, false>::operator==<111, false>(ap_int_base<111, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<111, false>::operator==<111, false>(ap_int_base<111, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::ap_bit_ref(ap_int_base<64, true>*, int)' into 'ap_int_base<64, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<23, false>(ap_int_base<23, false> const&) const' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<float>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:374:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1013:76)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:950:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:951:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:528:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<169>::ap_uint<169, false>(ap_int_base<169, false> const&)' into 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:537:21)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<79>::ap_uint<79, false>(ap_int_base<79, false> const&)' into 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:996:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, float>(float, bool)' into '__hls_fptosi_float_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:52:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i64' into 'straightLineProjectorFromLayerIJtoK(long, long, int, int, int)' (patchMaker.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<long, 3ul>, 256ul>, 5ul>::_S_ref(std::array<std::array<long, 3ul>, 256ul> const (&) [5], unsigned long)' into 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<long, 3ul>, 256ul>::_S_ref(std::array<long, 3ul> const (&) [256], unsigned long)' into 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<long, 3ul>::_S_ref(long const (&) [3], unsigned long)' into 'std::array<long, 3ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'mSP_findStartIndex(long const*, int, long, int&, long&)' (patchMaker.cpp:1262:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, double>(double, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, double>(double, bool)' into '__hls_fptosi_double_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'mSP_findLRBounds(int, long const*, int, int&, int&)' (patchMaker.cpp:1239:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'mSP_findLRBounds(int, long const*, int, int&, int&)' (patchMaker.cpp:1239:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1131:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1131:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1131:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i64' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1131:0)
INFO: [HLS 214-178] Inlining function 'initWedgeSuperPoint(long (&) [3][16][3], long (*) [3], int)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1131:0)
INFO: [HLS 214-178] Inlining function 'getParallelograms(long (&) [5][3][16][3], long (&) [5][4][6])' into 'wedgePatch_init(long (&) [5][3][16][3], long (&) [5][4][6], long (*) [3][16][3], long, long)' (patchMaker.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'wedgePatch_init(long (&) [5][3][16][3], long (&) [5][4][6], long (*) [3][16][3], long, long)' into 'makePatch_alignedToLine(long, long, int&, bool, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:1069:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'areWedgeSuperPointsEqual(long (*) [16][3], long (*) [16][3])' (patchMaker.cpp:31:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'areWedgeSuperPointsEqual(long (*) [16][3], long (*) [16][3])' (patchMaker.cpp:31:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'getSolveNextPatchPairWhileCondition(int, bool, bool, long, long, int, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:665:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:826:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:826:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:826:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:826:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:826:0)
INFO: [HLS 214-178] Inlining function 'getSolveNextPatchPairWhileCondition(int, bool, bool, long, long, int, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' into 'solveNextPatchPair(long, int, int, bool, bool, long&, int&, long&, long&, long&, long&, long&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'getSolveNextColumnWhileConditional(long, int, long)' into 'solveNextColumn(long, int, int, bool, bool, long, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:466:0)
INFO: [HLS 214-178] Inlining function 'solveNextColumn(long, int, int, bool, bool, long, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' into 'makePatches_ShadowQuilt_fromEdges(long, int, int, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:453:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 19.409 seconds; current allocated memory: 102.921 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 102.921 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.731 seconds; current allocated memory: 254.465 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mSP_findStartIndex' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1145) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'solveComplmentaryPatch' (patchMaker.cpp:923) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeThirdPatch' (patchMaker.cpp:683) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 3.932 seconds; current allocated memory: 530.894 MB.
INFO: [XFORM 203-510] Pipelining loop 'start_value_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:500) in function 'mSP_findStartIndex' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LRdiscovery_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'mSP_findLRBounds' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rowListSet_loop' (patchMaker.cpp:1134) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1174_2' (patchMaker.cpp:1174) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1186_4' (patchMaker.cpp:1186) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1215_6' (patchMaker.cpp:1215) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1227_8' (patchMaker.cpp:1227) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initWedgeSP_loop' (patchMaker.cpp:13) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_301_4' (patchMaker.cpp:301) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_7' (patchMaker.cpp:313) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_8' (patchMaker.cpp:330) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_12' (patchMaker.cpp:351) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_15' (patchMaker.cpp:363) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_396_5' (patchMaker.cpp:396) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_408_8' (patchMaker.cpp:408) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getShadows_loop' (patchMaker.cpp:168) in function 'getShadows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'GSmaxFinding_loop' (patchMaker.cpp:187) in function 'getShadows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'minMaxAcceptanceCorners_loop' (patchMaker.cpp:217) in function 'get_acceptanceCorners' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getIndexFromZ_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'get_index_from_z' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1078_4' (patchMaker.cpp:1078) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1104_8' (patchMaker.cpp:1104) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1116_11' (patchMaker.cpp:1116) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_4' (patchMaker.cpp:98) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:57) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_863_2' (patchMaker.cpp:863) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_875_3' (patchMaker.cpp:875) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_884_4' (patchMaker.cpp:884) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_892_5' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_897_6' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_903_7' (patchMaker.cpp:903) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_909_8' (patchMaker.cpp:909) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_921_9' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'superpointEqualCheck_2_loop' (patchMaker.cpp:1038) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'initWedgeSP_loop' (patchMaker.cpp:13) in function 'makeSuperPoint_alignedToLine' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_15_1' (patchMaker.cpp:15) in function 'makeSuperPoint_alignedToLine' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_z_i_atTop' (patchMaker.cpp:908) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jL' (patchMaker.cpp:163) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jR' (patchMaker.cpp:164) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jL' (patchMaker.cpp:165) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jR' (patchMaker.cpp:166) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_z_i_atTop' (patchMaker.cpp:908) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jL' (patchMaker.cpp:163) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jR' (patchMaker.cpp:164) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jL' (patchMaker.cpp:165) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jR' (patchMaker.cpp:166) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'mSP_findStartIndex' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1145) automatically.
INFO: [XFORM 203-602] Inlining function 'mSP_findLRBounds' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1149) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'solveComplmentaryPatch' (patchMaker.cpp:923) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeThirdPatch' (patchMaker.cpp:683) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters' in function 'delete_patch'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:145:5) in function 'straightLineProjectorFromLayerIJtoK'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:555:10) to (patchMaker.cpp:598:26) in function 'solveNextPatchPair'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:600:32) to (patchMaker.cpp:637:9) in function 'solveNextPatchPair'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:187:14) to (patchMaker.cpp:189:13) in function 'getShadows'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:34:5) in function 'areWedgeSuperPointsEqual'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'straightLineProjectorFromLayerIJtoK' into 'makePatches_ShadowQuilt_fromEdges' (patchMaker.cpp:477) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.962 seconds; current allocated memory: 817.315 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1172_1' (patchMaker.cpp:1161:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1184_3' (patchMaker.cpp:1161:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1213_5' (patchMaker.cpp:1161:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1225_7' (patchMaker.cpp:1161:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1076_3' (patchMaker.cpp:1076:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1074_2' (patchMaker.cpp:1074:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1072_1' (patchMaker.cpp:1072:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1102_7' (patchMaker.cpp:1102:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1100_6' (patchMaker.cpp:1100:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1098_5' (patchMaker.cpp:1098:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1114_10' (patchMaker.cpp:1114:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1112_9' (patchMaker.cpp:1112:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (patchMaker.cpp:96:38) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_2' (patchMaker.cpp:94:34) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_1' (patchMaker.cpp:91:34) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_394_4' (patchMaker.cpp:394:43) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_392_3' (patchMaker.cpp:392:39) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_390_2' (patchMaker.cpp:390:35) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_406_7' (patchMaker.cpp:406:39) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_404_6' (patchMaker.cpp:404:35) in function 'delete_patch'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_388_1' (patchMaker.cpp:388:32) in function 'delete_patch' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_3' (patchMaker.cpp:299:43) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_297_2' (patchMaker.cpp:297:39) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_295_1' (patchMaker.cpp:295:35) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_311_6' (patchMaker.cpp:311:39) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_309_5' (patchMaker.cpp:309:35) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_11' (patchMaker.cpp:349:52) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_10' (patchMaker.cpp:347:48) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_345_9' (patchMaker.cpp:345:43) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_361_14' (patchMaker.cpp:361:48) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_359_13' (patchMaker.cpp:359:44) in function 'add_patch'.
INFO: [HLS 200-472] Inferring partial write operation for 'current_z_i_index' (patchMaker.cpp:857:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:865:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:877:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:886:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:894:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:899:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i' (patchMaker.cpp:905:20)
INFO: [HLS 200-472] Inferring partial write operation for 'row_list' (patchMaker.cpp:1138:35)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1176:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1188:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1217:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1229:40)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:5:18)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:6:18)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:7:18)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:17:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:20:22)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:23:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:25:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:1080:29)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints' (patchMaker.cpp:1106:40)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:1118:35)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:84:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:86:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:87:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:88:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:89:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints' (patchMaker.cpp:100:48)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:105:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:53:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:70:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:71:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:72:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:73:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:74:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:75:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:77:36)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:210:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:211:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:212:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:213:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:243:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:244:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:245:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:246:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:247:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:248:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:249:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:250:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:255:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:256:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:260:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:261:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:265:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:266:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:270:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:271:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:277:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:278:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:279:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:284:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:285:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:286:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 7.578 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeSuperPoint_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rowListSet_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'rowListSet_loop'
INFO: [SCHED 204-61] Pipelining loop 'start_value_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'start_value_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dcmp' operation ('tmp_39', patchMaker.cpp:1268->patchMaker.cpp:1145) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'start_value_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dcmp' operation ('tmp_39', patchMaker.cpp:1268->patchMaker.cpp:1145) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 5, loop 'start_value_loop'
INFO: [SCHED 204-61] Pipelining loop 'LRdiscovery_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'LRdiscovery_loop'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1225_7_VITIS_LOOP_1227_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1225_7_VITIS_LOOP_1227_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1213_5_VITIS_LOOP_1215_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1213_5_VITIS_LOOP_1215_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1184_3_VITIS_LOOP_1186_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1184_3_VITIS_LOOP_1186_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1172_1_VITIS_LOOP_1174_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1172_1_VITIS_LOOP_1174_2'
INFO: [SCHED 204-61] Pipelining loop 'initWedgeSP_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'initWedgeSP_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('init_patch_addr_1_write_ln23', patchMaker.cpp:23) of variable 'temp_load_2', patchMaker.cpp:17 on array 'init_patch' and 'load' operation ('init_patch_load', patchMaker.cpp:22) on array 'init_patch'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('init_patch_addr_5_write_ln17', patchMaker.cpp:17) of variable 'temp_load_2', patchMaker.cpp:17 on array 'init_patch' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'init_patch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'initWedgeSP_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.459 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.666 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, function 'straightLineProjectorFromLayerIJtoK'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.54 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'minMaxAcceptanceCorners_loop'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('wp_parameters_load_6', patchMaker.cpp:232) on array 'wp_parameters' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'wp_parameters'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'minMaxAcceptanceCorners_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.797 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.605 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln332', patchMaker.cpp:332)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln333', patchMaker.cpp:333)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_330_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.081 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.803 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1072_1_VITIS_LOOP_1076_3_VITIS_LOOP_1078_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1072_1_VITIS_LOOP_1076_3_VITIS_LOOP_1078_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1098_5_VITIS_LOOP_1102_7_VITIS_LOOP_1104_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1098_5_VITIS_LOOP_1102_7_VITIS_LOOP_1104_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1112_9_VITIS_LOOP_1114_10_VITIS_LOOP_1116_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1112_9_VITIS_LOOP_1114_10_VITIS_LOOP_1116_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln55', patchMaker.cpp:55)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_addr_12_write_ln74', patchMaker.cpp:74) of variable 'sext_ln42', patchMaker.cpp:42 on array 'NPpatches_parameters', patchMaker.cpp:1111 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 18, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.709 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.305 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('wsp1_2_load_2', patchMaker.cpp:34) on array 'wsp1_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'wsp1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, function 'areWedgeSuperPointsEqual'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.411 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getIndexFromZ_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'getIndexFromZ_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_102) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.781 seconds; current allocated memory: 1.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.625 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_863_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_863_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_884_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_884_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_875_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_875_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_892_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_892_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_897_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_897_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_903_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_903_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_909_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_909_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_921_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_921_9'
INFO: [SCHED 204-61] Pipelining loop 'superpointEqualCheck_2_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('tmp_25', patchMaker.cpp:1040) to 'areWedgeSuperPointsEqual') in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 5 and incompatible II = 2 of 'call' operation ('tmp_25', patchMaker.cpp:1040) to 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('tmp_25', patchMaker.cpp:1040) to 'areWedgeSuperPointsEqual') in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('tmp_25', patchMaker.cpp:1040) to 'areWedgeSuperPointsEqual') in the first pipeline iteration (II = 5 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'superpointEqualCheck_2_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.773 seconds; current allocated memory: 1.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.897 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getShadows_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'getShadows_loop'
INFO: [SCHED 204-61] Pipelining loop 'GSmaxFinding_loop'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('wp_parameters_2_addr_3_write_ln199', patchMaker.cpp:199) of variable 'phi_ln1', patchMaker.cpp:197 on array 'wp_parameters_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'wp_parameters_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'GSmaxFinding_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.64 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.288 seconds; current allocated memory: 1.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.565 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln600) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.59 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.983 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 8.309 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.84 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeSuperPoint_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_3ns_66_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeSuperPoint_alignedToLine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 8.575 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.057 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_acceptanceCorners'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.952 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.016 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_9ns_72_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.629 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'areWedgeSuperPointsEqual'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.035 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_index_from_z'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.871 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_15s_11ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.782 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveComplmentaryPatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.147 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getShadows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.418 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeThirdPatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.727 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_5ns_11ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveNextPatchPair'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.021 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/apexZ0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/apexZ0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 9.459 seconds; current allocated memory: 1.146 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_3ns_66_1_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_radii_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_trapezoid_edges_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_row_list_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK_radii_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_9ns_72_1_1_Multiplier_2'
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_init_patch_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_superpoints_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64s_64s_64_1_1_Multiplier_3'
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_current_z_i_index_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_index_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_temp_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 14 seconds. CPU system time: 3 seconds. Elapsed time: 18.571 seconds; current allocated memory: 1.153 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.56 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 137 seconds. CPU system time: 13 seconds. Elapsed time: 174.075 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-112] Total CPU user time: 139 seconds. Total CPU system time: 15 seconds. Total elapsed time: 176.672 seconds; peak allocated memory: 1.153 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 25.409 seconds; current allocated memory: 96.124 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.179 seconds; current allocated memory: 92.091 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 12.032 seconds; current allocated memory: 96.060 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 25.684 seconds; current allocated memory: 96.109 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 24.331 seconds; current allocated memory: 96.140 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.299 seconds; current allocated memory: 92.097 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.902 seconds; current allocated memory: 92.092 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 26.015 seconds; current allocated memory: 96.110 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 871.593 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:208:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:505:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:505:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:667:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:667:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:827:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:827:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.588 seconds; current allocated memory: 93.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:365:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<111>::ap_uint<111, false>(ap_int_base<111, false> const&)' into 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<111, false>::operator==<111, false>(ap_int_base<111, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<111, false>::operator==<111, false>(ap_int_base<111, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::ap_bit_ref(ap_int_base<64, true>*, int)' into 'ap_int_base<64, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<23, false>(ap_int_base<23, false> const&) const' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<float>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:374:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1013:76)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:950:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:951:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:528:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<169>::ap_uint<169, false>(ap_int_base<169, false> const&)' into 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:537:21)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<79>::ap_uint<79, false>(ap_int_base<79, false> const&)' into 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:996:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, float>(float, bool)' into '__hls_fptosi_float_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:52:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i64' into 'straightLineProjectorFromLayerIJtoK(long, long, int, int, int)' (patchMaker.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<long, 3ul>, 256ul>, 5ul>::_S_ref(std::array<std::array<long, 3ul>, 256ul> const (&) [5], unsigned long)' into 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<long, 3ul>, 256ul>::_S_ref(std::array<long, 3ul> const (&) [256], unsigned long)' into 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<long, 3ul>::_S_ref(long const (&) [3], unsigned long)' into 'std::array<long, 3ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'mSP_findStartIndex(long const*, int, long, int&, long&)' (patchMaker.cpp:1264:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, double>(double, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, double>(double, bool)' into '__hls_fptosi_double_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'mSP_findLRBounds(int, long const*, int, int&, int&)' (patchMaker.cpp:1241:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'mSP_findLRBounds(int, long const*, int, int&, int&)' (patchMaker.cpp:1241:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1133:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1133:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1133:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i64' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1133:0)
INFO: [HLS 214-178] Inlining function 'initWedgeSuperPoint(long (&) [3][16][3], long (*) [3], int)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1133:0)
INFO: [HLS 214-178] Inlining function 'getParallelograms(long (&) [5][3][16][3], long (&) [5][4][6])' into 'wedgePatch_init(long (&) [5][3][16][3], long (&) [5][4][6], long (*) [3][16][3], long, long)' (patchMaker.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'wedgePatch_init(long (&) [5][3][16][3], long (&) [5][4][6], long (*) [3][16][3], long, long)' into 'makePatch_alignedToLine(long, long, int&, bool, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:1071:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'areWedgeSuperPointsEqual(long (*) [16][3], long (*) [16][3])' (patchMaker.cpp:31:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'areWedgeSuperPointsEqual(long (*) [16][3], long (*) [16][3])' (patchMaker.cpp:31:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'getSolveNextPatchPairWhileCondition(int, bool, bool, long, long, int, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:667:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:828:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:828:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:828:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:828:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:828:0)
INFO: [HLS 214-178] Inlining function 'getSolveNextPatchPairWhileCondition(int, bool, bool, long, long, int, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' into 'solveNextPatchPair(long, int, int, bool, bool, long&, int&, long&, long&, long&, long&, long&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:506:0)
INFO: [HLS 214-178] Inlining function 'getSolveNextColumnWhileConditional(long, int, long)' into 'solveNextColumn(long, int, int, bool, bool, long, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:468:0)
INFO: [HLS 214-178] Inlining function 'solveNextColumn(long, int, int, bool, bool, long, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' into 'makePatches_ShadowQuilt_fromEdges(long, int, int, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:453:0)
INFO: [HLS 214-248] complete partitioned array 'patches_superpoints' on dimension 1 (patchMaker.cpp:453:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 25.053 seconds; current allocated memory: 109.296 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 109.297 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.329 seconds; current allocated memory: 279.051 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mSP_findStartIndex' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1147) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'solveComplmentaryPatch' (patchMaker.cpp:925) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeThirdPatch' (patchMaker.cpp:685) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 33 seconds. CPU system time: 1 seconds. Elapsed time: 33.274 seconds; current allocated memory: 587.012 MB.
INFO: [XFORM 203-510] Pipelining loop 'start_value_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:500) in function 'mSP_findStartIndex' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LRdiscovery_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'mSP_findLRBounds' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rowListSet_loop' (patchMaker.cpp:1136) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1176_2' (patchMaker.cpp:1176) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1188_4' (patchMaker.cpp:1188) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1217_6' (patchMaker.cpp:1217) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1229_8' (patchMaker.cpp:1229) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initWedgeSP_loop' (patchMaker.cpp:13) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_301_4' (patchMaker.cpp:301) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_7' (patchMaker.cpp:313) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_8' (patchMaker.cpp:330) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_12' (patchMaker.cpp:351) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_15' (patchMaker.cpp:363) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_301_4' (patchMaker.cpp:301) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_7' (patchMaker.cpp:313) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_8' (patchMaker.cpp:330) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_12' (patchMaker.cpp:351) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_15' (patchMaker.cpp:363) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_301_4' (patchMaker.cpp:301) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_7' (patchMaker.cpp:313) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_8' (patchMaker.cpp:330) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_12' (patchMaker.cpp:351) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_15' (patchMaker.cpp:363) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_396_5' (patchMaker.cpp:396) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_408_8' (patchMaker.cpp:408) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_396_5' (patchMaker.cpp:396) in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_408_8' (patchMaker.cpp:408) in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getShadows_loop' (patchMaker.cpp:168) in function 'getShadows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'GSmaxFinding_loop' (patchMaker.cpp:187) in function 'getShadows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'minMaxAcceptanceCorners_loop' (patchMaker.cpp:217) in function 'get_acceptanceCorners' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getIndexFromZ_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'get_index_from_z' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1080_4' (patchMaker.cpp:1080) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1106_8' (patchMaker.cpp:1106) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1118_11' (patchMaker.cpp:1118) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_4' (patchMaker.cpp:98) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:57) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1080_4' (patchMaker.cpp:1080) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1106_8' (patchMaker.cpp:1106) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1118_11' (patchMaker.cpp:1118) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_4' (patchMaker.cpp:98) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:57) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1080_4' (patchMaker.cpp:1080) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1106_8' (patchMaker.cpp:1106) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1118_11' (patchMaker.cpp:1118) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_4' (patchMaker.cpp:98) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:57) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_865_2' (patchMaker.cpp:865) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_877_3' (patchMaker.cpp:877) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_886_4' (patchMaker.cpp:886) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_894_5' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_899_6' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_905_7' (patchMaker.cpp:905) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_911_8' (patchMaker.cpp:911) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_923_9' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'superpointEqualCheck_2_loop' (patchMaker.cpp:1040) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'initWedgeSP_loop' (patchMaker.cpp:13) in function 'makeSuperPoint_alignedToLine' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_15_1' (patchMaker.cpp:15) in function 'makeSuperPoint_alignedToLine' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_z_i_atTop' (patchMaker.cpp:910) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jL' (patchMaker.cpp:163) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jR' (patchMaker.cpp:164) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jL' (patchMaker.cpp:165) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jR' (patchMaker.cpp:166) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_z_i_atTop' (patchMaker.cpp:910) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jL' (patchMaker.cpp:163) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jR' (patchMaker.cpp:164) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jL' (patchMaker.cpp:165) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jR' (patchMaker.cpp:166) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'mSP_findStartIndex' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1147) automatically.
INFO: [XFORM 203-602] Inlining function 'mSP_findLRBounds' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1151) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'solveComplmentaryPatch' (patchMaker.cpp:925) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeThirdPatch' (patchMaker.cpp:685) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_0' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_1' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_2' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_3' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_4' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_5' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_6' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_7' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_8' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_9' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_10' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_11' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_12' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_13' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_14' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_15' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_16' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_17' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_18' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_19' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_20' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_21' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_22' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_23' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_24' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_25' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_26' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_27' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_28' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_29' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_30' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_31' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_0' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_1' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_2' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_3' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_4' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_5' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_6' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_7' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_8' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_9' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_10' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_11' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_12' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_13' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_14' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_15' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_16' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_17' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_18' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_19' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_20' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_21' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_22' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_23' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_24' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_25' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_26' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_27' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_28' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_29' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_30' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_31' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters' in function 'delete_patch'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:145:5) in function 'straightLineProjectorFromLayerIJtoK'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:557:10) to (patchMaker.cpp:600:26) in function 'solveNextPatchPair'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:187:14) to (patchMaker.cpp:189:13) in function 'getShadows'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:34:5) in function 'areWedgeSuperPointsEqual.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:34:5) in function 'areWedgeSuperPointsEqual'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'straightLineProjectorFromLayerIJtoK' into 'makePatches_ShadowQuilt_fromEdges' (patchMaker.cpp:479) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 119 seconds. CPU system time: 0 seconds. Elapsed time: 121.408 seconds; current allocated memory: 939.735 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1174_1' (patchMaker.cpp:1163:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1186_3' (patchMaker.cpp:1163:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1215_5' (patchMaker.cpp:1163:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1227_7' (patchMaker.cpp:1163:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1078_3' (patchMaker.cpp:1078:31) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1076_2' (patchMaker.cpp:1076:30) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1074_1' (patchMaker.cpp:1074:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1104_7' (patchMaker.cpp:1104:31) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1102_6' (patchMaker.cpp:1102:30) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1100_5' (patchMaker.cpp:1100:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1116_10' (patchMaker.cpp:1116:31) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1114_9' (patchMaker.cpp:1114:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (patchMaker.cpp:96:38) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_2' (patchMaker.cpp:94:34) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_1' (patchMaker.cpp:91:34) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1078_3' (patchMaker.cpp:1078:31) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1076_2' (patchMaker.cpp:1076:30) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1074_1' (patchMaker.cpp:1074:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1104_7' (patchMaker.cpp:1104:31) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1102_6' (patchMaker.cpp:1102:30) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1100_5' (patchMaker.cpp:1100:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1116_10' (patchMaker.cpp:1116:31) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1114_9' (patchMaker.cpp:1114:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (patchMaker.cpp:96:38) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_2' (patchMaker.cpp:94:34) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_1' (patchMaker.cpp:91:34) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1078_3' (patchMaker.cpp:1078:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1076_2' (patchMaker.cpp:1076:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1074_1' (patchMaker.cpp:1074:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1104_7' (patchMaker.cpp:1104:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1102_6' (patchMaker.cpp:1102:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1100_5' (patchMaker.cpp:1100:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1116_10' (patchMaker.cpp:1116:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1114_9' (patchMaker.cpp:1114:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (patchMaker.cpp:96:38) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_2' (patchMaker.cpp:94:34) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_1' (patchMaker.cpp:91:34) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_394_4' (patchMaker.cpp:394:43) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_392_3' (patchMaker.cpp:392:39) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_390_2' (patchMaker.cpp:390:35) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_406_7' (patchMaker.cpp:406:39) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_404_6' (patchMaker.cpp:404:35) in function 'delete_patch.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_388_1' (patchMaker.cpp:388:32) in function 'delete_patch.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_394_4' (patchMaker.cpp:394:43) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_392_3' (patchMaker.cpp:392:39) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_390_2' (patchMaker.cpp:390:35) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_406_7' (patchMaker.cpp:406:39) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_404_6' (patchMaker.cpp:404:35) in function 'delete_patch'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_388_1' (patchMaker.cpp:388:32) in function 'delete_patch' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_3' (patchMaker.cpp:299:43) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_297_2' (patchMaker.cpp:297:39) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_295_1' (patchMaker.cpp:295:35) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_311_6' (patchMaker.cpp:311:39) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_309_5' (patchMaker.cpp:309:35) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_11' (patchMaker.cpp:349:52) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_10' (patchMaker.cpp:347:48) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_345_9' (patchMaker.cpp:345:43) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_361_14' (patchMaker.cpp:361:48) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_359_13' (patchMaker.cpp:359:44) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_3' (patchMaker.cpp:299:43) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_297_2' (patchMaker.cpp:297:39) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_295_1' (patchMaker.cpp:295:35) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_311_6' (patchMaker.cpp:311:39) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_309_5' (patchMaker.cpp:309:35) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_11' (patchMaker.cpp:349:52) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_10' (patchMaker.cpp:347:48) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_345_9' (patchMaker.cpp:345:43) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_361_14' (patchMaker.cpp:361:48) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_359_13' (patchMaker.cpp:359:44) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_3' (patchMaker.cpp:299:43) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_297_2' (patchMaker.cpp:297:39) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_295_1' (patchMaker.cpp:295:35) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_311_6' (patchMaker.cpp:311:39) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_309_5' (patchMaker.cpp:309:35) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_11' (patchMaker.cpp:349:52) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_10' (patchMaker.cpp:347:48) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_345_9' (patchMaker.cpp:345:43) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_361_14' (patchMaker.cpp:361:48) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_359_13' (patchMaker.cpp:359:44) in function 'add_patch'.
INFO: [HLS 200-472] Inferring partial write operation for 'current_z_i_index' (patchMaker.cpp:859:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:867:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:879:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:888:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:896:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:901:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i' (patchMaker.cpp:907:20)
INFO: [HLS 200-472] Inferring partial write operation for 'row_list' (patchMaker.cpp:1140:35)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1178:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1190:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1219:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1231:40)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:5:18)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:6:18)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:7:18)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:17:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:20:22)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:23:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:25:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:1082:29)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints' (patchMaker.cpp:1108:40)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:1120:35)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:84:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:86:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:87:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:88:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:89:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints' (patchMaker.cpp:100:48)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:105:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:53:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:70:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:71:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:72:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:73:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:74:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:75:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters' (patchMaker.cpp:77:36)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:210:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:211:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:212:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:213:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:243:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:244:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:245:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:246:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:247:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:248:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:249:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:250:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:255:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:256:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:260:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:261:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:265:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:266:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:270:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:271:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:277:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:278:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:279:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:284:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:285:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:286:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 20 seconds. CPU system time: 1 seconds. Elapsed time: 20.431 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
WARNING: [SYN 201-103] Legalizing function name 'areWedgeSuperPointsEqual.1' to 'areWedgeSuperPointsEqual_1'.
WARNING: [SYN 201-103] Legalizing function name 'add_patch.111' to 'add_patch_111'.
WARNING: [SYN 201-103] Legalizing function name 'makePatch_alignedToLine.1' to 'makePatch_alignedToLine_1'.
WARNING: [SYN 201-103] Legalizing function name 'add_patch.214' to 'add_patch_214'.
WARNING: [SYN 201-103] Legalizing function name 'makePatch_alignedToLine.2' to 'makePatch_alignedToLine_2'.
WARNING: [SYN 201-103] Legalizing function name 'delete_patch.1' to 'delete_patch_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeSuperPoint_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rowListSet_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'rowListSet_loop'
INFO: [SCHED 204-61] Pipelining loop 'start_value_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'start_value_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dcmp' operation ('tmp_105', patchMaker.cpp:1270->patchMaker.cpp:1147) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'start_value_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dcmp' operation ('tmp_105', patchMaker.cpp:1270->patchMaker.cpp:1147) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 5, loop 'start_value_loop'
INFO: [SCHED 204-61] Pipelining loop 'LRdiscovery_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'LRdiscovery_loop'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1227_7_VITIS_LOOP_1229_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1227_7_VITIS_LOOP_1229_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1215_5_VITIS_LOOP_1217_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1215_5_VITIS_LOOP_1217_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1186_3_VITIS_LOOP_1188_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1186_3_VITIS_LOOP_1188_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1174_1_VITIS_LOOP_1176_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1174_1_VITIS_LOOP_1176_2'
INFO: [SCHED 204-61] Pipelining loop 'initWedgeSP_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'initWedgeSP_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('init_patch_addr_1_write_ln23', patchMaker.cpp:23) of variable 'temp_load_2', patchMaker.cpp:17 on array 'init_patch' and 'load' operation ('init_patch_load', patchMaker.cpp:22) on array 'init_patch'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('init_patch_addr_5_write_ln17', patchMaker.cpp:17) of variable 'temp_load_2', patchMaker.cpp:17 on array 'init_patch' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'init_patch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'initWedgeSP_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.751 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.265 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, function 'straightLineProjectorFromLayerIJtoK'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.541 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.475 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'minMaxAcceptanceCorners_loop'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('wp_parameters_load_6', patchMaker.cpp:232) on array 'wp_parameters' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'wp_parameters'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'minMaxAcceptanceCorners_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.767 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln332', patchMaker.cpp:332)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln333', patchMaker.cpp:333)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_330_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.824 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.402 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1100_5_VITIS_LOOP_1104_7_VITIS_LOOP_1106_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1100_5_VITIS_LOOP_1104_7_VITIS_LOOP_1106_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1114_9_VITIS_LOOP_1116_10_VITIS_LOOP_1118_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1114_9_VITIS_LOOP_1116_10_VITIS_LOOP_1118_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln55', patchMaker.cpp:55)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_addr_38_write_ln74', patchMaker.cpp:74) of variable 'sext_ln42', patchMaker.cpp:42 on array 'NPpatches_parameters', patchMaker.cpp:1113 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 18, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.959 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.172 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'areWedgeSuperPointsEqual_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'areWedgeSuperPointsEqual.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'areWedgeSuperPointsEqual.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.36 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('patches_superpoints_31_load_4', patchMaker.cpp:34) on array 'patches_superpoints_31' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'patches_superpoints_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, function 'areWedgeSuperPointsEqual'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln332', patchMaker.cpp:332)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln333', patchMaker.cpp:333)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_330_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.629 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.431 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1100_5_VITIS_LOOP_1104_7_VITIS_LOOP_1106_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1100_5_VITIS_LOOP_1104_7_VITIS_LOOP_1106_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1114_9_VITIS_LOOP_1116_10_VITIS_LOOP_1118_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1114_9_VITIS_LOOP_1116_10_VITIS_LOOP_1118_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln55', patchMaker.cpp:55)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_addr_25_write_ln74', patchMaker.cpp:74) of variable 'sext_ln42', patchMaker.cpp:42 on array 'NPpatches_parameters', patchMaker.cpp:1113 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 18, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.094 seconds; current allocated memory: 1.270 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.268 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getIndexFromZ_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'getIndexFromZ_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.574 seconds; current allocated memory: 1.272 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.274 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.206 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln332', patchMaker.cpp:332)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln333', patchMaker.cpp:333)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_330_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.31 seconds; current allocated memory: 1.278 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1100_5_VITIS_LOOP_1104_7_VITIS_LOOP_1106_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1100_5_VITIS_LOOP_1104_7_VITIS_LOOP_1106_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1114_9_VITIS_LOOP_1116_10_VITIS_LOOP_1118_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1114_9_VITIS_LOOP_1116_10_VITIS_LOOP_1118_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln55', patchMaker.cpp:55)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_addr_12_write_ln74', patchMaker.cpp:74) of variable 'sext_ln42', patchMaker.cpp:42 on array 'NPpatches_parameters', patchMaker.cpp:1113 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 18, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.072 seconds; current allocated memory: 1.281 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.069 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_865_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_865_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_886_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_886_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_877_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_877_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_894_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_894_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_899_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_899_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_905_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_905_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_911_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_911_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_923_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_923_9'
INFO: [SCHED 204-61] Pipelining loop 'superpointEqualCheck_2_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1042) with incoming values : ('tmp_89', patchMaker.cpp:1042) ('tmp_88', patchMaker.cpp:1042) ('tmp_87', patchMaker.cpp:1042) ('tmp_86', patchMaker.cpp:1042) ('tmp_85', patchMaker.cpp:1042) ('tmp_84', patchMaker.cpp:1042) ('tmp_83', patchMaker.cpp:1042) ('tmp_82', patchMaker.cpp:1042) ('tmp_81', patchMaker.cpp:1042) ('tmp_80', patchMaker.cpp:1042) ('tmp_79', patchMaker.cpp:1042) ('tmp_78', patchMaker.cpp:1042) ('tmp_77', patchMaker.cpp:1042) ('tmp_76', patchMaker.cpp:1042) ('tmp_75', patchMaker.cpp:1042) ('tmp_74', patchMaker.cpp:1042) ('tmp_73', patchMaker.cpp:1042) ('tmp_72', patchMaker.cpp:1042) ('tmp_71', patchMaker.cpp:1042) ('tmp_70', patchMaker.cpp:1042) ('tmp_69', patchMaker.cpp:1042) ('tmp_68', patchMaker.cpp:1042) ('tmp_67', patchMaker.cpp:1042) ('tmp_66', patchMaker.cpp:1042) ('tmp_65', patchMaker.cpp:1042) ('tmp_64', patchMaker.cpp:1042) ('tmp_63', patchMaker.cpp:1042) ('tmp_62', patchMaker.cpp:1042) ('tmp_61', patchMaker.cpp:1042) ('tmp_92', patchMaker.cpp:1042) ('tmp_91', patchMaker.cpp:1042) ('tmp_90', patchMaker.cpp:1042)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 4 and incompatible II = 2 of 'call' operation ('tmp_90', patchMaker.cpp:1042) to 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1042) with incoming values : ('tmp_89', patchMaker.cpp:1042) ('tmp_88', patchMaker.cpp:1042) ('tmp_87', patchMaker.cpp:1042) ('tmp_86', patchMaker.cpp:1042) ('tmp_85', patchMaker.cpp:1042) ('tmp_84', patchMaker.cpp:1042) ('tmp_83', patchMaker.cpp:1042) ('tmp_82', patchMaker.cpp:1042) ('tmp_81', patchMaker.cpp:1042) ('tmp_80', patchMaker.cpp:1042) ('tmp_79', patchMaker.cpp:1042) ('tmp_78', patchMaker.cpp:1042) ('tmp_77', patchMaker.cpp:1042) ('tmp_76', patchMaker.cpp:1042) ('tmp_75', patchMaker.cpp:1042) ('tmp_74', patchMaker.cpp:1042) ('tmp_73', patchMaker.cpp:1042) ('tmp_72', patchMaker.cpp:1042) ('tmp_71', patchMaker.cpp:1042) ('tmp_70', patchMaker.cpp:1042) ('tmp_69', patchMaker.cpp:1042) ('tmp_68', patchMaker.cpp:1042) ('tmp_67', patchMaker.cpp:1042) ('tmp_66', patchMaker.cpp:1042) ('tmp_65', patchMaker.cpp:1042) ('tmp_64', patchMaker.cpp:1042) ('tmp_63', patchMaker.cpp:1042) ('tmp_62', patchMaker.cpp:1042) ('tmp_61', patchMaker.cpp:1042) ('tmp_92', patchMaker.cpp:1042) ('tmp_91', patchMaker.cpp:1042) ('tmp_90', patchMaker.cpp:1042)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1042) with incoming values : ('tmp_89', patchMaker.cpp:1042) ('tmp_88', patchMaker.cpp:1042) ('tmp_87', patchMaker.cpp:1042) ('tmp_86', patchMaker.cpp:1042) ('tmp_85', patchMaker.cpp:1042) ('tmp_84', patchMaker.cpp:1042) ('tmp_83', patchMaker.cpp:1042) ('tmp_82', patchMaker.cpp:1042) ('tmp_81', patchMaker.cpp:1042) ('tmp_80', patchMaker.cpp:1042) ('tmp_79', patchMaker.cpp:1042) ('tmp_78', patchMaker.cpp:1042) ('tmp_77', patchMaker.cpp:1042) ('tmp_76', patchMaker.cpp:1042) ('tmp_75', patchMaker.cpp:1042) ('tmp_74', patchMaker.cpp:1042) ('tmp_73', patchMaker.cpp:1042) ('tmp_72', patchMaker.cpp:1042) ('tmp_71', patchMaker.cpp:1042) ('tmp_70', patchMaker.cpp:1042) ('tmp_69', patchMaker.cpp:1042) ('tmp_68', patchMaker.cpp:1042) ('tmp_67', patchMaker.cpp:1042) ('tmp_66', patchMaker.cpp:1042) ('tmp_65', patchMaker.cpp:1042) ('tmp_64', patchMaker.cpp:1042) ('tmp_63', patchMaker.cpp:1042) ('tmp_62', patchMaker.cpp:1042) ('tmp_61', patchMaker.cpp:1042) ('tmp_92', patchMaker.cpp:1042) ('tmp_91', patchMaker.cpp:1042) ('tmp_90', patchMaker.cpp:1042)) in the first pipeline iteration (II = 5 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'superpointEqualCheck_2_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.52 seconds; current allocated memory: 1.284 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.725 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getShadows_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'getShadows_loop'
INFO: [SCHED 204-61] Pipelining loop 'GSmaxFinding_loop'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('patches_parameters_addr_26_write_ln199', patchMaker.cpp:199) of variable 'phi_ln1', patchMaker.cpp:197 on array 'patches_parameters' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'patches_parameters'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'GSmaxFinding_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.582 seconds; current allocated memory: 1.287 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.81 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.152 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.483 seconds; current allocated memory: 1.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.75 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.336 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 12.511 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.369 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.55 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeSuperPoint_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_3ns_66_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeSuperPoint_alignedToLine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 9.806 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.875 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_acceptanceCorners'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.019 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.144 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_9ns_72_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.669 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'areWedgeSuperPointsEqual_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'areWedgeSuperPointsEqual_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.136 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'areWedgeSuperPointsEqual'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.951 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_9ns_72_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.93 seconds; current allocated memory: 1.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_index_from_z'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.24 seconds; current allocated memory: 1.355 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.358 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.55 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_9ns_72_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 3.951 seconds; current allocated memory: 1.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveComplmentaryPatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.105 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getShadows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.575 seconds; current allocated memory: 1.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.645 seconds; current allocated memory: 1.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeThirdPatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.536 seconds; current allocated memory: 1.413 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveNextPatchPair'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.748 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/apexZ0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/apexZ0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 13.066 seconds; current allocated memory: 1.440 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_3ns_66_1_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_radii_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_trapezoid_edges_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_row_list_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK_radii_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_9ns_72_1_1_Multiplier_2'
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_init_patch_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_superpoints_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64s_64s_64_1_1_Multiplier_3'
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_current_z_i_index_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_index_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_temp_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 22 seconds. CPU system time: 5 seconds. Elapsed time: 28.441 seconds; current allocated memory: 1.454 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.56 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 369 seconds. CPU system time: 23 seconds. Elapsed time: 415.838 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-112] Total CPU user time: 371 seconds. Total CPU system time: 25 seconds. Total elapsed time: 418.862 seconds; peak allocated memory: 1.454 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 28.001 seconds; current allocated memory: 99.790 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 26.269 seconds; current allocated memory: 99.790 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 27.375 seconds; current allocated memory: 99.789 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 26.439 seconds; current allocated memory: 99.791 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 871.593 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:208:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:505:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:505:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:667:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:667:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:827:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:827:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.814 seconds; current allocated memory: 93.665 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:365:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<111>::ap_uint<111, false>(ap_int_base<111, false> const&)' into 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<111, false>::operator==<111, false>(ap_int_base<111, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<111, false>::operator==<111, false>(ap_int_base<111, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::ap_bit_ref(ap_int_base<64, true>*, int)' into 'ap_int_base<64, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<23, false>(ap_int_base<23, false> const&) const' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<float>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:374:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1013:76)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:950:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:951:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:528:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<169>::ap_uint<169, false>(ap_int_base<169, false> const&)' into 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:537:21)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<79>::ap_uint<79, false>(ap_int_base<79, false> const&)' into 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:996:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, float>(float, bool)' into '__hls_fptosi_float_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:52:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i64' into 'straightLineProjectorFromLayerIJtoK(long, long, int, int, int)' (patchMaker.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<long, 3ul>, 256ul>, 5ul>::_S_ref(std::array<std::array<long, 3ul>, 256ul> const (&) [5], unsigned long)' into 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<long, 3ul>, 256ul>::_S_ref(std::array<long, 3ul> const (&) [256], unsigned long)' into 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<long, 3ul>::_S_ref(long const (&) [3], unsigned long)' into 'std::array<long, 3ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'mSP_findStartIndex(long const*, int, long, int&, long&)' (patchMaker.cpp:1268:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, double>(double, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, double>(double, bool)' into '__hls_fptosi_double_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'mSP_findLRBounds(int, long const*, int, int&, int&)' (patchMaker.cpp:1245:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'mSP_findLRBounds(int, long const*, int, int&, int&)' (patchMaker.cpp:1245:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1137:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1137:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i64' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1137:0)
INFO: [HLS 214-178] Inlining function 'initWedgeSuperPoint(long (&) [3][16][3], long (*) [3], int)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1137:0)
INFO: [HLS 214-178] Inlining function 'getParallelograms(long (&) [5][3][16][3], long (&) [5][4][6])' into 'wedgePatch_init(long (&) [5][3][16][3], long (&) [5][4][6], long (*) [3][16][3], long, long)' (patchMaker.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'wedgePatch_init(long (&) [5][3][16][3], long (&) [5][4][6], long (*) [3][16][3], long, long)' into 'makePatch_alignedToLine(long, long, int&, bool, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:1071:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'areWedgeSuperPointsEqual(long (*) [16][3], long (*) [16][3])' (patchMaker.cpp:31:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'areWedgeSuperPointsEqual(long (*) [16][3], long (*) [16][3])' (patchMaker.cpp:31:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'getSolveNextPatchPairWhileCondition(int, bool, bool, long, long, int, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:667:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:828:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:828:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:828:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:828:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:828:0)
INFO: [HLS 214-178] Inlining function 'getSolveNextPatchPairWhileCondition(int, bool, bool, long, long, int, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' into 'solveNextPatchPair(long, int, int, bool, bool, long&, int&, long&, long&, long&, long&, long&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:506:0)
INFO: [HLS 214-178] Inlining function 'getSolveNextColumnWhileConditional(long, int, long)' into 'solveNextColumn(long, int, int, bool, bool, long, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:468:0)
INFO: [HLS 214-178] Inlining function 'solveNextColumn(long, int, int, bool, bool, long, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' into 'makePatches_ShadowQuilt_fromEdges(long, int, int, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:453:0)
INFO: [HLS 214-248] complete partitioned array 'patches_superpoints' on dimension 1 (patchMaker.cpp:453:1)
INFO: [HLS 214-248] complete partitioned array 'patches_parameters' on dimension 1 (patchMaker.cpp:454:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 17 seconds. CPU system time: 1 seconds. Elapsed time: 37.115 seconds; current allocated memory: 121.159 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 121.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 8.781 seconds; current allocated memory: 293.434 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mSP_findStartIndex' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1151) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'solveComplmentaryPatch' (patchMaker.cpp:925) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeThirdPatch' (patchMaker.cpp:685) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 48 seconds. CPU system time: 1 seconds. Elapsed time: 48.961 seconds; current allocated memory: 603.631 MB.
INFO: [XFORM 203-510] Pipelining loop 'start_value_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:500) in function 'mSP_findStartIndex' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LRdiscovery_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'mSP_findLRBounds' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rowListSet_loop' (patchMaker.cpp:1140) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1180_2' (patchMaker.cpp:1180) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1192_4' (patchMaker.cpp:1192) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1221_6' (patchMaker.cpp:1221) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1233_8' (patchMaker.cpp:1233) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initWedgeSP_loop' (patchMaker.cpp:13) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_301_4' (patchMaker.cpp:301) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_7' (patchMaker.cpp:313) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_8' (patchMaker.cpp:330) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_12' (patchMaker.cpp:351) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_15' (patchMaker.cpp:363) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_301_4' (patchMaker.cpp:301) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_7' (patchMaker.cpp:313) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_8' (patchMaker.cpp:330) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_12' (patchMaker.cpp:351) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_15' (patchMaker.cpp:363) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_301_4' (patchMaker.cpp:301) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_7' (patchMaker.cpp:313) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_8' (patchMaker.cpp:330) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_12' (patchMaker.cpp:351) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_15' (patchMaker.cpp:363) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_396_5' (patchMaker.cpp:396) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_408_8' (patchMaker.cpp:408) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_396_5' (patchMaker.cpp:396) in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_408_8' (patchMaker.cpp:408) in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getShadows_loop' (patchMaker.cpp:168) in function 'getShadows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'GSmaxFinding_loop' (patchMaker.cpp:187) in function 'getShadows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'minMaxAcceptanceCorners_loop' (patchMaker.cpp:217) in function 'get_acceptanceCorners' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getIndexFromZ_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'get_index_from_z' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1080_4' (patchMaker.cpp:1080) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1108_8' (patchMaker.cpp:1108) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1121_11' (patchMaker.cpp:1121) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_4' (patchMaker.cpp:98) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:57) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1080_4' (patchMaker.cpp:1080) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1108_8' (patchMaker.cpp:1108) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1121_11' (patchMaker.cpp:1121) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_4' (patchMaker.cpp:98) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:57) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1080_4' (patchMaker.cpp:1080) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1108_8' (patchMaker.cpp:1108) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1121_11' (patchMaker.cpp:1121) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_4' (patchMaker.cpp:98) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:57) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_865_2' (patchMaker.cpp:865) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_877_3' (patchMaker.cpp:877) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_886_4' (patchMaker.cpp:886) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_894_5' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_899_6' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_905_7' (patchMaker.cpp:905) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_911_8' (patchMaker.cpp:911) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_923_9' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'superpointEqualCheck_2_loop' (patchMaker.cpp:1040) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'initWedgeSP_loop' (patchMaker.cpp:13) in function 'makeSuperPoint_alignedToLine' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_15_1' (patchMaker.cpp:15) in function 'makeSuperPoint_alignedToLine' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_z_i_atTop' (patchMaker.cpp:910) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jL' (patchMaker.cpp:163) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jR' (patchMaker.cpp:164) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jL' (patchMaker.cpp:165) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jR' (patchMaker.cpp:166) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1072) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1116) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1072) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1116) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1072) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1116) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'new_z_i_atTop' (patchMaker.cpp:910) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jL' (patchMaker.cpp:163) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jR' (patchMaker.cpp:164) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jL' (patchMaker.cpp:165) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jR' (patchMaker.cpp:166) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'mSP_findStartIndex' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1151) automatically.
INFO: [XFORM 203-602] Inlining function 'mSP_findLRBounds' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1155) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'solveComplmentaryPatch' (patchMaker.cpp:925) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeThirdPatch' (patchMaker.cpp:685) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_0' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_1' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_2' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_3' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_4' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_5' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_6' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_7' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_8' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_9' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_10' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_11' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_12' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_13' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_14' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_15' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_16' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_17' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_18' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_19' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_20' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_21' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_22' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_23' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_24' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_25' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_26' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_27' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_28' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_29' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_30' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_31' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_0' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_1' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_2' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_3' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_4' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_5' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_6' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_7' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_8' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_9' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_10' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_11' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_12' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_13' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_14' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_15' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_16' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_17' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_18' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_19' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_20' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_21' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_22' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_23' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_24' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_25' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_26' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_27' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_28' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_29' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_30' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_31' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_0' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_1' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_2' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_3' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_4' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_5' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_6' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_7' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_8' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_9' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_10' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_11' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_12' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_13' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_14' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_15' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_16' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_17' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_18' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_19' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_20' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_21' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_22' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_23' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_24' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_25' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_26' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_27' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_28' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_29' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_30' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_31' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_0' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_1' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_2' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_3' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_4' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_5' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_6' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_7' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_8' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_9' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_10' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_11' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_12' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_13' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_14' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_15' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_16' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_17' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_18' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_19' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_20' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_21' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_22' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_23' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_24' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_25' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_26' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_27' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_28' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_29' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_30' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_31' in function 'delete_patch'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:145:5) in function 'straightLineProjectorFromLayerIJtoK'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:187:14) to (patchMaker.cpp:189:13) in function 'getShadows'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:34:5) in function 'areWedgeSuperPointsEqual.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:34:5) in function 'areWedgeSuperPointsEqual'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'straightLineProjectorFromLayerIJtoK' into 'makePatches_ShadowQuilt_fromEdges' (patchMaker.cpp:479) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 224 seconds. CPU system time: 1 seconds. Elapsed time: 225.501 seconds; current allocated memory: 962.319 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1178_1' (patchMaker.cpp:1167:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1190_3' (patchMaker.cpp:1167:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1219_5' (patchMaker.cpp:1167:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1231_7' (patchMaker.cpp:1167:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1078_3' (patchMaker.cpp:1078:31) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1076_2' (patchMaker.cpp:1076:30) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1074_1' (patchMaker.cpp:1074:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1106_7' (patchMaker.cpp:1106:31) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1104_6' (patchMaker.cpp:1104:30) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1102_5' (patchMaker.cpp:1102:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1119_10' (patchMaker.cpp:1119:31) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1117_9' (patchMaker.cpp:1117:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (patchMaker.cpp:96:38) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_2' (patchMaker.cpp:94:34) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_1' (patchMaker.cpp:91:34) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1078_3' (patchMaker.cpp:1078:31) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1076_2' (patchMaker.cpp:1076:30) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1074_1' (patchMaker.cpp:1074:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1106_7' (patchMaker.cpp:1106:31) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1104_6' (patchMaker.cpp:1104:30) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1102_5' (patchMaker.cpp:1102:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1119_10' (patchMaker.cpp:1119:31) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1117_9' (patchMaker.cpp:1117:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (patchMaker.cpp:96:38) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_2' (patchMaker.cpp:94:34) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_1' (patchMaker.cpp:91:34) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1078_3' (patchMaker.cpp:1078:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1076_2' (patchMaker.cpp:1076:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1074_1' (patchMaker.cpp:1074:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1106_7' (patchMaker.cpp:1106:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1104_6' (patchMaker.cpp:1104:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1102_5' (patchMaker.cpp:1102:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1119_10' (patchMaker.cpp:1119:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1117_9' (patchMaker.cpp:1117:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (patchMaker.cpp:96:38) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_2' (patchMaker.cpp:94:34) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_1' (patchMaker.cpp:91:34) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_394_4' (patchMaker.cpp:394:43) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_392_3' (patchMaker.cpp:392:39) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_390_2' (patchMaker.cpp:390:35) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_406_7' (patchMaker.cpp:406:39) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_404_6' (patchMaker.cpp:404:35) in function 'delete_patch.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_388_1' (patchMaker.cpp:388:32) in function 'delete_patch.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_394_4' (patchMaker.cpp:394:43) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_392_3' (patchMaker.cpp:392:39) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_390_2' (patchMaker.cpp:390:35) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_406_7' (patchMaker.cpp:406:39) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_404_6' (patchMaker.cpp:404:35) in function 'delete_patch'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_388_1' (patchMaker.cpp:388:32) in function 'delete_patch' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_3' (patchMaker.cpp:299:43) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_297_2' (patchMaker.cpp:297:39) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_295_1' (patchMaker.cpp:295:35) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_311_6' (patchMaker.cpp:311:39) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_309_5' (patchMaker.cpp:309:35) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_11' (patchMaker.cpp:349:52) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_10' (patchMaker.cpp:347:48) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_345_9' (patchMaker.cpp:345:43) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_361_14' (patchMaker.cpp:361:48) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_359_13' (patchMaker.cpp:359:44) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_3' (patchMaker.cpp:299:43) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_297_2' (patchMaker.cpp:297:39) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_295_1' (patchMaker.cpp:295:35) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_311_6' (patchMaker.cpp:311:39) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_309_5' (patchMaker.cpp:309:35) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_11' (patchMaker.cpp:349:52) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_10' (patchMaker.cpp:347:48) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_345_9' (patchMaker.cpp:345:43) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_361_14' (patchMaker.cpp:361:48) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_359_13' (patchMaker.cpp:359:44) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_3' (patchMaker.cpp:299:43) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_297_2' (patchMaker.cpp:297:39) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_295_1' (patchMaker.cpp:295:35) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_311_6' (patchMaker.cpp:311:39) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_309_5' (patchMaker.cpp:309:35) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_11' (patchMaker.cpp:349:52) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_10' (patchMaker.cpp:347:48) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_345_9' (patchMaker.cpp:345:43) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_361_14' (patchMaker.cpp:361:48) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_359_13' (patchMaker.cpp:359:44) in function 'add_patch'.
INFO: [HLS 200-472] Inferring partial write operation for 'current_z_i_index' (patchMaker.cpp:859:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:867:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:879:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:888:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:896:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:901:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i' (patchMaker.cpp:907:20)
INFO: [HLS 200-472] Inferring partial write operation for 'row_list' (patchMaker.cpp:1144:35)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1182:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1194:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1223:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1235:40)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:17:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:20:22)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:25:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:23:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:5:18)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:6:18)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:7:18)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:84:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:105:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:53:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:70:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:71:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:72:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:73:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:74:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:75:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:77:36)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch[0]' (patchMaker.cpp:1082:29)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints[0]' (patchMaker.cpp:1110:40)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints[0]' (patchMaker.cpp:100:48)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:1123:35)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:210:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:211:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:212:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:213:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:243:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:244:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:245:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:246:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:247:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:248:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:249:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:250:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:255:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:256:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:260:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:261:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:265:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:266:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:270:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:271:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:277:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:278:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:279:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:284:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:285:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:286:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 36 seconds. CPU system time: 0 seconds. Elapsed time: 37.204 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
WARNING: [SYN 201-103] Legalizing function name 'areWedgeSuperPointsEqual.1' to 'areWedgeSuperPointsEqual_1'.
WARNING: [SYN 201-103] Legalizing function name 'add_patch.111' to 'add_patch_111'.
WARNING: [SYN 201-103] Legalizing function name 'makePatch_alignedToLine.1' to 'makePatch_alignedToLine_1'.
WARNING: [SYN 201-103] Legalizing function name 'add_patch.214' to 'add_patch_214'.
WARNING: [SYN 201-103] Legalizing function name 'makePatch_alignedToLine.2' to 'makePatch_alignedToLine_2'.
WARNING: [SYN 201-103] Legalizing function name 'delete_patch.1' to 'delete_patch_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeSuperPoint_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rowListSet_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'rowListSet_loop'
INFO: [SCHED 204-61] Pipelining loop 'start_value_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'start_value_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dcmp' operation ('tmp_125', patchMaker.cpp:1274->patchMaker.cpp:1151) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'start_value_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dcmp' operation ('tmp_125', patchMaker.cpp:1274->patchMaker.cpp:1151) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 5, loop 'start_value_loop'
INFO: [SCHED 204-61] Pipelining loop 'LRdiscovery_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'LRdiscovery_loop'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1231_7_VITIS_LOOP_1233_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1231_7_VITIS_LOOP_1233_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1219_5_VITIS_LOOP_1221_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1219_5_VITIS_LOOP_1221_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1190_3_VITIS_LOOP_1192_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1190_3_VITIS_LOOP_1192_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1178_1_VITIS_LOOP_1180_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1178_1_VITIS_LOOP_1180_2'
INFO: [SCHED 204-61] Pipelining loop 'initWedgeSP_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'initWedgeSP_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('init_patch_addr_1_write_ln23', patchMaker.cpp:23) of variable 'temp_load_2', patchMaker.cpp:17 on array 'init_patch' and 'load' operation ('init_patch_load', patchMaker.cpp:22) on array 'init_patch'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('init_patch3_addr_5_write_ln17', patchMaker.cpp:17) of variable 'temp_load_2', patchMaker.cpp:17 on array 'init_patch3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'init_patch3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'initWedgeSP_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.494 seconds; current allocated memory: 1.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.276 seconds; current allocated memory: 1.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, function 'straightLineProjectorFromLayerIJtoK'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.304 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'minMaxAcceptanceCorners_loop'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('wp_parameters_load_5', patchMaker.cpp:232) on array 'wp_parameters' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'wp_parameters'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'minMaxAcceptanceCorners_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.759 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln332', patchMaker.cpp:332)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln333', patchMaker.cpp:333)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_330_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.03 seconds; current allocated memory: 1.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.647 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1102_5_VITIS_LOOP_1106_7_VITIS_LOOP_1108_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1102_5_VITIS_LOOP_1106_7_VITIS_LOOP_1108_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1117_9_VITIS_LOOP_1119_10_VITIS_LOOP_1121_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1117_9_VITIS_LOOP_1119_10_VITIS_LOOP_1121_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_8_write_ln77', patchMaker.cpp:77) of variable 'add_ln77', patchMaker.cpp:77 on array 'NPpatches_parameters[4]', patchMaker.cpp:1116 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:71) on array 'NPpatches_parameters[4]', patchMaker.cpp:1116.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_15_write_ln72', patchMaker.cpp:72) of variable 'c', patchMaker.cpp:64 on array 'NPpatches_parameters[0]', patchMaker.cpp:1116 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.377 seconds; current allocated memory: 1.312 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.125 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'areWedgeSuperPointsEqual_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'areWedgeSuperPointsEqual.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'areWedgeSuperPointsEqual.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.422 seconds; current allocated memory: 1.315 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('patches_superpoints_31_load_4', patchMaker.cpp:34) on array 'patches_superpoints_31' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'patches_superpoints_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, function 'areWedgeSuperPointsEqual'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 1.315 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln332', patchMaker.cpp:332)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln333', patchMaker.cpp:333)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_330_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.225 seconds; current allocated memory: 1.318 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.742 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1102_5_VITIS_LOOP_1106_7_VITIS_LOOP_1108_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1102_5_VITIS_LOOP_1106_7_VITIS_LOOP_1108_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1117_9_VITIS_LOOP_1119_10_VITIS_LOOP_1121_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1117_9_VITIS_LOOP_1119_10_VITIS_LOOP_1121_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine_1' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_5_write_ln77', patchMaker.cpp:77) of variable 'add_ln77', patchMaker.cpp:77 on array 'NPpatches_parameters[4]', patchMaker.cpp:1116 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:71) on array 'NPpatches_parameters[4]', patchMaker.cpp:1116.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_9_write_ln72', patchMaker.cpp:72) of variable 'c', patchMaker.cpp:64 on array 'NPpatches_parameters[0]', patchMaker.cpp:1116 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.502 seconds; current allocated memory: 1.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.362 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getIndexFromZ_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'getIndexFromZ_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.392 seconds; current allocated memory: 1.325 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.746 seconds; current allocated memory: 1.327 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.469 seconds; current allocated memory: 1.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln332', patchMaker.cpp:332)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln333', patchMaker.cpp:333)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_330_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.946 seconds; current allocated memory: 1.332 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.745 seconds; current allocated memory: 1.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1102_5_VITIS_LOOP_1106_7_VITIS_LOOP_1108_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1102_5_VITIS_LOOP_1106_7_VITIS_LOOP_1108_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1117_9_VITIS_LOOP_1119_10_VITIS_LOOP_1121_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1117_9_VITIS_LOOP_1119_10_VITIS_LOOP_1121_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine_2' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_2_write_ln77', patchMaker.cpp:77) of variable 'add_ln77', patchMaker.cpp:77 on array 'NPpatches_parameters[4]', patchMaker.cpp:1116 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:71) on array 'NPpatches_parameters[4]', patchMaker.cpp:1116.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_3_write_ln72', patchMaker.cpp:72) of variable 'c', patchMaker.cpp:64 on array 'NPpatches_parameters[0]', patchMaker.cpp:1116 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.488 seconds; current allocated memory: 1.337 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.341 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_865_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_865_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_886_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_886_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_877_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_877_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_894_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_894_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_899_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_899_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_905_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_905_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_911_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_911_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_923_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_923_9'
INFO: [SCHED 204-61] Pipelining loop 'superpointEqualCheck_2_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1042) with incoming values : ('tmp_111', patchMaker.cpp:1042) ('tmp_110', patchMaker.cpp:1042) ('tmp_109', patchMaker.cpp:1042) ('tmp_108', patchMaker.cpp:1042) ('tmp_107', patchMaker.cpp:1042) ('tmp_106', patchMaker.cpp:1042) ('tmp_105', patchMaker.cpp:1042) ('tmp_104', patchMaker.cpp:1042) ('tmp_103', patchMaker.cpp:1042) ('tmp_102', patchMaker.cpp:1042) ('tmp_101', patchMaker.cpp:1042) ('tmp_100', patchMaker.cpp:1042) ('tmp_99', patchMaker.cpp:1042) ('tmp_98', patchMaker.cpp:1042) ('tmp_97', patchMaker.cpp:1042) ('tmp_96', patchMaker.cpp:1042) ('tmp_95', patchMaker.cpp:1042) ('tmp_94', patchMaker.cpp:1042) ('tmp_93', patchMaker.cpp:1042) ('tmp_92', patchMaker.cpp:1042) ('tmp_91', patchMaker.cpp:1042) ('tmp_90', patchMaker.cpp:1042) ('tmp_89', patchMaker.cpp:1042) ('tmp_88', patchMaker.cpp:1042) ('tmp_87', patchMaker.cpp:1042) ('tmp_86', patchMaker.cpp:1042) ('tmp_85', patchMaker.cpp:1042) ('tmp_84', patchMaker.cpp:1042) ('tmp_82', patchMaker.cpp:1042) ('tmp_114', patchMaker.cpp:1042) ('tmp_113', patchMaker.cpp:1042) ('tmp_112', patchMaker.cpp:1042)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 4 and incompatible II = 2 of 'call' operation ('tmp_112', patchMaker.cpp:1042) to 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1042) with incoming values : ('tmp_111', patchMaker.cpp:1042) ('tmp_110', patchMaker.cpp:1042) ('tmp_109', patchMaker.cpp:1042) ('tmp_108', patchMaker.cpp:1042) ('tmp_107', patchMaker.cpp:1042) ('tmp_106', patchMaker.cpp:1042) ('tmp_105', patchMaker.cpp:1042) ('tmp_104', patchMaker.cpp:1042) ('tmp_103', patchMaker.cpp:1042) ('tmp_102', patchMaker.cpp:1042) ('tmp_101', patchMaker.cpp:1042) ('tmp_100', patchMaker.cpp:1042) ('tmp_99', patchMaker.cpp:1042) ('tmp_98', patchMaker.cpp:1042) ('tmp_97', patchMaker.cpp:1042) ('tmp_96', patchMaker.cpp:1042) ('tmp_95', patchMaker.cpp:1042) ('tmp_94', patchMaker.cpp:1042) ('tmp_93', patchMaker.cpp:1042) ('tmp_92', patchMaker.cpp:1042) ('tmp_91', patchMaker.cpp:1042) ('tmp_90', patchMaker.cpp:1042) ('tmp_89', patchMaker.cpp:1042) ('tmp_88', patchMaker.cpp:1042) ('tmp_87', patchMaker.cpp:1042) ('tmp_86', patchMaker.cpp:1042) ('tmp_85', patchMaker.cpp:1042) ('tmp_84', patchMaker.cpp:1042) ('tmp_82', patchMaker.cpp:1042) ('tmp_114', patchMaker.cpp:1042) ('tmp_113', patchMaker.cpp:1042) ('tmp_112', patchMaker.cpp:1042)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1042) with incoming values : ('tmp_111', patchMaker.cpp:1042) ('tmp_110', patchMaker.cpp:1042) ('tmp_109', patchMaker.cpp:1042) ('tmp_108', patchMaker.cpp:1042) ('tmp_107', patchMaker.cpp:1042) ('tmp_106', patchMaker.cpp:1042) ('tmp_105', patchMaker.cpp:1042) ('tmp_104', patchMaker.cpp:1042) ('tmp_103', patchMaker.cpp:1042) ('tmp_102', patchMaker.cpp:1042) ('tmp_101', patchMaker.cpp:1042) ('tmp_100', patchMaker.cpp:1042) ('tmp_99', patchMaker.cpp:1042) ('tmp_98', patchMaker.cpp:1042) ('tmp_97', patchMaker.cpp:1042) ('tmp_96', patchMaker.cpp:1042) ('tmp_95', patchMaker.cpp:1042) ('tmp_94', patchMaker.cpp:1042) ('tmp_93', patchMaker.cpp:1042) ('tmp_92', patchMaker.cpp:1042) ('tmp_91', patchMaker.cpp:1042) ('tmp_90', patchMaker.cpp:1042) ('tmp_89', patchMaker.cpp:1042) ('tmp_88', patchMaker.cpp:1042) ('tmp_87', patchMaker.cpp:1042) ('tmp_86', patchMaker.cpp:1042) ('tmp_85', patchMaker.cpp:1042) ('tmp_84', patchMaker.cpp:1042) ('tmp_82', patchMaker.cpp:1042) ('tmp_114', patchMaker.cpp:1042) ('tmp_113', patchMaker.cpp:1042) ('tmp_112', patchMaker.cpp:1042)) in the first pipeline iteration (II = 5 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'superpointEqualCheck_2_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.155 seconds; current allocated memory: 1.341 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.956 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getShadows_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'getShadows_loop'
INFO: [SCHED 204-61] Pipelining loop 'GSmaxFinding_loop'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('patches_parameters_31_addr_14_write_ln199', patchMaker.cpp:199) of variable 'phi_ln1', patchMaker.cpp:197 on array 'patches_parameters_31' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'patches_parameters_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'GSmaxFinding_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.477 seconds; current allocated memory: 1.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.895 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.423 seconds; current allocated memory: 1.348 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.411 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 11.005 seconds; current allocated memory: 1.355 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.623 seconds; current allocated memory: 1.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.486 seconds; current allocated memory: 1.365 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 18 seconds. CPU system time: 1 seconds. Elapsed time: 17.61 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 13.978 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.099 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeSuperPoint_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_3ns_66_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeSuperPoint_alignedToLine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 11.578 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.452 seconds; current allocated memory: 1.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_acceptanceCorners'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.066 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.344 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_9ns_72_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.123 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'areWedgeSuperPointsEqual_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'areWedgeSuperPointsEqual_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.99 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'areWedgeSuperPointsEqual'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.964 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.164 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_9ns_72_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 5.227 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_index_from_z'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.549 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.031 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.17 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_9ns_72_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 5.144 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'solveComplmentaryPatch' is 5358 from HDL expression: ((1'b1 == ap_CS_fsm_state89) | ((1'b1 == ap_CS_fsm_state76) & (icmp_ln977_reg_4990 == 1'd1)))
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveComplmentaryPatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.01 seconds; current allocated memory: 1.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getShadows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 6.831 seconds; current allocated memory: 1.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.689 seconds; current allocated memory: 1.512 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'makeThirdPatch' is 5358 from HDL expression: (((makeHorizontallyShiftedPatch_reg_2580 == 1'd1) & (1'b1 == ap_CS_fsm_state117) & (1'd1 == and_ln817_reg_5473)) | ((makeHorizontallyShiftedPatch_reg_2580 == 1'd1) & (1'b1 == ap_CS_fsm_state85)))
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeThirdPatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.258 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'solveNextPatchPair' is 7718 from HDL expression: ((madeComplementaryPatch_reg_5141 == 1'd1) & (1'b1 == ap_CS_fsm_state65))
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveNextPatchPair'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10 seconds. CPU system time: 2 seconds. Elapsed time: 12.21 seconds; current allocated memory: 1.557 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/apexZ0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/apexZ0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'makePatches_ShadowQuilt_fromEdges' is 7473 from HDL expression: (1'b1 == ap_CS_fsm_state8)
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16 seconds. CPU system time: 3 seconds. Elapsed time: 18.86 seconds; current allocated memory: 1.582 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_3ns_66_1_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_radii_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_trapezoid_edges_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_row_list_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK_radii_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_9ns_72_1_1_Multiplier_2'
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_238_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_339_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_137_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_init_patch_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_superpoints_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_1_NPpatches_parameters_128_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_2_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_3_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_1_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64s_64s_64_1_1_Multiplier_3'
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_current_z_i_index_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_index_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_temp_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_229_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_330_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 43 seconds. CPU system time: 6 seconds. Elapsed time: 51.302 seconds; current allocated memory: 1.603 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 596 seconds. CPU system time: 31 seconds. Elapsed time: 654.896 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-112] Total CPU user time: 599 seconds. Total CPU system time: 33 seconds. Total elapsed time: 657.917 seconds; peak allocated memory: 1.603 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 33.763 seconds; current allocated memory: 104.049 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 33.073 seconds; current allocated memory: 104.066 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 34.311 seconds; current allocated memory: 104.065 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 39.771 seconds; current allocated memory: 104.066 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 40.426 seconds; current allocated memory: 104.064 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 42.267 seconds; current allocated memory: 104.065 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 42.631 seconds; current allocated memory: 104.048 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 15.446 seconds; current allocated memory: 104.032 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 871.593 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:208:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:505:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:505:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:667:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:667:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:827:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:827:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.078 seconds; current allocated memory: 93.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:365:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<111>::ap_uint<111, false>(ap_int_base<111, false> const&)' into 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<111, false>::operator==<111, false>(ap_int_base<111, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<111, false>::operator==<111, false>(ap_int_base<111, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::ap_bit_ref(ap_int_base<64, true>*, int)' into 'ap_int_base<64, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<23, false>(ap_int_base<23, false> const&) const' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<float>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:374:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1013:76)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:950:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:951:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:528:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<169>::ap_uint<169, false>(ap_int_base<169, false> const&)' into 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:537:21)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<79>::ap_uint<79, false>(ap_int_base<79, false> const&)' into 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:996:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, float>(float, bool)' into '__hls_fptosi_float_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:52:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i64' into 'straightLineProjectorFromLayerIJtoK(long, long, int, int, int)' (patchMaker.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<long, 3ul>, 256ul>, 5ul>::_S_ref(std::array<std::array<long, 3ul>, 256ul> const (&) [5], unsigned long)' into 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<long, 3ul>, 256ul>::_S_ref(std::array<long, 3ul> const (&) [256], unsigned long)' into 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<long, 3ul>::_S_ref(long const (&) [3], unsigned long)' into 'std::array<long, 3ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'mSP_findStartIndex(long const*, int, long, int&, long&)' (patchMaker.cpp:1268:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, double>(double, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, double>(double, bool)' into '__hls_fptosi_double_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'mSP_findLRBounds(int, long const*, int, int&, int&)' (patchMaker.cpp:1245:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'mSP_findLRBounds(int, long const*, int, int&, int&)' (patchMaker.cpp:1245:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1137:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1137:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i64' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1137:0)
INFO: [HLS 214-178] Inlining function 'initWedgeSuperPoint(long (&) [3][16][3], long (*) [3], int)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1137:0)
INFO: [HLS 214-178] Inlining function 'getParallelograms(long (&) [5][3][16][3], long (&) [5][4][6])' into 'wedgePatch_init(long (&) [5][3][16][3], long (&) [5][4][6], long (*) [3][16][3], long, long)' (patchMaker.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'wedgePatch_init(long (&) [5][3][16][3], long (&) [5][4][6], long (*) [3][16][3], long, long)' into 'makePatch_alignedToLine(long, long, int&, bool, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [10][5][3][16][3], long (&) [10][5][4][6])' (patchMaker.cpp:1071:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'areWedgeSuperPointsEqual(long (*) [16][3], long (*) [16][3])' (patchMaker.cpp:31:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'areWedgeSuperPointsEqual(long (*) [16][3], long (*) [16][3])' (patchMaker.cpp:31:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'getSolveNextPatchPairWhileCondition(int, bool, bool, long, long, int, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [10][5][3][16][3], long (&) [10][5][4][6])' (patchMaker.cpp:667:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [10][5][3][16][3], long (&) [10][5][4][6])' (patchMaker.cpp:828:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [10][5][3][16][3], long (&) [10][5][4][6])' (patchMaker.cpp:828:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [10][5][3][16][3], long (&) [10][5][4][6])' (patchMaker.cpp:828:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [10][5][3][16][3], long (&) [10][5][4][6])' (patchMaker.cpp:828:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [10][5][3][16][3], long (&) [10][5][4][6])' (patchMaker.cpp:828:0)
INFO: [HLS 214-178] Inlining function 'getSolveNextPatchPairWhileCondition(int, bool, bool, long, long, int, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [10][5][3][16][3], long (&) [10][5][4][6])' into 'solveNextPatchPair(long, int, int, bool, bool, long&, int&, long&, long&, long&, long&, long&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [10][5][3][16][3], long (&) [10][5][4][6])' (patchMaker.cpp:506:0)
INFO: [HLS 214-178] Inlining function 'getSolveNextColumnWhileConditional(long, int, long)' into 'solveNextColumn(long, int, int, bool, bool, long, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [10][5][3][16][3], long (&) [10][5][4][6])' (patchMaker.cpp:468:0)
INFO: [HLS 214-178] Inlining function 'solveNextColumn(long, int, int, bool, bool, long, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [10][5][3][16][3], long (&) [10][5][4][6])' into 'makePatches_ShadowQuilt_fromEdges(long, int, int, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [10][5][3][16][3], long (&) [10][5][4][6])' (patchMaker.cpp:453:0)
INFO: [HLS 214-248] complete partitioned array 'patches_superpoints' on dimension 1 (patchMaker.cpp:453:1)
INFO: [HLS 214-248] complete partitioned array 'patches_parameters' on dimension 1 (patchMaker.cpp:454:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 23.655 seconds; current allocated memory: 108.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 108.981 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.028 seconds; current allocated memory: 276.494 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mSP_findStartIndex' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1151) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'solveComplmentaryPatch' (patchMaker.cpp:925) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeThirdPatch' (patchMaker.cpp:685) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 8.777 seconds; current allocated memory: 582.154 MB.
INFO: [XFORM 203-510] Pipelining loop 'start_value_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:500) in function 'mSP_findStartIndex' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LRdiscovery_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'mSP_findLRBounds' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rowListSet_loop' (patchMaker.cpp:1140) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1180_2' (patchMaker.cpp:1180) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1192_4' (patchMaker.cpp:1192) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1221_6' (patchMaker.cpp:1221) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1233_8' (patchMaker.cpp:1233) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initWedgeSP_loop' (patchMaker.cpp:13) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_301_4' (patchMaker.cpp:301) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_7' (patchMaker.cpp:313) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_8' (patchMaker.cpp:330) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_12' (patchMaker.cpp:351) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_15' (patchMaker.cpp:363) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_301_4' (patchMaker.cpp:301) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_7' (patchMaker.cpp:313) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_8' (patchMaker.cpp:330) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_12' (patchMaker.cpp:351) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_15' (patchMaker.cpp:363) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_301_4' (patchMaker.cpp:301) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_7' (patchMaker.cpp:313) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_8' (patchMaker.cpp:330) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_12' (patchMaker.cpp:351) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_15' (patchMaker.cpp:363) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_396_5' (patchMaker.cpp:396) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_408_8' (patchMaker.cpp:408) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_396_5' (patchMaker.cpp:396) in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_408_8' (patchMaker.cpp:408) in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getShadows_loop' (patchMaker.cpp:168) in function 'getShadows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'GSmaxFinding_loop' (patchMaker.cpp:187) in function 'getShadows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'minMaxAcceptanceCorners_loop' (patchMaker.cpp:217) in function 'get_acceptanceCorners' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getIndexFromZ_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'get_index_from_z' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1080_4' (patchMaker.cpp:1080) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1108_8' (patchMaker.cpp:1108) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1121_11' (patchMaker.cpp:1121) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_4' (patchMaker.cpp:98) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:57) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1080_4' (patchMaker.cpp:1080) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1108_8' (patchMaker.cpp:1108) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1121_11' (patchMaker.cpp:1121) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_4' (patchMaker.cpp:98) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:57) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1080_4' (patchMaker.cpp:1080) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1108_8' (patchMaker.cpp:1108) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1121_11' (patchMaker.cpp:1121) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_4' (patchMaker.cpp:98) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:57) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_865_2' (patchMaker.cpp:865) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_877_3' (patchMaker.cpp:877) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_886_4' (patchMaker.cpp:886) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_894_5' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_899_6' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_905_7' (patchMaker.cpp:905) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_911_8' (patchMaker.cpp:911) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_923_9' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'superpointEqualCheck_2_loop' (patchMaker.cpp:1040) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'initWedgeSP_loop' (patchMaker.cpp:13) in function 'makeSuperPoint_alignedToLine' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_15_1' (patchMaker.cpp:15) in function 'makeSuperPoint_alignedToLine' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_z_i_atTop' (patchMaker.cpp:910) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jL' (patchMaker.cpp:163) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jR' (patchMaker.cpp:164) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jL' (patchMaker.cpp:165) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jR' (patchMaker.cpp:166) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1072) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1116) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1072) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1116) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1072) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1116) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'new_z_i_atTop' (patchMaker.cpp:910) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jL' (patchMaker.cpp:163) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jR' (patchMaker.cpp:164) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jL' (patchMaker.cpp:165) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jR' (patchMaker.cpp:166) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'mSP_findStartIndex' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1151) automatically.
INFO: [XFORM 203-602] Inlining function 'mSP_findLRBounds' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1155) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'solveComplmentaryPatch' (patchMaker.cpp:925) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeThirdPatch' (patchMaker.cpp:685) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_0' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_1' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_2' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_3' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_4' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_5' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_6' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_7' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_8' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_9' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_0' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_1' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_2' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_3' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_4' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_5' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_6' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_7' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_8' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_9' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_0' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_1' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_2' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_3' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_4' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_5' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_6' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_7' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_8' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_9' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_0' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_1' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_2' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_3' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_4' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_5' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_6' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_7' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_8' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_9' in function 'delete_patch'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:145:5) in function 'straightLineProjectorFromLayerIJtoK'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:669:18) to (patchMaker.cpp:669:93) in function 'solveNextPatchPair'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:571:9) in function 'solveNextPatchPair'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:588:80) to (patchMaker.cpp:600:26) in function 'solveNextPatchPair'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:592:10) to (patchMaker.cpp:654:9) in function 'solveNextPatchPair'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:602:32) to (patchMaker.cpp:639:9) in function 'solveNextPatchPair'... converting 36 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:1003:5) to (patchMaker.cpp:1030:25) in function 'solveComplmentaryPatch'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:687:29) to (patchMaker.cpp:689:76) in function 'makeThirdPatch'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:692:34) to (patchMaker.cpp:694:124) in function 'makeThirdPatch'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:697:34) to (patchMaker.cpp:699:86) in function 'makeThirdPatch'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:702:48) to (patchMaker.cpp:751:5) in function 'makeThirdPatch'... converting 23 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:187:14) to (patchMaker.cpp:189:13) in function 'getShadows'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:34:5) in function 'areWedgeSuperPointsEqual.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:34:5) in function 'areWedgeSuperPointsEqual'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:333:18) to (patchMaker.cpp:332:17) in function 'add_patch.2'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:330:27) in function 'add_patch.2'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:333:18) to (patchMaker.cpp:332:17) in function 'add_patch.1'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:330:27) in function 'add_patch.1'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:333:18) to (patchMaker.cpp:332:17) in function 'add_patch'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:330:27) in function 'add_patch'... converting 12 basic blocks.
INFO: [XFORM 203-602] Inlining function 'straightLineProjectorFromLayerIJtoK' into 'makePatches_ShadowQuilt_fromEdges' (patchMaker.cpp:479) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 30 seconds. CPU system time: 0 seconds. Elapsed time: 31.32 seconds; current allocated memory: 932.699 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1178_1' (patchMaker.cpp:1167:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1190_3' (patchMaker.cpp:1167:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1219_5' (patchMaker.cpp:1167:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1231_7' (patchMaker.cpp:1167:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1078_3' (patchMaker.cpp:1078:31) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1076_2' (patchMaker.cpp:1076:30) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1074_1' (patchMaker.cpp:1074:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1106_7' (patchMaker.cpp:1106:31) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1104_6' (patchMaker.cpp:1104:30) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1102_5' (patchMaker.cpp:1102:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1119_10' (patchMaker.cpp:1119:31) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1117_9' (patchMaker.cpp:1117:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (patchMaker.cpp:96:38) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_2' (patchMaker.cpp:94:34) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_1' (patchMaker.cpp:91:34) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1078_3' (patchMaker.cpp:1078:31) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1076_2' (patchMaker.cpp:1076:30) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1074_1' (patchMaker.cpp:1074:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1106_7' (patchMaker.cpp:1106:31) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1104_6' (patchMaker.cpp:1104:30) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1102_5' (patchMaker.cpp:1102:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1119_10' (patchMaker.cpp:1119:31) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1117_9' (patchMaker.cpp:1117:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (patchMaker.cpp:96:38) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_2' (patchMaker.cpp:94:34) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_1' (patchMaker.cpp:91:34) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1078_3' (patchMaker.cpp:1078:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1076_2' (patchMaker.cpp:1076:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1074_1' (patchMaker.cpp:1074:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1106_7' (patchMaker.cpp:1106:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1104_6' (patchMaker.cpp:1104:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1102_5' (patchMaker.cpp:1102:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1119_10' (patchMaker.cpp:1119:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1117_9' (patchMaker.cpp:1117:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (patchMaker.cpp:96:38) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_2' (patchMaker.cpp:94:34) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_1' (patchMaker.cpp:91:34) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_394_4' (patchMaker.cpp:394:43) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_392_3' (patchMaker.cpp:392:39) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_390_2' (patchMaker.cpp:390:35) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_406_7' (patchMaker.cpp:406:39) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_404_6' (patchMaker.cpp:404:35) in function 'delete_patch.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_388_1' (patchMaker.cpp:388:32) in function 'delete_patch.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_394_4' (patchMaker.cpp:394:43) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_392_3' (patchMaker.cpp:392:39) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_390_2' (patchMaker.cpp:390:35) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_406_7' (patchMaker.cpp:406:39) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_404_6' (patchMaker.cpp:404:35) in function 'delete_patch'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_388_1' (patchMaker.cpp:388:32) in function 'delete_patch' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_3' (patchMaker.cpp:299:43) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_297_2' (patchMaker.cpp:297:39) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_295_1' (patchMaker.cpp:295:35) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_311_6' (patchMaker.cpp:311:39) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_309_5' (patchMaker.cpp:309:35) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_11' (patchMaker.cpp:349:52) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_10' (patchMaker.cpp:347:48) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_345_9' (patchMaker.cpp:345:43) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_361_14' (patchMaker.cpp:361:48) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_359_13' (patchMaker.cpp:359:44) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_3' (patchMaker.cpp:299:43) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_297_2' (patchMaker.cpp:297:39) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_295_1' (patchMaker.cpp:295:35) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_311_6' (patchMaker.cpp:311:39) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_309_5' (patchMaker.cpp:309:35) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_11' (patchMaker.cpp:349:52) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_10' (patchMaker.cpp:347:48) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_345_9' (patchMaker.cpp:345:43) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_361_14' (patchMaker.cpp:361:48) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_359_13' (patchMaker.cpp:359:44) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_3' (patchMaker.cpp:299:43) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_297_2' (patchMaker.cpp:297:39) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_295_1' (patchMaker.cpp:295:35) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_311_6' (patchMaker.cpp:311:39) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_309_5' (patchMaker.cpp:309:35) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_11' (patchMaker.cpp:349:52) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_10' (patchMaker.cpp:347:48) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_345_9' (patchMaker.cpp:345:43) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_361_14' (patchMaker.cpp:361:48) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_359_13' (patchMaker.cpp:359:44) in function 'add_patch'.
INFO: [HLS 200-472] Inferring partial write operation for 'current_z_i_index' (patchMaker.cpp:859:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:867:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:879:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:888:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:896:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:901:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i' (patchMaker.cpp:907:20)
INFO: [HLS 200-472] Inferring partial write operation for 'row_list' (patchMaker.cpp:1144:35)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1182:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1194:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1223:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1235:40)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:17:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:20:22)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:25:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:23:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:5:18)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:6:18)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:7:18)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:84:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:105:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:53:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:70:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:71:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:72:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:73:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:74:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:75:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:77:36)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch[0]' (patchMaker.cpp:1082:29)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints[0]' (patchMaker.cpp:1110:40)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints[0]' (patchMaker.cpp:100:48)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:1123:35)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:210:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:211:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:212:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:213:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:243:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:244:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:245:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:246:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:247:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:248:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:249:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:250:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:255:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:256:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:260:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:261:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:265:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:266:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:270:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:271:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:277:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:278:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:279:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:284:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:285:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:286:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 18 seconds. CPU system time: 1 seconds. Elapsed time: 18.384 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
WARNING: [SYN 201-103] Legalizing function name 'areWedgeSuperPointsEqual.1' to 'areWedgeSuperPointsEqual_1'.
WARNING: [SYN 201-103] Legalizing function name 'add_patch.111' to 'add_patch_111'.
WARNING: [SYN 201-103] Legalizing function name 'makePatch_alignedToLine.1' to 'makePatch_alignedToLine_1'.
WARNING: [SYN 201-103] Legalizing function name 'add_patch.214' to 'add_patch_214'.
WARNING: [SYN 201-103] Legalizing function name 'makePatch_alignedToLine.2' to 'makePatch_alignedToLine_2'.
WARNING: [SYN 201-103] Legalizing function name 'delete_patch.1' to 'delete_patch_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeSuperPoint_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rowListSet_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'rowListSet_loop'
INFO: [SCHED 204-61] Pipelining loop 'start_value_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'start_value_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dcmp' operation ('tmp_68', patchMaker.cpp:1274->patchMaker.cpp:1151) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'start_value_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dcmp' operation ('tmp_68', patchMaker.cpp:1274->patchMaker.cpp:1151) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 5, loop 'start_value_loop'
INFO: [SCHED 204-61] Pipelining loop 'LRdiscovery_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'LRdiscovery_loop'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1231_7_VITIS_LOOP_1233_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1231_7_VITIS_LOOP_1233_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1219_5_VITIS_LOOP_1221_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1219_5_VITIS_LOOP_1221_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1190_3_VITIS_LOOP_1192_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1190_3_VITIS_LOOP_1192_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1178_1_VITIS_LOOP_1180_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1178_1_VITIS_LOOP_1180_2'
INFO: [SCHED 204-61] Pipelining loop 'initWedgeSP_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'initWedgeSP_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('init_patch_addr_1_write_ln23', patchMaker.cpp:23) of variable 'temp_load_2', patchMaker.cpp:17 on array 'init_patch' and 'load' operation ('init_patch_load', patchMaker.cpp:22) on array 'init_patch'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('init_patch3_addr_5_write_ln17', patchMaker.cpp:17) of variable 'temp_load_2', patchMaker.cpp:17 on array 'init_patch3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'init_patch3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'initWedgeSP_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.966 seconds; current allocated memory: 1.236 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.491 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, function 'straightLineProjectorFromLayerIJtoK'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.791 seconds; current allocated memory: 1.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'minMaxAcceptanceCorners_loop'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('wp_parameters_load_5', patchMaker.cpp:232) on array 'wp_parameters' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'wp_parameters'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'minMaxAcceptanceCorners_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.786 seconds; current allocated memory: 1.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.616 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln332', patchMaker.cpp:332)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln333', patchMaker.cpp:333)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_330_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.59 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.277 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1102_5_VITIS_LOOP_1106_7_VITIS_LOOP_1108_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1102_5_VITIS_LOOP_1106_7_VITIS_LOOP_1108_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1117_9_VITIS_LOOP_1119_10_VITIS_LOOP_1121_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1117_9_VITIS_LOOP_1119_10_VITIS_LOOP_1121_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_8_write_ln77', patchMaker.cpp:77) of variable 'add_ln77', patchMaker.cpp:77 on array 'NPpatches_parameters[4]', patchMaker.cpp:1116 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:71) on array 'NPpatches_parameters[4]', patchMaker.cpp:1116.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_15_write_ln72', patchMaker.cpp:72) of variable 'c', patchMaker.cpp:64 on array 'NPpatches_parameters[0]', patchMaker.cpp:1116 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.257 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.756 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'areWedgeSuperPointsEqual_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'areWedgeSuperPointsEqual.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'areWedgeSuperPointsEqual.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 2.926 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('patches_superpoints_9_load_4', patchMaker.cpp:34) on array 'patches_superpoints_9' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'patches_superpoints_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, function 'areWedgeSuperPointsEqual'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln332', patchMaker.cpp:332)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln333', patchMaker.cpp:333)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_330_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.429 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.348 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1102_5_VITIS_LOOP_1106_7_VITIS_LOOP_1108_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1102_5_VITIS_LOOP_1106_7_VITIS_LOOP_1108_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1117_9_VITIS_LOOP_1119_10_VITIS_LOOP_1121_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1117_9_VITIS_LOOP_1119_10_VITIS_LOOP_1121_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine_1' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_5_write_ln77', patchMaker.cpp:77) of variable 'add_ln77', patchMaker.cpp:77 on array 'NPpatches_parameters[4]', patchMaker.cpp:1116 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:71) on array 'NPpatches_parameters[4]', patchMaker.cpp:1116.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_9_write_ln72', patchMaker.cpp:72) of variable 'c', patchMaker.cpp:64 on array 'NPpatches_parameters[0]', patchMaker.cpp:1116 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.293 seconds; current allocated memory: 1.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.373 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getIndexFromZ_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'getIndexFromZ_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.694 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.139 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.925 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln332', patchMaker.cpp:332)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln333', patchMaker.cpp:333)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_330_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.993 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.332 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1102_5_VITIS_LOOP_1106_7_VITIS_LOOP_1108_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1102_5_VITIS_LOOP_1106_7_VITIS_LOOP_1108_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1117_9_VITIS_LOOP_1119_10_VITIS_LOOP_1121_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1117_9_VITIS_LOOP_1119_10_VITIS_LOOP_1121_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine_2' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_2_write_ln77', patchMaker.cpp:77) of variable 'add_ln77', patchMaker.cpp:77 on array 'NPpatches_parameters[4]', patchMaker.cpp:1116 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:71) on array 'NPpatches_parameters[4]', patchMaker.cpp:1116.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_3_write_ln72', patchMaker.cpp:72) of variable 'c', patchMaker.cpp:64 on array 'NPpatches_parameters[0]', patchMaker.cpp:1116 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.448 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.748 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_865_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_865_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_886_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_886_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_877_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_877_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_894_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_894_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_899_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_899_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_905_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_905_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_911_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_911_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_923_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_923_9'
INFO: [SCHED 204-61] Pipelining loop 'superpointEqualCheck_2_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1042) with incoming values : ('tmp_52', patchMaker.cpp:1042) ('tmp_51', patchMaker.cpp:1042) ('tmp_50', patchMaker.cpp:1042) ('tmp_49', patchMaker.cpp:1042) ('tmp_48', patchMaker.cpp:1042) ('tmp_47', patchMaker.cpp:1042) ('tmp_46', patchMaker.cpp:1042) ('tmp_55', patchMaker.cpp:1042) ('tmp_54', patchMaker.cpp:1042) ('tmp_53', patchMaker.cpp:1042)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 4 and incompatible II = 2 of 'call' operation ('tmp_53', patchMaker.cpp:1042) to 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1042) with incoming values : ('tmp_52', patchMaker.cpp:1042) ('tmp_51', patchMaker.cpp:1042) ('tmp_50', patchMaker.cpp:1042) ('tmp_49', patchMaker.cpp:1042) ('tmp_48', patchMaker.cpp:1042) ('tmp_47', patchMaker.cpp:1042) ('tmp_46', patchMaker.cpp:1042) ('tmp_55', patchMaker.cpp:1042) ('tmp_54', patchMaker.cpp:1042) ('tmp_53', patchMaker.cpp:1042)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1042) with incoming values : ('tmp_52', patchMaker.cpp:1042) ('tmp_51', patchMaker.cpp:1042) ('tmp_50', patchMaker.cpp:1042) ('tmp_49', patchMaker.cpp:1042) ('tmp_48', patchMaker.cpp:1042) ('tmp_47', patchMaker.cpp:1042) ('tmp_46', patchMaker.cpp:1042) ('tmp_55', patchMaker.cpp:1042) ('tmp_54', patchMaker.cpp:1042) ('tmp_53', patchMaker.cpp:1042)) in the first pipeline iteration (II = 5 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'superpointEqualCheck_2_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.212 seconds; current allocated memory: 1.264 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.994 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getShadows_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'getShadows_loop'
INFO: [SCHED 204-61] Pipelining loop 'GSmaxFinding_loop'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('patches_parameters_9_addr_14_write_ln199', patchMaker.cpp:199) of variable 'phi_ln1', patchMaker.cpp:197 on array 'patches_parameters_9' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'patches_parameters_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'GSmaxFinding_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.223 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.768 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.612 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.961 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.86 seconds; current allocated memory: 1.271 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.886 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 5.858 seconds; current allocated memory: 1.275 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 14.941 seconds; current allocated memory: 1.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 12.524 seconds; current allocated memory: 1.278 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.985 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeSuperPoint_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_3ns_66_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeSuperPoint_alignedToLine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 11.004 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.222 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_acceptanceCorners'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.164 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_9ns_72_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.043 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'areWedgeSuperPointsEqual_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'areWedgeSuperPointsEqual_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.88 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'areWedgeSuperPointsEqual'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.955 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.998 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_9ns_72_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.513 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_index_from_z'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.593 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.837 seconds; current allocated memory: 1.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.944 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_9ns_72_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.867 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveComplmentaryPatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.853 seconds; current allocated memory: 1.363 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getShadows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.674 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 1.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeThirdPatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.726 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveNextPatchPair'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 7.845 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/apexZ0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/apexZ0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15 seconds. CPU system time: 1 seconds. Elapsed time: 16.706 seconds; current allocated memory: 1.409 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_3ns_66_1_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_radii_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_trapezoid_edges_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_row_list_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK_radii_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_9ns_72_1_1_Multiplier_2'
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_238_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_339_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_137_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_init_patch_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_superpoints_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_1_NPpatches_parameters_128_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_2_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_3_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_1_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64s_64s_64_1_1_Multiplier_3'
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_current_z_i_index_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_index_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_temp_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_229_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_330_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 23 seconds. CPU system time: 5 seconds. Elapsed time: 29.204 seconds; current allocated memory: 1.420 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.42 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 271 seconds. CPU system time: 22 seconds. Elapsed time: 315.679 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-112] Total CPU user time: 273 seconds. Total CPU system time: 24 seconds. Total elapsed time: 318.425 seconds; peak allocated memory: 1.420 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 33.722 seconds; current allocated memory: 98.813 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 36.07 seconds; current allocated memory: 98.814 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 34.984 seconds; current allocated memory: 98.813 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 36.22 seconds; current allocated memory: 98.813 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 35.611 seconds; current allocated memory: 98.813 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 36.939 seconds; current allocated memory: 98.814 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-107] error deleting "csim/build": permission denied
ERROR: [SIM 211-100] CSim file generation failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.006 seconds; current allocated memory: 92.090 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.776 seconds; current allocated memory: 92.091 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-107] error deleting "csim/build": permission denied
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.429 seconds; current allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.482 seconds; current allocated memory: 92.123 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 871.579 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:208:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:505:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:505:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:667:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:667:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:827:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:827:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.259 seconds; current allocated memory: 93.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:365:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<111>::ap_uint<111, false>(ap_int_base<111, false> const&)' into 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<111, false>::operator==<111, false>(ap_int_base<111, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<111, false>::operator==<111, false>(ap_int_base<111, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::ap_bit_ref(ap_int_base<64, true>*, int)' into 'ap_int_base<64, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<23, false>(ap_int_base<23, false> const&) const' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<float>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:374:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1013:76)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:950:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:951:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:528:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<169>::ap_uint<169, false>(ap_int_base<169, false> const&)' into 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:537:21)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<79>::ap_uint<79, false>(ap_int_base<79, false> const&)' into 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:996:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, float>(float, bool)' into '__hls_fptosi_float_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:52:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i64' into 'straightLineProjectorFromLayerIJtoK(long, long, int, int, int)' (patchMaker.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<long, 3ul>, 256ul>, 5ul>::_S_ref(std::array<std::array<long, 3ul>, 256ul> const (&) [5], unsigned long)' into 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<long, 3ul>, 256ul>::_S_ref(std::array<long, 3ul> const (&) [256], unsigned long)' into 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<long, 3ul>::_S_ref(long const (&) [3], unsigned long)' into 'std::array<long, 3ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'mSP_findStartIndex(long*, int, long, int&, long&)' (patchMaker.cpp:1268:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, double>(double, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, double>(double, bool)' into '__hls_fptosi_double_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'mSP_findLRBounds(int, long*, int, int&, int&)' (patchMaker.cpp:1245:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'mSP_findLRBounds(int, long*, int, int&, int&)' (patchMaker.cpp:1245:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1137:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1137:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i64' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1137:0)
INFO: [HLS 214-178] Inlining function 'initWedgeSuperPoint(long (&) [3][16][3], long (*) [3], int)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1137:0)
INFO: [HLS 214-178] Inlining function 'getParallelograms(long (&) [5][3][16][3], long (&) [5][4][6])' into 'wedgePatch_init(long (&) [5][3][16][3], long (&) [5][4][6], long (*) [3][16][3], long, long)' (patchMaker.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'wedgePatch_init(long (&) [5][3][16][3], long (&) [5][4][6], long (*) [3][16][3], long, long)' into 'makePatch_alignedToLine(long, long, int&, bool, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:1071:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'areWedgeSuperPointsEqual(long (*) [16][3], long (*) [16][3])' (patchMaker.cpp:31:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'areWedgeSuperPointsEqual(long (*) [16][3], long (*) [16][3])' (patchMaker.cpp:31:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'getSolveNextPatchPairWhileCondition(int, bool, bool, long, long, int, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:667:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:828:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:828:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:828:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:828:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:828:0)
INFO: [HLS 214-178] Inlining function 'getSolveNextPatchPairWhileCondition(int, bool, bool, long, long, int, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' into 'solveNextPatchPair(long, int, int, bool, bool, long&, int&, long&, long&, long&, long&, long&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:506:0)
INFO: [HLS 214-178] Inlining function 'getSolveNextColumnWhileConditional(long, int, long)' into 'solveNextColumn(long, int, int, bool, bool, long, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:468:0)
INFO: [HLS 214-178] Inlining function 'solveNextColumn(long, int, int, bool, bool, long, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' into 'makePatches_ShadowQuilt_fromEdges(long, int, int, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:453:0)
INFO: [HLS 214-248] complete partitioned array 'patches_superpoints' on dimension 1 (patchMaker.cpp:453:1)
INFO: [HLS 214-248] complete partitioned array 'patches_parameters' on dimension 1 (patchMaker.cpp:454:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 16 seconds. CPU system time: 1 seconds. Elapsed time: 35.984 seconds; current allocated memory: 121.144 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 121.145 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.087 seconds; current allocated memory: 293.419 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mSP_findStartIndex' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1151) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'solveComplmentaryPatch' (patchMaker.cpp:925) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeThirdPatch' (patchMaker.cpp:685) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 46 seconds. CPU system time: 1 seconds. Elapsed time: 47.237 seconds; current allocated memory: 603.616 MB.
INFO: [XFORM 203-510] Pipelining loop 'start_value_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:500) in function 'mSP_findStartIndex' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LRdiscovery_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'mSP_findLRBounds' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rowListSet_loop' (patchMaker.cpp:1140) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1180_2' (patchMaker.cpp:1180) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1192_4' (patchMaker.cpp:1192) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1221_6' (patchMaker.cpp:1221) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1233_8' (patchMaker.cpp:1233) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initWedgeSP_loop' (patchMaker.cpp:13) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_301_4' (patchMaker.cpp:301) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_7' (patchMaker.cpp:313) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_8' (patchMaker.cpp:330) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_12' (patchMaker.cpp:351) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_15' (patchMaker.cpp:363) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_301_4' (patchMaker.cpp:301) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_7' (patchMaker.cpp:313) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_8' (patchMaker.cpp:330) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_12' (patchMaker.cpp:351) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_15' (patchMaker.cpp:363) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_301_4' (patchMaker.cpp:301) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_7' (patchMaker.cpp:313) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_8' (patchMaker.cpp:330) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_12' (patchMaker.cpp:351) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_15' (patchMaker.cpp:363) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_396_5' (patchMaker.cpp:396) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_408_8' (patchMaker.cpp:408) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_396_5' (patchMaker.cpp:396) in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_408_8' (patchMaker.cpp:408) in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getShadows_loop' (patchMaker.cpp:168) in function 'getShadows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'GSmaxFinding_loop' (patchMaker.cpp:187) in function 'getShadows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'minMaxAcceptanceCorners_loop' (patchMaker.cpp:217) in function 'get_acceptanceCorners' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getIndexFromZ_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'get_index_from_z' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1080_4' (patchMaker.cpp:1080) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1108_8' (patchMaker.cpp:1108) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1121_11' (patchMaker.cpp:1121) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_4' (patchMaker.cpp:98) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:57) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1080_4' (patchMaker.cpp:1080) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1108_8' (patchMaker.cpp:1108) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1121_11' (patchMaker.cpp:1121) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_4' (patchMaker.cpp:98) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:57) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1080_4' (patchMaker.cpp:1080) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1108_8' (patchMaker.cpp:1108) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1121_11' (patchMaker.cpp:1121) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_4' (patchMaker.cpp:98) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:57) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_865_2' (patchMaker.cpp:865) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_877_3' (patchMaker.cpp:877) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_886_4' (patchMaker.cpp:886) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_894_5' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_899_6' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_905_7' (patchMaker.cpp:905) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_911_8' (patchMaker.cpp:911) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_923_9' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'superpointEqualCheck_2_loop' (patchMaker.cpp:1040) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'initWedgeSP_loop' (patchMaker.cpp:13) in function 'makeSuperPoint_alignedToLine' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_15_1' (patchMaker.cpp:15) in function 'makeSuperPoint_alignedToLine' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_z_i_atTop' (patchMaker.cpp:910) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jL' (patchMaker.cpp:163) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jR' (patchMaker.cpp:164) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jL' (patchMaker.cpp:165) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jR' (patchMaker.cpp:166) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1072) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1116) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1072) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1116) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1072) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1116) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'new_z_i_atTop' (patchMaker.cpp:910) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jL' (patchMaker.cpp:163) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jR' (patchMaker.cpp:164) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jL' (patchMaker.cpp:165) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jR' (patchMaker.cpp:166) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'mSP_findStartIndex' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1151) automatically.
INFO: [XFORM 203-602] Inlining function 'mSP_findLRBounds' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1155) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'solveComplmentaryPatch' (patchMaker.cpp:925) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeThirdPatch' (patchMaker.cpp:685) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_0' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_1' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_2' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_3' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_4' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_5' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_6' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_7' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_8' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_9' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_10' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_11' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_12' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_13' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_14' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_15' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_16' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_17' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_18' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_19' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_20' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_21' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_22' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_23' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_24' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_25' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_26' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_27' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_28' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_29' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_30' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_31' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_0' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_1' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_2' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_3' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_4' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_5' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_6' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_7' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_8' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_9' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_10' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_11' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_12' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_13' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_14' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_15' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_16' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_17' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_18' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_19' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_20' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_21' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_22' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_23' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_24' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_25' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_26' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_27' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_28' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_29' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_30' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_31' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_0' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_1' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_2' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_3' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_4' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_5' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_6' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_7' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_8' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_9' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_10' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_11' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_12' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_13' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_14' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_15' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_16' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_17' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_18' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_19' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_20' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_21' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_22' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_23' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_24' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_25' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_26' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_27' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_28' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_29' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_30' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_31' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_0' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_1' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_2' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_3' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_4' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_5' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_6' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_7' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_8' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_9' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_10' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_11' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_12' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_13' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_14' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_15' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_16' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_17' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_18' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_19' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_20' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_21' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_22' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_23' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_24' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_25' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_26' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_27' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_28' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_29' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_30' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_31' in function 'delete_patch'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:145:5) in function 'straightLineProjectorFromLayerIJtoK'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:187:14) to (patchMaker.cpp:189:13) in function 'getShadows'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:34:5) in function 'areWedgeSuperPointsEqual.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:34:5) in function 'areWedgeSuperPointsEqual'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'straightLineProjectorFromLayerIJtoK' into 'makePatches_ShadowQuilt_fromEdges' (patchMaker.cpp:479) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 217 seconds. CPU system time: 1 seconds. Elapsed time: 219.433 seconds; current allocated memory: 962.304 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1178_1' (patchMaker.cpp:1167:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1190_3' (patchMaker.cpp:1167:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1219_5' (patchMaker.cpp:1167:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1231_7' (patchMaker.cpp:1167:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1078_3' (patchMaker.cpp:1078:31) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1076_2' (patchMaker.cpp:1076:30) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1074_1' (patchMaker.cpp:1074:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1106_7' (patchMaker.cpp:1106:31) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1104_6' (patchMaker.cpp:1104:30) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1102_5' (patchMaker.cpp:1102:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1119_10' (patchMaker.cpp:1119:31) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1117_9' (patchMaker.cpp:1117:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (patchMaker.cpp:96:38) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_2' (patchMaker.cpp:94:34) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_1' (patchMaker.cpp:91:34) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1078_3' (patchMaker.cpp:1078:31) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1076_2' (patchMaker.cpp:1076:30) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1074_1' (patchMaker.cpp:1074:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1106_7' (patchMaker.cpp:1106:31) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1104_6' (patchMaker.cpp:1104:30) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1102_5' (patchMaker.cpp:1102:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1119_10' (patchMaker.cpp:1119:31) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1117_9' (patchMaker.cpp:1117:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (patchMaker.cpp:96:38) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_2' (patchMaker.cpp:94:34) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_1' (patchMaker.cpp:91:34) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1078_3' (patchMaker.cpp:1078:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1076_2' (patchMaker.cpp:1076:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1074_1' (patchMaker.cpp:1074:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1106_7' (patchMaker.cpp:1106:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1104_6' (patchMaker.cpp:1104:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1102_5' (patchMaker.cpp:1102:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1119_10' (patchMaker.cpp:1119:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1117_9' (patchMaker.cpp:1117:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (patchMaker.cpp:96:38) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_2' (patchMaker.cpp:94:34) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_1' (patchMaker.cpp:91:34) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_394_4' (patchMaker.cpp:394:43) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_392_3' (patchMaker.cpp:392:39) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_390_2' (patchMaker.cpp:390:35) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_406_7' (patchMaker.cpp:406:39) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_404_6' (patchMaker.cpp:404:35) in function 'delete_patch.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_388_1' (patchMaker.cpp:388:32) in function 'delete_patch.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_394_4' (patchMaker.cpp:394:43) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_392_3' (patchMaker.cpp:392:39) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_390_2' (patchMaker.cpp:390:35) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_406_7' (patchMaker.cpp:406:39) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_404_6' (patchMaker.cpp:404:35) in function 'delete_patch'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_388_1' (patchMaker.cpp:388:32) in function 'delete_patch' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_3' (patchMaker.cpp:299:43) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_297_2' (patchMaker.cpp:297:39) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_295_1' (patchMaker.cpp:295:35) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_311_6' (patchMaker.cpp:311:39) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_309_5' (patchMaker.cpp:309:35) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_11' (patchMaker.cpp:349:52) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_10' (patchMaker.cpp:347:48) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_345_9' (patchMaker.cpp:345:43) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_361_14' (patchMaker.cpp:361:48) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_359_13' (patchMaker.cpp:359:44) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_3' (patchMaker.cpp:299:43) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_297_2' (patchMaker.cpp:297:39) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_295_1' (patchMaker.cpp:295:35) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_311_6' (patchMaker.cpp:311:39) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_309_5' (patchMaker.cpp:309:35) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_11' (patchMaker.cpp:349:52) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_10' (patchMaker.cpp:347:48) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_345_9' (patchMaker.cpp:345:43) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_361_14' (patchMaker.cpp:361:48) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_359_13' (patchMaker.cpp:359:44) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_3' (patchMaker.cpp:299:43) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_297_2' (patchMaker.cpp:297:39) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_295_1' (patchMaker.cpp:295:35) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_311_6' (patchMaker.cpp:311:39) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_309_5' (patchMaker.cpp:309:35) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_11' (patchMaker.cpp:349:52) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_10' (patchMaker.cpp:347:48) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_345_9' (patchMaker.cpp:345:43) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_361_14' (patchMaker.cpp:361:48) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_359_13' (patchMaker.cpp:359:44) in function 'add_patch'.
INFO: [HLS 200-472] Inferring partial write operation for 'current_z_i_index' (patchMaker.cpp:859:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:867:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:879:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:888:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:896:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:901:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i' (patchMaker.cpp:907:20)
INFO: [HLS 200-472] Inferring partial write operation for 'row_list' (patchMaker.cpp:1144:35)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1182:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1194:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1223:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1235:40)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:17:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:20:22)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:25:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:23:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:5:18)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:6:18)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:7:18)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:84:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:105:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:53:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:70:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:71:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:72:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:73:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:74:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:75:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:77:36)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch[0]' (patchMaker.cpp:1082:29)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints[0]' (patchMaker.cpp:1110:40)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints[0]' (patchMaker.cpp:100:48)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:1123:35)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:210:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:211:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:212:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:213:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:243:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:244:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:245:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:246:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:247:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:248:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:249:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:250:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:255:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:256:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:260:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:261:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:265:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:266:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:270:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:271:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:277:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:278:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:279:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:284:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:285:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:286:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 38 seconds. CPU system time: 1 seconds. Elapsed time: 39.298 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
WARNING: [SYN 201-103] Legalizing function name 'areWedgeSuperPointsEqual.1' to 'areWedgeSuperPointsEqual_1'.
WARNING: [SYN 201-103] Legalizing function name 'add_patch.111' to 'add_patch_111'.
WARNING: [SYN 201-103] Legalizing function name 'makePatch_alignedToLine.1' to 'makePatch_alignedToLine_1'.
WARNING: [SYN 201-103] Legalizing function name 'add_patch.214' to 'add_patch_214'.
WARNING: [SYN 201-103] Legalizing function name 'makePatch_alignedToLine.2' to 'makePatch_alignedToLine_2'.
WARNING: [SYN 201-103] Legalizing function name 'delete_patch.1' to 'delete_patch_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeSuperPoint_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rowListSet_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'rowListSet_loop'
INFO: [SCHED 204-61] Pipelining loop 'start_value_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'start_value_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dcmp' operation ('tmp_125', patchMaker.cpp:1274->patchMaker.cpp:1151) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'start_value_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dcmp' operation ('tmp_125', patchMaker.cpp:1274->patchMaker.cpp:1151) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 5, loop 'start_value_loop'
INFO: [SCHED 204-61] Pipelining loop 'LRdiscovery_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'LRdiscovery_loop'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1231_7_VITIS_LOOP_1233_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1231_7_VITIS_LOOP_1233_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1219_5_VITIS_LOOP_1221_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1219_5_VITIS_LOOP_1221_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1190_3_VITIS_LOOP_1192_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1190_3_VITIS_LOOP_1192_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1178_1_VITIS_LOOP_1180_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1178_1_VITIS_LOOP_1180_2'
INFO: [SCHED 204-61] Pipelining loop 'initWedgeSP_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'initWedgeSP_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('init_patch_addr_1_write_ln23', patchMaker.cpp:23) of variable 'temp_load_2', patchMaker.cpp:17 on array 'init_patch' and 'load' operation ('init_patch_load', patchMaker.cpp:22) on array 'init_patch'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('init_patch3_addr_5_write_ln17', patchMaker.cpp:17) of variable 'temp_load_2', patchMaker.cpp:17 on array 'init_patch3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'init_patch3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'initWedgeSP_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.774 seconds; current allocated memory: 1.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.355 seconds; current allocated memory: 1.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, function 'straightLineProjectorFromLayerIJtoK'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.736 seconds; current allocated memory: 1.304 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'minMaxAcceptanceCorners_loop'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('wp_parameters_load_5', patchMaker.cpp:232) on array 'wp_parameters' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'wp_parameters'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'minMaxAcceptanceCorners_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.854 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln332', patchMaker.cpp:332)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln333', patchMaker.cpp:333)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_330_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.405 seconds; current allocated memory: 1.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.803 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1102_5_VITIS_LOOP_1106_7_VITIS_LOOP_1108_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1102_5_VITIS_LOOP_1106_7_VITIS_LOOP_1108_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1117_9_VITIS_LOOP_1119_10_VITIS_LOOP_1121_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1117_9_VITIS_LOOP_1119_10_VITIS_LOOP_1121_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_8_write_ln77', patchMaker.cpp:77) of variable 'add_ln77', patchMaker.cpp:77 on array 'NPpatches_parameters[4]', patchMaker.cpp:1116 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:71) on array 'NPpatches_parameters[4]', patchMaker.cpp:1116.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_15_write_ln72', patchMaker.cpp:72) of variable 'c', patchMaker.cpp:64 on array 'NPpatches_parameters[0]', patchMaker.cpp:1116 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.648 seconds; current allocated memory: 1.312 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.442 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'areWedgeSuperPointsEqual_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'areWedgeSuperPointsEqual.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'areWedgeSuperPointsEqual.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.599 seconds; current allocated memory: 1.315 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('patches_superpoints_31_load_4', patchMaker.cpp:34) on array 'patches_superpoints_31' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'patches_superpoints_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, function 'areWedgeSuperPointsEqual'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 1.315 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln332', patchMaker.cpp:332)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln333', patchMaker.cpp:333)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_330_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.262 seconds; current allocated memory: 1.318 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.836 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1102_5_VITIS_LOOP_1106_7_VITIS_LOOP_1108_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1102_5_VITIS_LOOP_1106_7_VITIS_LOOP_1108_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1117_9_VITIS_LOOP_1119_10_VITIS_LOOP_1121_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1117_9_VITIS_LOOP_1119_10_VITIS_LOOP_1121_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine_1' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_5_write_ln77', patchMaker.cpp:77) of variable 'add_ln77', patchMaker.cpp:77 on array 'NPpatches_parameters[4]', patchMaker.cpp:1116 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:71) on array 'NPpatches_parameters[4]', patchMaker.cpp:1116.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_9_write_ln72', patchMaker.cpp:72) of variable 'c', patchMaker.cpp:64 on array 'NPpatches_parameters[0]', patchMaker.cpp:1116 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.631 seconds; current allocated memory: 1.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.41 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getIndexFromZ_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'getIndexFromZ_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.694 seconds; current allocated memory: 1.325 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.925 seconds; current allocated memory: 1.327 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.608 seconds; current allocated memory: 1.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln332', patchMaker.cpp:332)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln333', patchMaker.cpp:333)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_330_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.203 seconds; current allocated memory: 1.333 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.941 seconds; current allocated memory: 1.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1074_1_VITIS_LOOP_1078_3_VITIS_LOOP_1080_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1102_5_VITIS_LOOP_1106_7_VITIS_LOOP_1108_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1102_5_VITIS_LOOP_1106_7_VITIS_LOOP_1108_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1117_9_VITIS_LOOP_1119_10_VITIS_LOOP_1121_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1117_9_VITIS_LOOP_1119_10_VITIS_LOOP_1121_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine_2' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_2_write_ln77', patchMaker.cpp:77) of variable 'add_ln77', patchMaker.cpp:77 on array 'NPpatches_parameters[4]', patchMaker.cpp:1116 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:71) on array 'NPpatches_parameters[4]', patchMaker.cpp:1116.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_3_write_ln72', patchMaker.cpp:72) of variable 'c', patchMaker.cpp:64 on array 'NPpatches_parameters[0]', patchMaker.cpp:1116 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.775 seconds; current allocated memory: 1.337 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.657 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_865_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_865_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_886_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_886_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_877_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_877_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_894_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_894_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_899_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_899_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_905_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_905_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_911_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_911_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_923_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_923_9'
INFO: [SCHED 204-61] Pipelining loop 'superpointEqualCheck_2_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1042) with incoming values : ('tmp_111', patchMaker.cpp:1042) ('tmp_110', patchMaker.cpp:1042) ('tmp_109', patchMaker.cpp:1042) ('tmp_108', patchMaker.cpp:1042) ('tmp_107', patchMaker.cpp:1042) ('tmp_106', patchMaker.cpp:1042) ('tmp_105', patchMaker.cpp:1042) ('tmp_104', patchMaker.cpp:1042) ('tmp_103', patchMaker.cpp:1042) ('tmp_102', patchMaker.cpp:1042) ('tmp_101', patchMaker.cpp:1042) ('tmp_100', patchMaker.cpp:1042) ('tmp_99', patchMaker.cpp:1042) ('tmp_98', patchMaker.cpp:1042) ('tmp_97', patchMaker.cpp:1042) ('tmp_96', patchMaker.cpp:1042) ('tmp_95', patchMaker.cpp:1042) ('tmp_94', patchMaker.cpp:1042) ('tmp_93', patchMaker.cpp:1042) ('tmp_92', patchMaker.cpp:1042) ('tmp_91', patchMaker.cpp:1042) ('tmp_90', patchMaker.cpp:1042) ('tmp_89', patchMaker.cpp:1042) ('tmp_88', patchMaker.cpp:1042) ('tmp_87', patchMaker.cpp:1042) ('tmp_86', patchMaker.cpp:1042) ('tmp_85', patchMaker.cpp:1042) ('tmp_84', patchMaker.cpp:1042) ('tmp_82', patchMaker.cpp:1042) ('tmp_114', patchMaker.cpp:1042) ('tmp_113', patchMaker.cpp:1042) ('tmp_112', patchMaker.cpp:1042)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 4 and incompatible II = 2 of 'call' operation ('tmp_112', patchMaker.cpp:1042) to 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1042) with incoming values : ('tmp_111', patchMaker.cpp:1042) ('tmp_110', patchMaker.cpp:1042) ('tmp_109', patchMaker.cpp:1042) ('tmp_108', patchMaker.cpp:1042) ('tmp_107', patchMaker.cpp:1042) ('tmp_106', patchMaker.cpp:1042) ('tmp_105', patchMaker.cpp:1042) ('tmp_104', patchMaker.cpp:1042) ('tmp_103', patchMaker.cpp:1042) ('tmp_102', patchMaker.cpp:1042) ('tmp_101', patchMaker.cpp:1042) ('tmp_100', patchMaker.cpp:1042) ('tmp_99', patchMaker.cpp:1042) ('tmp_98', patchMaker.cpp:1042) ('tmp_97', patchMaker.cpp:1042) ('tmp_96', patchMaker.cpp:1042) ('tmp_95', patchMaker.cpp:1042) ('tmp_94', patchMaker.cpp:1042) ('tmp_93', patchMaker.cpp:1042) ('tmp_92', patchMaker.cpp:1042) ('tmp_91', patchMaker.cpp:1042) ('tmp_90', patchMaker.cpp:1042) ('tmp_89', patchMaker.cpp:1042) ('tmp_88', patchMaker.cpp:1042) ('tmp_87', patchMaker.cpp:1042) ('tmp_86', patchMaker.cpp:1042) ('tmp_85', patchMaker.cpp:1042) ('tmp_84', patchMaker.cpp:1042) ('tmp_82', patchMaker.cpp:1042) ('tmp_114', patchMaker.cpp:1042) ('tmp_113', patchMaker.cpp:1042) ('tmp_112', patchMaker.cpp:1042)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1042) with incoming values : ('tmp_111', patchMaker.cpp:1042) ('tmp_110', patchMaker.cpp:1042) ('tmp_109', patchMaker.cpp:1042) ('tmp_108', patchMaker.cpp:1042) ('tmp_107', patchMaker.cpp:1042) ('tmp_106', patchMaker.cpp:1042) ('tmp_105', patchMaker.cpp:1042) ('tmp_104', patchMaker.cpp:1042) ('tmp_103', patchMaker.cpp:1042) ('tmp_102', patchMaker.cpp:1042) ('tmp_101', patchMaker.cpp:1042) ('tmp_100', patchMaker.cpp:1042) ('tmp_99', patchMaker.cpp:1042) ('tmp_98', patchMaker.cpp:1042) ('tmp_97', patchMaker.cpp:1042) ('tmp_96', patchMaker.cpp:1042) ('tmp_95', patchMaker.cpp:1042) ('tmp_94', patchMaker.cpp:1042) ('tmp_93', patchMaker.cpp:1042) ('tmp_92', patchMaker.cpp:1042) ('tmp_91', patchMaker.cpp:1042) ('tmp_90', patchMaker.cpp:1042) ('tmp_89', patchMaker.cpp:1042) ('tmp_88', patchMaker.cpp:1042) ('tmp_87', patchMaker.cpp:1042) ('tmp_86', patchMaker.cpp:1042) ('tmp_85', patchMaker.cpp:1042) ('tmp_84', patchMaker.cpp:1042) ('tmp_82', patchMaker.cpp:1042) ('tmp_114', patchMaker.cpp:1042) ('tmp_113', patchMaker.cpp:1042) ('tmp_112', patchMaker.cpp:1042)) in the first pipeline iteration (II = 5 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'superpointEqualCheck_2_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.489 seconds; current allocated memory: 1.341 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.695 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getShadows_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'getShadows_loop'
INFO: [SCHED 204-61] Pipelining loop 'GSmaxFinding_loop'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('patches_parameters_31_addr_14_write_ln199', patchMaker.cpp:199) of variable 'phi_ln1', patchMaker.cpp:197 on array 'patches_parameters_31' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'patches_parameters_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'GSmaxFinding_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.089 seconds; current allocated memory: 1.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.281 seconds; current allocated memory: 1.348 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.569 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 11.691 seconds; current allocated memory: 1.355 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.999 seconds; current allocated memory: 1.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 13.865 seconds; current allocated memory: 1.365 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 15 seconds. CPU system time: 1 seconds. Elapsed time: 15.561 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 13.931 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.008 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeSuperPoint_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_3ns_66_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeSuperPoint_alignedToLine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 11.498 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.169 seconds; current allocated memory: 1.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_acceptanceCorners'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.054 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_9ns_72_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 5.091 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'areWedgeSuperPointsEqual_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'areWedgeSuperPointsEqual_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.714 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'areWedgeSuperPointsEqual'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.974 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.149 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_9ns_72_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.896 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_index_from_z'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.711 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.118 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.483 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_9ns_72_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.973 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'solveComplmentaryPatch' is 5358 from HDL expression: ((1'b1 == ap_CS_fsm_state89) | ((1'b1 == ap_CS_fsm_state76) & (icmp_ln977_reg_4990 == 1'd1)))
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveComplmentaryPatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.998 seconds; current allocated memory: 1.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getShadows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.959 seconds; current allocated memory: 1.507 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.834 seconds; current allocated memory: 1.512 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'makeThirdPatch' is 5358 from HDL expression: (((makeHorizontallyShiftedPatch_reg_2580 == 1'd1) & (1'b1 == ap_CS_fsm_state117) & (1'd1 == and_ln817_reg_5473)) | ((makeHorizontallyShiftedPatch_reg_2580 == 1'd1) & (1'b1 == ap_CS_fsm_state85)))
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeThirdPatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.727 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'solveNextPatchPair' is 7718 from HDL expression: ((madeComplementaryPatch_reg_5141 == 1'd1) & (1'b1 == ap_CS_fsm_state65))
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveNextPatchPair'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11 seconds. CPU system time: 2 seconds. Elapsed time: 13.057 seconds; current allocated memory: 1.557 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/apexZ0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/apexZ0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'makePatches_ShadowQuilt_fromEdges' is 7473 from HDL expression: (1'b1 == ap_CS_fsm_state8)
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17 seconds. CPU system time: 4 seconds. Elapsed time: 20.01 seconds; current allocated memory: 1.582 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_3ns_66_1_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_radii_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_trapezoid_edges_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_row_list_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK_radii_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_9ns_72_1_1_Multiplier_2'
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_238_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_339_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_137_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_init_patch_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_superpoints_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_1_NPpatches_parameters_128_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_2_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_3_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_1_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64s_64s_64_1_1_Multiplier_3'
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_current_z_i_index_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_index_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_temp_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_229_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_330_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 41 seconds. CPU system time: 6 seconds. Elapsed time: 49.207 seconds; current allocated memory: 1.603 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 589 seconds. CPU system time: 32 seconds. Elapsed time: 652.1 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-112] Total CPU user time: 592 seconds. Total CPU system time: 34 seconds. Total elapsed time: 655.43 seconds; peak allocated memory: 1.603 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 34.57 seconds; current allocated memory: 104.065 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 33.021 seconds; current allocated memory: 104.065 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 33.79 seconds; current allocated memory: 104.064 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 29.864 seconds; current allocated memory: 104.065 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 871.593 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:211:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:508:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:508:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:670:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:670:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:830:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:830:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.806 seconds; current allocated memory: 93.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:365:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<111>::ap_uint<111, false>(ap_int_base<111, false> const&)' into 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<111, false>::operator==<111, false>(ap_int_base<111, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<111, false>::operator==<111, false>(ap_int_base<111, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::ap_bit_ref(ap_int_base<64, true>*, int)' into 'ap_int_base<64, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<23, false>(ap_int_base<23, false> const&) const' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<float>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:374:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1013:76)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:950:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:951:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:528:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<169>::ap_uint<169, false>(ap_int_base<169, false> const&)' into 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:537:21)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<79>::ap_uint<79, false>(ap_int_base<79, false> const&)' into 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:996:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, float>(float, bool)' into '__hls_fptosi_float_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:52:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i64' into 'straightLineProjectorFromLayerIJtoK(long, long, int, int, int)' (patchMaker.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<long, 3ul>, 256ul>, 5ul>::_S_ref(std::array<std::array<long, 3ul>, 256ul> const (&) [5], unsigned long)' into 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<long, 3ul>, 256ul>::_S_ref(std::array<long, 3ul> const (&) [256], unsigned long)' into 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<long, 3ul>::_S_ref(long const (&) [3], unsigned long)' into 'std::array<long, 3ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'mSP_findStartIndex(long*, int, long, int&, long&)' (patchMaker.cpp:1271:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, double>(double, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, double>(double, bool)' into '__hls_fptosi_double_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'mSP_findLRBounds(int, long*, int, int&, int&)' (patchMaker.cpp:1248:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'mSP_findLRBounds(int, long*, int, int&, int&)' (patchMaker.cpp:1248:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1140:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1140:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1140:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i64' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1140:0)
INFO: [HLS 214-178] Inlining function 'initWedgeSuperPoint(long (&) [3][16][3], long (*) [3], int)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1140:0)
INFO: [HLS 214-178] Inlining function 'getParallelograms(long (&) [5][3][16][3], long (&) [5][4][6])' into 'wedgePatch_init(long (&) [5][3][16][3], long (&) [5][4][6], long (*) [3][16][3], long, long)' (patchMaker.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'wedgePatch_init(long (&) [5][3][16][3], long (&) [5][4][6], long (*) [3][16][3], long, long)' into 'makePatch_alignedToLine(long, long, int&, bool, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:1074:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'areWedgeSuperPointsEqual(long (*) [16][3], long (*) [16][3])' (patchMaker.cpp:31:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'areWedgeSuperPointsEqual(long (*) [16][3], long (*) [16][3])' (patchMaker.cpp:31:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'getSolveNextPatchPairWhileCondition(int, bool, bool, long, long, int, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:670:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:435:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:435:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:435:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:435:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:435:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:831:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:831:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:831:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:831:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:831:0)
INFO: [HLS 214-178] Inlining function 'getSolveNextPatchPairWhileCondition(int, bool, bool, long, long, int, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' into 'solveNextPatchPair(long, int, int, bool, bool, long&, int&, long&, long&, long&, long&, long&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:509:0)
INFO: [HLS 214-178] Inlining function 'getSolveNextColumnWhileConditional(long, int, long)' into 'solveNextColumn(long, int, int, bool, bool, long, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:471:0)
INFO: [HLS 214-178] Inlining function 'solveNextColumn(long, int, int, bool, bool, long, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' into 'makePatches_ShadowQuilt_fromEdges(long, int, int, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:456:0)
INFO: [HLS 214-248] complete partitioned array 'patches_superpoints' on dimension 1 (patchMaker.cpp:456:1)
INFO: [HLS 214-248] complete partitioned array 'patches_superpoints' on dimension 1 (patchMaker.cpp:465:18)
INFO: [HLS 214-248] complete partitioned array 'patches_superpoints' on dimension 1 (patchMaker.cpp:465:18)
INFO: [HLS 214-248] complete partitioned array 'patches_superpoints' on dimension 1 (patchMaker.cpp:465:18)
INFO: [HLS 214-248] complete partitioned array 'patches_superpoints' on dimension 1 (patchMaker.cpp:465:18)
INFO: [HLS 214-248] complete partitioned array 'patches_parameters' on dimension 1 (patchMaker.cpp:465:18)
INFO: [HLS 214-248] complete partitioned array 'patches_parameters' on dimension 1 (patchMaker.cpp:465:18)
INFO: [HLS 214-248] complete partitioned array 'patches_parameters' on dimension 1 (patchMaker.cpp:465:18)
INFO: [HLS 214-248] complete partitioned array 'patches_parameters' on dimension 1 (patchMaker.cpp:457:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 26.372 seconds; current allocated memory: 109.580 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 109.581 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.155 seconds; current allocated memory: 279.412 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mSP_findStartIndex' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1154) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'solveComplmentaryPatch' (patchMaker.cpp:928) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeThirdPatch' (patchMaker.cpp:688) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 32 seconds. CPU system time: 1 seconds. Elapsed time: 32.374 seconds; current allocated memory: 587.579 MB.
INFO: [XFORM 203-510] Pipelining loop 'start_value_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:500) in function 'mSP_findStartIndex' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LRdiscovery_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'mSP_findLRBounds' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rowListSet_loop' (patchMaker.cpp:1143) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1183_2' (patchMaker.cpp:1183) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1195_4' (patchMaker.cpp:1195) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1224_6' (patchMaker.cpp:1224) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1236_8' (patchMaker.cpp:1236) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initWedgeSP_loop' (patchMaker.cpp:13) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_304_4' (patchMaker.cpp:304) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_316_7' (patchMaker.cpp:316) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_8' (patchMaker.cpp:333) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_354_12' (patchMaker.cpp:354) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_366_15' (patchMaker.cpp:366) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_304_4' (patchMaker.cpp:304) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_316_7' (patchMaker.cpp:316) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_8' (patchMaker.cpp:333) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_354_12' (patchMaker.cpp:354) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_366_15' (patchMaker.cpp:366) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_304_4' (patchMaker.cpp:304) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_316_7' (patchMaker.cpp:316) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_8' (patchMaker.cpp:333) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_354_12' (patchMaker.cpp:354) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_366_15' (patchMaker.cpp:366) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_399_5' (patchMaker.cpp:399) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_411_8' (patchMaker.cpp:411) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_399_5' (patchMaker.cpp:399) in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_411_8' (patchMaker.cpp:411) in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getShadows_loop' (patchMaker.cpp:171) in function 'getShadows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'GSmaxFinding_loop' (patchMaker.cpp:190) in function 'getShadows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'minMaxAcceptanceCorners_loop' (patchMaker.cpp:220) in function 'get_acceptanceCorners' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getIndexFromZ_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'get_index_from_z' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1083_4' (patchMaker.cpp:1083) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1111_8' (patchMaker.cpp:1111) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1124_11' (patchMaker.cpp:1124) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_4' (patchMaker.cpp:100) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:59) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1083_4' (patchMaker.cpp:1083) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1111_8' (patchMaker.cpp:1111) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1124_11' (patchMaker.cpp:1124) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_4' (patchMaker.cpp:100) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:59) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1083_4' (patchMaker.cpp:1083) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1111_8' (patchMaker.cpp:1111) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1124_11' (patchMaker.cpp:1124) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_4' (patchMaker.cpp:100) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:59) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_868_2' (patchMaker.cpp:868) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_880_3' (patchMaker.cpp:880) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_889_4' (patchMaker.cpp:889) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_897_5' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_902_6' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_908_7' (patchMaker.cpp:908) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_914_8' (patchMaker.cpp:914) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_926_9' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'superpointEqualCheck_2_loop' (patchMaker.cpp:1043) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'initWedgeSP_loop' (patchMaker.cpp:13) in function 'makeSuperPoint_alignedToLine' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_15_1' (patchMaker.cpp:15) in function 'makeSuperPoint_alignedToLine' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_z_i_atTop' (patchMaker.cpp:913) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jL' (patchMaker.cpp:166) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jR' (patchMaker.cpp:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jL' (patchMaker.cpp:168) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jR' (patchMaker.cpp:169) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1075) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1075) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1075) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'new_z_i_atTop' (patchMaker.cpp:913) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jL' (patchMaker.cpp:166) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jR' (patchMaker.cpp:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jL' (patchMaker.cpp:168) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jR' (patchMaker.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'mSP_findStartIndex' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1154) automatically.
INFO: [XFORM 203-602] Inlining function 'mSP_findLRBounds' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1158) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'solveComplmentaryPatch' (patchMaker.cpp:928) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeThirdPatch' (patchMaker.cpp:688) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_0' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_1' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_2' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_3' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_4' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_5' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_6' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_7' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_8' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_9' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_10' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_11' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_12' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_13' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_14' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_15' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_16' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_17' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_18' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_19' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_20' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_21' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_22' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_23' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_24' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_25' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_26' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_27' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_28' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_29' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_30' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_31' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_0' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_0' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_1' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_2' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_3' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_4' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_5' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_6' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_7' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_8' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_9' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_10' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_11' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_12' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_13' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_14' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_15' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_16' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_17' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_18' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_19' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_20' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_21' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_22' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_23' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_24' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_25' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_26' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_27' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_28' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_29' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_30' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_31' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_0' in function 'delete_patch'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:147:5) in function 'straightLineProjectorFromLayerIJtoK'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:560:10) to (patchMaker.cpp:603:26) in function 'solveNextPatchPair'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:190:14) to (patchMaker.cpp:192:13) in function 'getShadows'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:36:5) in function 'areWedgeSuperPointsEqual.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:36:5) in function 'areWedgeSuperPointsEqual'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'straightLineProjectorFromLayerIJtoK' into 'makePatches_ShadowQuilt_fromEdges' (patchMaker.cpp:482) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 131 seconds. CPU system time: 1 seconds. Elapsed time: 133.216 seconds; current allocated memory: 941.311 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1181_1' (patchMaker.cpp:1170:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1193_3' (patchMaker.cpp:1170:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1222_5' (patchMaker.cpp:1170:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1234_7' (patchMaker.cpp:1170:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1081_3' (patchMaker.cpp:1081:31) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1079_2' (patchMaker.cpp:1079:30) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1077_1' (patchMaker.cpp:1077:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1109_7' (patchMaker.cpp:1109:31) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1107_6' (patchMaker.cpp:1107:30) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1105_5' (patchMaker.cpp:1105:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1122_10' (patchMaker.cpp:1122:31) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1120_9' (patchMaker.cpp:1120:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_3' (patchMaker.cpp:98:38) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_2' (patchMaker.cpp:96:34) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_1' (patchMaker.cpp:93:34) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1081_3' (patchMaker.cpp:1081:31) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1079_2' (patchMaker.cpp:1079:30) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1077_1' (patchMaker.cpp:1077:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1109_7' (patchMaker.cpp:1109:31) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1107_6' (patchMaker.cpp:1107:30) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1105_5' (patchMaker.cpp:1105:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1122_10' (patchMaker.cpp:1122:31) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1120_9' (patchMaker.cpp:1120:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_3' (patchMaker.cpp:98:38) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_2' (patchMaker.cpp:96:34) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_1' (patchMaker.cpp:93:34) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1081_3' (patchMaker.cpp:1081:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1079_2' (patchMaker.cpp:1079:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1077_1' (patchMaker.cpp:1077:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1109_7' (patchMaker.cpp:1109:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1107_6' (patchMaker.cpp:1107:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1105_5' (patchMaker.cpp:1105:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1122_10' (patchMaker.cpp:1122:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1120_9' (patchMaker.cpp:1120:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_3' (patchMaker.cpp:98:38) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_2' (patchMaker.cpp:96:34) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_1' (patchMaker.cpp:93:34) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_397_4' (patchMaker.cpp:397:43) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_395_3' (patchMaker.cpp:395:39) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_393_2' (patchMaker.cpp:393:35) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_409_7' (patchMaker.cpp:409:39) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_407_6' (patchMaker.cpp:407:35) in function 'delete_patch.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_391_1' (patchMaker.cpp:391:32) in function 'delete_patch.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_397_4' (patchMaker.cpp:397:43) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_395_3' (patchMaker.cpp:395:39) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_393_2' (patchMaker.cpp:393:35) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_409_7' (patchMaker.cpp:409:39) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_407_6' (patchMaker.cpp:407:35) in function 'delete_patch'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_391_1' (patchMaker.cpp:391:32) in function 'delete_patch' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_302_3' (patchMaker.cpp:302:43) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_300_2' (patchMaker.cpp:300:39) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_298_1' (patchMaker.cpp:298:35) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_314_6' (patchMaker.cpp:314:39) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_312_5' (patchMaker.cpp:312:35) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_352_11' (patchMaker.cpp:352:52) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_350_10' (patchMaker.cpp:350:48) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_9' (patchMaker.cpp:348:43) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_364_14' (patchMaker.cpp:364:48) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_362_13' (patchMaker.cpp:362:44) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_302_3' (patchMaker.cpp:302:43) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_300_2' (patchMaker.cpp:300:39) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_298_1' (patchMaker.cpp:298:35) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_314_6' (patchMaker.cpp:314:39) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_312_5' (patchMaker.cpp:312:35) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_352_11' (patchMaker.cpp:352:52) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_350_10' (patchMaker.cpp:350:48) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_9' (patchMaker.cpp:348:43) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_364_14' (patchMaker.cpp:364:48) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_362_13' (patchMaker.cpp:362:44) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_302_3' (patchMaker.cpp:302:43) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_300_2' (patchMaker.cpp:300:39) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_298_1' (patchMaker.cpp:298:35) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_314_6' (patchMaker.cpp:314:39) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_312_5' (patchMaker.cpp:312:35) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_352_11' (patchMaker.cpp:352:52) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_350_10' (patchMaker.cpp:350:48) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_9' (patchMaker.cpp:348:43) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_364_14' (patchMaker.cpp:364:48) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_362_13' (patchMaker.cpp:362:44) in function 'add_patch'.
INFO: [HLS 200-472] Inferring partial write operation for 'current_z_i_index' (patchMaker.cpp:862:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:870:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:882:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:891:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:899:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:904:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i' (patchMaker.cpp:910:20)
INFO: [HLS 200-472] Inferring partial write operation for 'row_list' (patchMaker.cpp:1147:35)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1185:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1197:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1226:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1238:40)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:17:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:20:22)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:25:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:23:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:5:18)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:6:18)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:7:18)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:86:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:107:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:72:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:73:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:74:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:75:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:76:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:77:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:79:36)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch[0]' (patchMaker.cpp:1085:29)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints[0]' (patchMaker.cpp:1113:40)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints[0]' (patchMaker.cpp:102:48)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:1126:35)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:213:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:214:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:215:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:216:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:246:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:247:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:248:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:249:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:250:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:251:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:252:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:253:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:258:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:259:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:263:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:264:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:268:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:269:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:273:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:274:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:280:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:281:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:282:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:287:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:288:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:289:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 23 seconds. CPU system time: 1 seconds. Elapsed time: 24.103 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
WARNING: [SYN 201-103] Legalizing function name 'areWedgeSuperPointsEqual.1' to 'areWedgeSuperPointsEqual_1'.
WARNING: [SYN 201-103] Legalizing function name 'add_patch.111' to 'add_patch_111'.
WARNING: [SYN 201-103] Legalizing function name 'makePatch_alignedToLine.1' to 'makePatch_alignedToLine_1'.
WARNING: [SYN 201-103] Legalizing function name 'add_patch.214' to 'add_patch_214'.
WARNING: [SYN 201-103] Legalizing function name 'makePatch_alignedToLine.2' to 'makePatch_alignedToLine_2'.
WARNING: [SYN 201-103] Legalizing function name 'delete_patch.1' to 'delete_patch_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeSuperPoint_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rowListSet_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'rowListSet_loop'
INFO: [SCHED 204-61] Pipelining loop 'start_value_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'start_value_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dcmp' operation ('tmp_s', patchMaker.cpp:1277->patchMaker.cpp:1154) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'start_value_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dcmp' operation ('tmp_s', patchMaker.cpp:1277->patchMaker.cpp:1154) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 5, loop 'start_value_loop'
INFO: [SCHED 204-61] Pipelining loop 'LRdiscovery_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'LRdiscovery_loop'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1234_7_VITIS_LOOP_1236_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1234_7_VITIS_LOOP_1236_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1222_5_VITIS_LOOP_1224_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1222_5_VITIS_LOOP_1224_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1193_3_VITIS_LOOP_1195_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1193_3_VITIS_LOOP_1195_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1181_1_VITIS_LOOP_1183_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1181_1_VITIS_LOOP_1183_2'
INFO: [SCHED 204-61] Pipelining loop 'initWedgeSP_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'initWedgeSP_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('init_patch_addr_1_write_ln23', patchMaker.cpp:23) of variable 'temp_load_2', patchMaker.cpp:17 on array 'init_patch' and 'load' operation ('init_patch_load', patchMaker.cpp:22) on array 'init_patch'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('init_patch3_addr_5_write_ln17', patchMaker.cpp:17) of variable 'temp_load_2', patchMaker.cpp:17 on array 'init_patch3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'init_patch3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'initWedgeSP_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.109 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.559 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, function 'straightLineProjectorFromLayerIJtoK'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.646 seconds; current allocated memory: 1.262 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'minMaxAcceptanceCorners_loop'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('wp_parameters_load_5', patchMaker.cpp:235) on array 'wp_parameters' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'wp_parameters'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'minMaxAcceptanceCorners_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.794 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln335', patchMaker.cpp:335)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln336', patchMaker.cpp:336)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_333_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_9_VITIS_LOOP_352_11_VITIS_LOOP_354_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_348_9_VITIS_LOOP_352_11_VITIS_LOOP_354_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_13_VITIS_LOOP_364_14_VITIS_LOOP_366_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_362_13_VITIS_LOOP_364_14_VITIS_LOOP_366_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_298_1_VITIS_LOOP_302_3_VITIS_LOOP_304_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_298_1_VITIS_LOOP_302_3_VITIS_LOOP_304_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_312_5_VITIS_LOOP_314_6_VITIS_LOOP_316_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_312_5_VITIS_LOOP_314_6_VITIS_LOOP_316_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.887 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.536 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1077_1_VITIS_LOOP_1081_3_VITIS_LOOP_1083_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1077_1_VITIS_LOOP_1081_3_VITIS_LOOP_1083_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1105_5_VITIS_LOOP_1109_7_VITIS_LOOP_1111_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1105_5_VITIS_LOOP_1109_7_VITIS_LOOP_1111_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1120_9_VITIS_LOOP_1122_10_VITIS_LOOP_1124_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1120_9_VITIS_LOOP_1122_10_VITIS_LOOP_1124_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1_VITIS_LOOP_98_3_VITIS_LOOP_100_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_93_1_VITIS_LOOP_98_3_VITIS_LOOP_100_4'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_8_write_ln79', patchMaker.cpp:79) of variable 'add_ln79', patchMaker.cpp:79 on array 'NPpatches_parameters[4]', patchMaker.cpp:1119 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:73) on array 'NPpatches_parameters[4]', patchMaker.cpp:1119.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_15_write_ln74', patchMaker.cpp:74) of variable 'c', patchMaker.cpp:66 on array 'NPpatches_parameters[0]', patchMaker.cpp:1119 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.51 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.541 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'areWedgeSuperPointsEqual_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'areWedgeSuperPointsEqual.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'areWedgeSuperPointsEqual.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.794 seconds; current allocated memory: 1.271 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('patches_superpoints_31_load_4', patchMaker.cpp:36) on array 'patches_superpoints_31' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'patches_superpoints_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, function 'areWedgeSuperPointsEqual'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.681 seconds; current allocated memory: 1.272 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln335', patchMaker.cpp:335)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln336', patchMaker.cpp:336)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_333_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_9_VITIS_LOOP_352_11_VITIS_LOOP_354_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_348_9_VITIS_LOOP_352_11_VITIS_LOOP_354_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_13_VITIS_LOOP_364_14_VITIS_LOOP_366_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_362_13_VITIS_LOOP_364_14_VITIS_LOOP_366_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_298_1_VITIS_LOOP_302_3_VITIS_LOOP_304_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_298_1_VITIS_LOOP_302_3_VITIS_LOOP_304_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_312_5_VITIS_LOOP_314_6_VITIS_LOOP_316_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_312_5_VITIS_LOOP_314_6_VITIS_LOOP_316_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.84 seconds; current allocated memory: 1.274 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.471 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1077_1_VITIS_LOOP_1081_3_VITIS_LOOP_1083_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1077_1_VITIS_LOOP_1081_3_VITIS_LOOP_1083_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1105_5_VITIS_LOOP_1109_7_VITIS_LOOP_1111_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1105_5_VITIS_LOOP_1109_7_VITIS_LOOP_1111_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1120_9_VITIS_LOOP_1122_10_VITIS_LOOP_1124_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1120_9_VITIS_LOOP_1122_10_VITIS_LOOP_1124_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1_VITIS_LOOP_98_3_VITIS_LOOP_100_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_93_1_VITIS_LOOP_98_3_VITIS_LOOP_100_4'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine_1' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_5_write_ln79', patchMaker.cpp:79) of variable 'add_ln79', patchMaker.cpp:79 on array 'NPpatches_parameters[4]', patchMaker.cpp:1119 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:73) on array 'NPpatches_parameters[4]', patchMaker.cpp:1119.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_9_write_ln74', patchMaker.cpp:74) of variable 'c', patchMaker.cpp:66 on array 'NPpatches_parameters[0]', patchMaker.cpp:1119 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.268 seconds; current allocated memory: 1.278 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.207 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getIndexFromZ_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'getIndexFromZ_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.558 seconds; current allocated memory: 1.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_393_2_VITIS_LOOP_397_4_VITIS_LOOP_399_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_393_2_VITIS_LOOP_397_4_VITIS_LOOP_399_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_407_6_VITIS_LOOP_409_7_VITIS_LOOP_411_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_407_6_VITIS_LOOP_409_7_VITIS_LOOP_411_8'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.264 seconds; current allocated memory: 1.282 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.041 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln335', patchMaker.cpp:335)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln336', patchMaker.cpp:336)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_333_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_9_VITIS_LOOP_352_11_VITIS_LOOP_354_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_348_9_VITIS_LOOP_352_11_VITIS_LOOP_354_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_13_VITIS_LOOP_364_14_VITIS_LOOP_366_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_362_13_VITIS_LOOP_364_14_VITIS_LOOP_366_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_298_1_VITIS_LOOP_302_3_VITIS_LOOP_304_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_298_1_VITIS_LOOP_302_3_VITIS_LOOP_304_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_312_5_VITIS_LOOP_314_6_VITIS_LOOP_316_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_312_5_VITIS_LOOP_314_6_VITIS_LOOP_316_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.318 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.466 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1077_1_VITIS_LOOP_1081_3_VITIS_LOOP_1083_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1077_1_VITIS_LOOP_1081_3_VITIS_LOOP_1083_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1105_5_VITIS_LOOP_1109_7_VITIS_LOOP_1111_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1105_5_VITIS_LOOP_1109_7_VITIS_LOOP_1111_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1120_9_VITIS_LOOP_1122_10_VITIS_LOOP_1124_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1120_9_VITIS_LOOP_1122_10_VITIS_LOOP_1124_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1_VITIS_LOOP_98_3_VITIS_LOOP_100_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_93_1_VITIS_LOOP_98_3_VITIS_LOOP_100_4'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine_2' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_2_write_ln79', patchMaker.cpp:79) of variable 'add_ln79', patchMaker.cpp:79 on array 'NPpatches_parameters[4]', patchMaker.cpp:1119 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:73) on array 'NPpatches_parameters[4]', patchMaker.cpp:1119.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_3_write_ln74', patchMaker.cpp:74) of variable 'c', patchMaker.cpp:66 on array 'NPpatches_parameters[0]', patchMaker.cpp:1119 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.319 seconds; current allocated memory: 1.290 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.296 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_868_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_868_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_889_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_889_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_880_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_880_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_897_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_897_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_902_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_902_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_908_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_908_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_914_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_914_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_926_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_926_9'
INFO: [SCHED 204-61] Pipelining loop 'superpointEqualCheck_2_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1045) with incoming values : ('tmp_100', patchMaker.cpp:1045) ('tmp_99', patchMaker.cpp:1045) ('tmp_98', patchMaker.cpp:1045) ('tmp_97', patchMaker.cpp:1045) ('tmp_96', patchMaker.cpp:1045) ('tmp_95', patchMaker.cpp:1045) ('tmp_94', patchMaker.cpp:1045) ('tmp_93', patchMaker.cpp:1045) ('tmp_92', patchMaker.cpp:1045) ('tmp_91', patchMaker.cpp:1045) ('tmp_90', patchMaker.cpp:1045) ('tmp_89', patchMaker.cpp:1045) ('tmp_88', patchMaker.cpp:1045) ('tmp_87', patchMaker.cpp:1045) ('tmp_86', patchMaker.cpp:1045) ('tmp_85', patchMaker.cpp:1045) ('tmp_84', patchMaker.cpp:1045) ('tmp_83', patchMaker.cpp:1045) ('tmp_82', patchMaker.cpp:1045) ('tmp_81', patchMaker.cpp:1045) ('tmp_80', patchMaker.cpp:1045) ('tmp_79', patchMaker.cpp:1045) ('tmp_78', patchMaker.cpp:1045) ('tmp_77', patchMaker.cpp:1045) ('tmp_76', patchMaker.cpp:1045) ('tmp_75', patchMaker.cpp:1045) ('tmp_74', patchMaker.cpp:1045) ('tmp_73', patchMaker.cpp:1045) ('tmp_66', patchMaker.cpp:1045) ('tmp_103', patchMaker.cpp:1045) ('tmp_102', patchMaker.cpp:1045) ('tmp_101', patchMaker.cpp:1045)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 4 and incompatible II = 2 of 'call' operation ('tmp_101', patchMaker.cpp:1045) to 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1045) with incoming values : ('tmp_100', patchMaker.cpp:1045) ('tmp_99', patchMaker.cpp:1045) ('tmp_98', patchMaker.cpp:1045) ('tmp_97', patchMaker.cpp:1045) ('tmp_96', patchMaker.cpp:1045) ('tmp_95', patchMaker.cpp:1045) ('tmp_94', patchMaker.cpp:1045) ('tmp_93', patchMaker.cpp:1045) ('tmp_92', patchMaker.cpp:1045) ('tmp_91', patchMaker.cpp:1045) ('tmp_90', patchMaker.cpp:1045) ('tmp_89', patchMaker.cpp:1045) ('tmp_88', patchMaker.cpp:1045) ('tmp_87', patchMaker.cpp:1045) ('tmp_86', patchMaker.cpp:1045) ('tmp_85', patchMaker.cpp:1045) ('tmp_84', patchMaker.cpp:1045) ('tmp_83', patchMaker.cpp:1045) ('tmp_82', patchMaker.cpp:1045) ('tmp_81', patchMaker.cpp:1045) ('tmp_80', patchMaker.cpp:1045) ('tmp_79', patchMaker.cpp:1045) ('tmp_78', patchMaker.cpp:1045) ('tmp_77', patchMaker.cpp:1045) ('tmp_76', patchMaker.cpp:1045) ('tmp_75', patchMaker.cpp:1045) ('tmp_74', patchMaker.cpp:1045) ('tmp_73', patchMaker.cpp:1045) ('tmp_66', patchMaker.cpp:1045) ('tmp_103', patchMaker.cpp:1045) ('tmp_102', patchMaker.cpp:1045) ('tmp_101', patchMaker.cpp:1045)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1045) with incoming values : ('tmp_100', patchMaker.cpp:1045) ('tmp_99', patchMaker.cpp:1045) ('tmp_98', patchMaker.cpp:1045) ('tmp_97', patchMaker.cpp:1045) ('tmp_96', patchMaker.cpp:1045) ('tmp_95', patchMaker.cpp:1045) ('tmp_94', patchMaker.cpp:1045) ('tmp_93', patchMaker.cpp:1045) ('tmp_92', patchMaker.cpp:1045) ('tmp_91', patchMaker.cpp:1045) ('tmp_90', patchMaker.cpp:1045) ('tmp_89', patchMaker.cpp:1045) ('tmp_88', patchMaker.cpp:1045) ('tmp_87', patchMaker.cpp:1045) ('tmp_86', patchMaker.cpp:1045) ('tmp_85', patchMaker.cpp:1045) ('tmp_84', patchMaker.cpp:1045) ('tmp_83', patchMaker.cpp:1045) ('tmp_82', patchMaker.cpp:1045) ('tmp_81', patchMaker.cpp:1045) ('tmp_80', patchMaker.cpp:1045) ('tmp_79', patchMaker.cpp:1045) ('tmp_78', patchMaker.cpp:1045) ('tmp_77', patchMaker.cpp:1045) ('tmp_76', patchMaker.cpp:1045) ('tmp_75', patchMaker.cpp:1045) ('tmp_74', patchMaker.cpp:1045) ('tmp_73', patchMaker.cpp:1045) ('tmp_66', patchMaker.cpp:1045) ('tmp_103', patchMaker.cpp:1045) ('tmp_102', patchMaker.cpp:1045) ('tmp_101', patchMaker.cpp:1045)) in the first pipeline iteration (II = 5 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'superpointEqualCheck_2_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.736 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.731 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getShadows_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'getShadows_loop'
INFO: [SCHED 204-61] Pipelining loop 'GSmaxFinding_loop'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('patches_parameters_1_addr_13_write_ln202', patchMaker.cpp:202) of variable 'phi_ln1', patchMaker.cpp:200 on array 'patches_parameters_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'patches_parameters_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'GSmaxFinding_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.922 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.849 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_393_2_VITIS_LOOP_397_4_VITIS_LOOP_399_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_393_2_VITIS_LOOP_397_4_VITIS_LOOP_399_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_407_6_VITIS_LOOP_409_7_VITIS_LOOP_411_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_407_6_VITIS_LOOP_409_7_VITIS_LOOP_411_8'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.977 seconds; current allocated memory: 1.299 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.237 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.65 seconds; current allocated memory: 1.303 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.428 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.936 seconds; current allocated memory: 1.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 14.039 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 11.815 seconds; current allocated memory: 1.311 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.185 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeSuperPoint_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_3ns_66_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeSuperPoint_alignedToLine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 11.154 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.329 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_acceptanceCorners'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.984 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.203 seconds; current allocated memory: 1.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_9ns_72_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.334 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'areWedgeSuperPointsEqual_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'areWedgeSuperPointsEqual_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.871 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'areWedgeSuperPointsEqual'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.984 seconds; current allocated memory: 1.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.024 seconds; current allocated memory: 1.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_9ns_72_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.62 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_index_from_z'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.735 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.895 seconds; current allocated memory: 1.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.69 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_9ns_72_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.656 seconds; current allocated memory: 1.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveComplmentaryPatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.017 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getShadows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.383 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.935 seconds; current allocated memory: 1.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeThirdPatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.831 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveNextPatchPair'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 7.748 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/apexZ0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/apexZ0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14 seconds. CPU system time: 1 seconds. Elapsed time: 14.964 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_3ns_66_1_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_radii_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_trapezoid_edges_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_row_list_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK_radii_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_9ns_72_1_1_Multiplier_2'
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_238_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_339_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_137_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_init_patch_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_superpoints_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_1_NPpatches_parameters_128_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_2_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_3_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_1_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64s_64s_64_1_1_Multiplier_3'
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_current_z_i_index_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_index_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_temp_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_229_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_330_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 26 seconds. CPU system time: 5 seconds. Elapsed time: 35.711 seconds; current allocated memory: 1.479 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 406 seconds. CPU system time: 26 seconds. Elapsed time: 459.395 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-112] Total CPU user time: 408 seconds. Total CPU system time: 28 seconds. Total elapsed time: 462.44 seconds; peak allocated memory: 1.479 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 28.523 seconds; current allocated memory: 100.628 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 29.873 seconds; current allocated memory: 100.627 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 28.626 seconds; current allocated memory: 100.612 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 28.55 seconds; current allocated memory: 100.629 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 30.407 seconds; current allocated memory: 100.613 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 29.415 seconds; current allocated memory: 100.628 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 29.018 seconds; current allocated memory: 100.629 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 28.969 seconds; current allocated memory: 100.612 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 28.871 seconds; current allocated memory: 100.629 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 28.862 seconds; current allocated memory: 100.612 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 28.629 seconds; current allocated memory: 100.613 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
ERROR: [COSIM 212-366] Cannot delete directory  'sim/report': it is being used by another program. Please close the program and try again.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 871.507 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 27.348 seconds; current allocated memory: 100.627 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.71 seconds; current allocated memory: 92.123 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 37.175 seconds; current allocated memory: 100.612 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 36.159 seconds; current allocated memory: 100.628 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 38.585 seconds; current allocated memory: 100.628 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 38.078 seconds; current allocated memory: 100.629 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 39.849 seconds; current allocated memory: 100.628 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 37.912 seconds; current allocated memory: 100.628 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 38.111 seconds; current allocated memory: 100.628 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
ERROR: [COSIM 212-366] Cannot delete directory  'sim/report': it is being used by another program. Please close the program and try again.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 871.507 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.046 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.617 seconds; current allocated memory: 92.127 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 5.58 seconds; current allocated memory: 92.075 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.401 seconds; current allocated memory: 871.678 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.639 seconds; current allocated memory: 92.090 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.648 seconds; current allocated memory: 871.678 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.557 seconds; current allocated memory: 871.678 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.933 seconds; current allocated memory: 92.090 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 871.579 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:484:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:484:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:646:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:646:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:806:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:806:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.537 seconds; current allocated memory: 93.628 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:365:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<111>::ap_uint<111, false>(ap_int_base<111, false> const&)' into 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<111, false>::operator==<111, false>(ap_int_base<111, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<111, false>::operator==<111, false>(ap_int_base<111, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::ap_bit_ref(ap_int_base<64, true>*, int)' into 'ap_int_base<64, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<23, false>(ap_int_base<23, false> const&) const' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<float>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:374:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1013:76)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:950:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:951:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:528:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<169>::ap_uint<169, false>(ap_int_base<169, false> const&)' into 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:537:21)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<79>::ap_uint<79, false>(ap_int_base<79, false> const&)' into 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:996:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, float>(float, bool)' into '__hls_fptosi_float_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:52:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i64' into 'straightLineProjectorFromLayerIJtoK(long, long, int, int, int)' (patchMaker.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<long, 3ul>, 256ul>, 5ul>::_S_ref(std::array<std::array<long, 3ul>, 256ul> const (&) [5], unsigned long)' into 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<long, 3ul>, 256ul>::_S_ref(std::array<long, 3ul> const (&) [256], unsigned long)' into 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<long, 3ul>::_S_ref(long const (&) [3], unsigned long)' into 'std::array<long, 3ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'mSP_findStartIndex(long*, int, long, int&, long&)' (patchMaker.cpp:1241:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, double>(double, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, double>(double, bool)' into '__hls_fptosi_double_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'mSP_findLRBounds(int, long*, int, int&, int&)' (patchMaker.cpp:1218:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'mSP_findLRBounds(int, long*, int, int&, int&)' (patchMaker.cpp:1218:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1110:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1110:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1110:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i64' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1110:0)
INFO: [HLS 214-178] Inlining function 'initWedgeSuperPoint(long (&) [16][3], long (*) [3], int)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1110:0)
INFO: [HLS 214-178] Inlining function 'getParallelograms(long (&) [5][16][3], long (&) [5][4][6])' into 'wedgePatch_init(long (&) [5][16][3], long (&) [5][4][6], long (*) [16][3], long, long)' (patchMaker.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'wedgePatch_init(long (&) [5][16][3], long (&) [5][4][6], long (*) [16][3], long, long)' into 'makePatch_alignedToLine(long, long, int&, bool, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:1050:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'areWedgeSuperPointsEqual(long (*) [3], long (*) [3])' (patchMaker.cpp:20:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'areWedgeSuperPointsEqual(long (*) [3], long (*) [3])' (patchMaker.cpp:20:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'getSolveNextPatchPairWhileCondition(int, bool, bool, long, long, int, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:646:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:411:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:411:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:411:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:411:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:411:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:807:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:807:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:807:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:807:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:807:0)
INFO: [HLS 214-178] Inlining function 'getSolveNextPatchPairWhileCondition(int, bool, bool, long, long, int, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' into 'solveNextPatchPair(long, int, int, bool, bool, long&, int&, long&, long&, long&, long&, long&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:485:0)
INFO: [HLS 214-178] Inlining function 'getSolveNextColumnWhileConditional(long, int, long)' into 'solveNextColumn(long, int, int, bool, bool, long, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:447:0)
INFO: [HLS 214-178] Inlining function 'solveNextColumn(long, int, int, bool, bool, long, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' into 'makePatches_ShadowQuilt_fromEdges(long, int, int, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:432:0)
INFO: [HLS 214-248] complete partitioned array 'patches_superpoints' on dimension 1 (patchMaker.cpp:432:1)
INFO: [HLS 214-248] complete partitioned array 'patches_parameters' on dimension 1 (patchMaker.cpp:433:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 17 seconds. CPU system time: 2 seconds. Elapsed time: 41.551 seconds; current allocated memory: 121.011 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 121.012 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.791 seconds; current allocated memory: 293.002 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mSP_findStartIndex' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1124) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'solveComplmentaryPatch' (patchMaker.cpp:904) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeThirdPatch' (patchMaker.cpp:664) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 45 seconds. CPU system time: 0 seconds. Elapsed time: 46.485 seconds; current allocated memory: 602.756 MB.
INFO: [XFORM 203-510] Pipelining loop 'start_value_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:500) in function 'mSP_findStartIndex' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LRdiscovery_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'mSP_findLRBounds' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rowListSet_loop' (patchMaker.cpp:1113) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1153_2' (patchMaker.cpp:1153) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1165_4' (patchMaker.cpp:1165) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1194_6' (patchMaker.cpp:1194) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1206_8' (patchMaker.cpp:1206) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (patchMaker.cpp:11) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_3' (patchMaker.cpp:286) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_6' (patchMaker.cpp:298) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_315_7' (patchMaker.cpp:315) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_10' (patchMaker.cpp:334) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_345_13' (patchMaker.cpp:345) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_3' (patchMaker.cpp:286) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_6' (patchMaker.cpp:298) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_315_7' (patchMaker.cpp:315) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_10' (patchMaker.cpp:334) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_345_13' (patchMaker.cpp:345) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_3' (patchMaker.cpp:286) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_6' (patchMaker.cpp:298) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_315_7' (patchMaker.cpp:315) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_10' (patchMaker.cpp:334) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_345_13' (patchMaker.cpp:345) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_4' (patchMaker.cpp:376) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_387_7' (patchMaker.cpp:387) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_4' (patchMaker.cpp:376) in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_387_7' (patchMaker.cpp:387) in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getShadows_loop' (patchMaker.cpp:155) in function 'getShadows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'GSmaxFinding_loop' (patchMaker.cpp:174) in function 'getShadows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'minMaxAcceptanceCorners_loop' (patchMaker.cpp:204) in function 'get_acceptanceCorners' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getIndexFromZ_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'get_index_from_z' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1057_3' (patchMaker.cpp:1057) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1082_6' (patchMaker.cpp:1082) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1094_9' (patchMaker.cpp:1094) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_3' (patchMaker.cpp:85) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:46) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1057_3' (patchMaker.cpp:1057) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1082_6' (patchMaker.cpp:1082) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1094_9' (patchMaker.cpp:1094) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_3' (patchMaker.cpp:85) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:46) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1057_3' (patchMaker.cpp:1057) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1082_6' (patchMaker.cpp:1082) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1094_9' (patchMaker.cpp:1094) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_3' (patchMaker.cpp:85) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:46) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_844_2' (patchMaker.cpp:844) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_856_3' (patchMaker.cpp:856) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_865_4' (patchMaker.cpp:865) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_873_5' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_878_6' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_884_7' (patchMaker.cpp:884) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_890_8' (patchMaker.cpp:890) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_902_9' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'superpointEqualCheck_2_loop' (patchMaker.cpp:1019) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_z_i_atTop' (patchMaker.cpp:889) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jL' (patchMaker.cpp:150) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jR' (patchMaker.cpp:151) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jL' (patchMaker.cpp:152) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jR' (patchMaker.cpp:153) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1051) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1077) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1089) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1051) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1077) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1089) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1051) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1077) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1089) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'new_z_i_atTop' (patchMaker.cpp:889) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jL' (patchMaker.cpp:150) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jR' (patchMaker.cpp:151) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jL' (patchMaker.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jR' (patchMaker.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'mSP_findStartIndex' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1124) automatically.
INFO: [XFORM 203-602] Inlining function 'mSP_findLRBounds' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1128) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'solveComplmentaryPatch' (patchMaker.cpp:904) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeThirdPatch' (patchMaker.cpp:664) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_0' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_1' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_2' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_3' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_4' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_5' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_6' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_7' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_8' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_9' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_10' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_11' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_12' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_13' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_14' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_15' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_16' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_17' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_18' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_19' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_20' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_21' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_22' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_23' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_24' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_25' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_26' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_27' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_28' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_29' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_30' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_31' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_0' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_1' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_2' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_3' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_4' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_5' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_6' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_7' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_8' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_9' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_10' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_11' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_12' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_13' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_14' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_15' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_16' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_17' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_18' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_19' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_20' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_21' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_22' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_23' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_24' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_25' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_26' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_27' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_28' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_29' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_30' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_31' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_0' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_1' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_2' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_3' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_4' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_5' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_6' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_7' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_8' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_9' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_10' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_11' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_12' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_13' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_14' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_15' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_16' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_17' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_18' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_19' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_20' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_21' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_22' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_23' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_24' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_25' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_26' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_27' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_28' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_29' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_30' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_31' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_0' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_1' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_2' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_3' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_4' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_5' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_6' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_7' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_8' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_9' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_10' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_11' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_12' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_13' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_14' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_15' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_16' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_17' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_18' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_19' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_20' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_21' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_22' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_23' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_24' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_25' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_26' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_27' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_28' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_29' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_30' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_31' in function 'delete_patch'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:132:5) in function 'straightLineProjectorFromLayerIJtoK'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:174:14) to (patchMaker.cpp:176:13) in function 'getShadows'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:23:5) in function 'areWedgeSuperPointsEqual.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:23:5) in function 'areWedgeSuperPointsEqual'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'straightLineProjectorFromLayerIJtoK' into 'makePatches_ShadowQuilt_fromEdges' (patchMaker.cpp:458) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 212 seconds. CPU system time: 1 seconds. Elapsed time: 214.281 seconds; current allocated memory: 960.873 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1151_1' (patchMaker.cpp:1140:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1163_3' (patchMaker.cpp:1140:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1192_5' (patchMaker.cpp:1140:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1204_7' (patchMaker.cpp:1140:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'initWedgeSP_loop' (patchMaker.cpp:9:14) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1055_2' (patchMaker.cpp:1055:30) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1053_1' (patchMaker.cpp:1053:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1080_5' (patchMaker.cpp:1080:30) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1078_4' (patchMaker.cpp:1078:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1092_8' (patchMaker.cpp:1092:30) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1090_7' (patchMaker.cpp:1090:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_2' (patchMaker.cpp:83:34) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_1' (patchMaker.cpp:80:34) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1055_2' (patchMaker.cpp:1055:30) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1053_1' (patchMaker.cpp:1053:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1080_5' (patchMaker.cpp:1080:30) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1078_4' (patchMaker.cpp:1078:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1092_8' (patchMaker.cpp:1092:30) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1090_7' (patchMaker.cpp:1090:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_2' (patchMaker.cpp:83:34) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_1' (patchMaker.cpp:80:34) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1055_2' (patchMaker.cpp:1055:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1053_1' (patchMaker.cpp:1053:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1080_5' (patchMaker.cpp:1080:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1078_4' (patchMaker.cpp:1078:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1092_8' (patchMaker.cpp:1092:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1090_7' (patchMaker.cpp:1090:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_2' (patchMaker.cpp:83:34) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_1' (patchMaker.cpp:80:34) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_374_3' (patchMaker.cpp:374:39) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_372_2' (patchMaker.cpp:372:35) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_385_6' (patchMaker.cpp:385:39) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_383_5' (patchMaker.cpp:383:35) in function 'delete_patch.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_370_1' (patchMaker.cpp:370:32) in function 'delete_patch.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_374_3' (patchMaker.cpp:374:39) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_372_2' (patchMaker.cpp:372:35) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_385_6' (patchMaker.cpp:385:39) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_383_5' (patchMaker.cpp:383:35) in function 'delete_patch'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_370_1' (patchMaker.cpp:370:32) in function 'delete_patch' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_284_2' (patchMaker.cpp:284:39) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_1' (patchMaker.cpp:282:35) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_296_5' (patchMaker.cpp:296:39) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_294_4' (patchMaker.cpp:294:35) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_332_9' (patchMaker.cpp:332:47) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_330_8' (patchMaker.cpp:330:43) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_343_12' (patchMaker.cpp:343:48) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_341_11' (patchMaker.cpp:341:44) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_284_2' (patchMaker.cpp:284:39) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_1' (patchMaker.cpp:282:35) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_296_5' (patchMaker.cpp:296:39) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_294_4' (patchMaker.cpp:294:35) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_332_9' (patchMaker.cpp:332:47) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_330_8' (patchMaker.cpp:330:43) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_343_12' (patchMaker.cpp:343:48) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_341_11' (patchMaker.cpp:341:44) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_284_2' (patchMaker.cpp:284:39) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_1' (patchMaker.cpp:282:35) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_296_5' (patchMaker.cpp:296:39) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_294_4' (patchMaker.cpp:294:35) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_332_9' (patchMaker.cpp:332:47) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_330_8' (patchMaker.cpp:330:43) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_343_12' (patchMaker.cpp:343:48) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_341_11' (patchMaker.cpp:341:44) in function 'add_patch'.
INFO: [HLS 200-472] Inferring partial write operation for 'current_z_i_index' (patchMaker.cpp:838:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:846:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:858:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:867:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:875:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:880:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i' (patchMaker.cpp:886:20)
INFO: [HLS 200-472] Inferring partial write operation for 'row_list' (patchMaker.cpp:1117:35)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1155:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1167:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1196:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1208:40)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:13:23)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:73:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:92:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:42:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:59:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:60:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:61:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:62:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:63:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:64:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:66:36)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch[0]' (patchMaker.cpp:1059:25)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints[0]' (patchMaker.cpp:1084:36)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints[0]' (patchMaker.cpp:88:41)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:1096:35)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:197:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:198:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:199:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:200:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:230:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:231:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:232:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:233:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:234:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:235:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:236:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:237:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:242:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:243:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:247:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:248:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:252:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:253:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:257:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:258:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:264:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:265:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:266:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:271:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:272:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:273:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 35 seconds. CPU system time: 1 seconds. Elapsed time: 37.159 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
WARNING: [SYN 201-103] Legalizing function name 'areWedgeSuperPointsEqual.1' to 'areWedgeSuperPointsEqual_1'.
WARNING: [SYN 201-103] Legalizing function name 'add_patch.111' to 'add_patch_111'.
WARNING: [SYN 201-103] Legalizing function name 'makePatch_alignedToLine.1' to 'makePatch_alignedToLine_1'.
WARNING: [SYN 201-103] Legalizing function name 'add_patch.214' to 'add_patch_214'.
WARNING: [SYN 201-103] Legalizing function name 'makePatch_alignedToLine.2' to 'makePatch_alignedToLine_2'.
WARNING: [SYN 201-103] Legalizing function name 'delete_patch.1' to 'delete_patch_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeSuperPoint_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rowListSet_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'rowListSet_loop'
INFO: [SCHED 204-61] Pipelining loop 'start_value_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'start_value_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dcmp' operation ('tmp_125', patchMaker.cpp:1247->patchMaker.cpp:1124) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'start_value_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dcmp' operation ('tmp_125', patchMaker.cpp:1247->patchMaker.cpp:1124) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 5, loop 'start_value_loop'
INFO: [SCHED 204-61] Pipelining loop 'LRdiscovery_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'LRdiscovery_loop'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1204_7_VITIS_LOOP_1206_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1204_7_VITIS_LOOP_1206_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1192_5_VITIS_LOOP_1194_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1192_5_VITIS_LOOP_1194_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1163_3_VITIS_LOOP_1165_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1163_3_VITIS_LOOP_1165_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1151_1_VITIS_LOOP_1153_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1151_1_VITIS_LOOP_1153_2'
INFO: [SCHED 204-61] Pipelining loop 'initWedgeSP_loop_VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'initWedgeSP_loop_VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.815 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.397 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, function 'straightLineProjectorFromLayerIJtoK'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.715 seconds; current allocated memory: 1.299 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'minMaxAcceptanceCorners_loop'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('wp_parameters_load_5', patchMaker.cpp:219) on array 'wp_parameters' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'wp_parameters'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'minMaxAcceptanceCorners_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.939 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.406 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_315_7'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln317', patchMaker.cpp:317)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln318', patchMaker.cpp:318)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_315_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_8_VITIS_LOOP_332_9_VITIS_LOOP_334_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_330_8_VITIS_LOOP_332_9_VITIS_LOOP_334_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_11_VITIS_LOOP_343_12_VITIS_LOOP_345_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_341_11_VITIS_LOOP_343_12_VITIS_LOOP_345_13'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_1_VITIS_LOOP_284_2_VITIS_LOOP_286_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_282_1_VITIS_LOOP_284_2_VITIS_LOOP_286_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_294_4_VITIS_LOOP_296_5_VITIS_LOOP_298_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_294_4_VITIS_LOOP_296_5_VITIS_LOOP_298_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.574 seconds; current allocated memory: 1.303 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.066 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1053_1_VITIS_LOOP_1055_2_VITIS_LOOP_1057_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1053_1_VITIS_LOOP_1055_2_VITIS_LOOP_1057_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1078_4_VITIS_LOOP_1080_5_VITIS_LOOP_1082_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1078_4_VITIS_LOOP_1080_5_VITIS_LOOP_1082_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1090_7_VITIS_LOOP_1092_8_VITIS_LOOP_1094_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1090_7_VITIS_LOOP_1092_8_VITIS_LOOP_1094_9'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_80_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_8_write_ln66', patchMaker.cpp:66) of variable 'add_ln66', patchMaker.cpp:66 on array 'NPpatches_parameters[4]', patchMaker.cpp:1089 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:60) on array 'NPpatches_parameters[4]', patchMaker.cpp:1089.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_15_write_ln61', patchMaker.cpp:61) of variable 'c', patchMaker.cpp:53 on array 'NPpatches_parameters[0]', patchMaker.cpp:1089 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.233 seconds; current allocated memory: 1.307 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.552 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'areWedgeSuperPointsEqual_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'areWedgeSuperPointsEqual.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'areWedgeSuperPointsEqual.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.565 seconds; current allocated memory: 1.309 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.717 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('patches_superpoints_31_load_4', patchMaker.cpp:23) on array 'patches_superpoints_31' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'patches_superpoints_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, function 'areWedgeSuperPointsEqual'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.792 seconds; current allocated memory: 1.310 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_315_7'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln317', patchMaker.cpp:317)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln318', patchMaker.cpp:318)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_315_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_8_VITIS_LOOP_332_9_VITIS_LOOP_334_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_330_8_VITIS_LOOP_332_9_VITIS_LOOP_334_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_11_VITIS_LOOP_343_12_VITIS_LOOP_345_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_341_11_VITIS_LOOP_343_12_VITIS_LOOP_345_13'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_1_VITIS_LOOP_284_2_VITIS_LOOP_286_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_282_1_VITIS_LOOP_284_2_VITIS_LOOP_286_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_294_4_VITIS_LOOP_296_5_VITIS_LOOP_298_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_294_4_VITIS_LOOP_296_5_VITIS_LOOP_298_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.528 seconds; current allocated memory: 1.312 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.829 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1053_1_VITIS_LOOP_1055_2_VITIS_LOOP_1057_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1053_1_VITIS_LOOP_1055_2_VITIS_LOOP_1057_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1078_4_VITIS_LOOP_1080_5_VITIS_LOOP_1082_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1078_4_VITIS_LOOP_1080_5_VITIS_LOOP_1082_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1090_7_VITIS_LOOP_1092_8_VITIS_LOOP_1094_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1090_7_VITIS_LOOP_1092_8_VITIS_LOOP_1094_9'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_80_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine_1' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_5_write_ln66', patchMaker.cpp:66) of variable 'add_ln66', patchMaker.cpp:66 on array 'NPpatches_parameters[4]', patchMaker.cpp:1089 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:60) on array 'NPpatches_parameters[4]', patchMaker.cpp:1089.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_9_write_ln61', patchMaker.cpp:61) of variable 'c', patchMaker.cpp:53 on array 'NPpatches_parameters[0]', patchMaker.cpp:1089 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.806 seconds; current allocated memory: 1.316 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.539 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getIndexFromZ_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'getIndexFromZ_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.579 seconds; current allocated memory: 1.319 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.842 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_372_2_VITIS_LOOP_374_3_VITIS_LOOP_376_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_372_2_VITIS_LOOP_374_3_VITIS_LOOP_376_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_5_VITIS_LOOP_385_6_VITIS_LOOP_387_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_383_5_VITIS_LOOP_385_6_VITIS_LOOP_387_7'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.863 seconds; current allocated memory: 1.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.674 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_315_7'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln317', patchMaker.cpp:317)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln318', patchMaker.cpp:318)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_315_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_8_VITIS_LOOP_332_9_VITIS_LOOP_334_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_330_8_VITIS_LOOP_332_9_VITIS_LOOP_334_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_11_VITIS_LOOP_343_12_VITIS_LOOP_345_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_341_11_VITIS_LOOP_343_12_VITIS_LOOP_345_13'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_1_VITIS_LOOP_284_2_VITIS_LOOP_286_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_282_1_VITIS_LOOP_284_2_VITIS_LOOP_286_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_294_4_VITIS_LOOP_296_5_VITIS_LOOP_298_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_294_4_VITIS_LOOP_296_5_VITIS_LOOP_298_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.94 seconds; current allocated memory: 1.326 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.382 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1053_1_VITIS_LOOP_1055_2_VITIS_LOOP_1057_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1053_1_VITIS_LOOP_1055_2_VITIS_LOOP_1057_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1078_4_VITIS_LOOP_1080_5_VITIS_LOOP_1082_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1078_4_VITIS_LOOP_1080_5_VITIS_LOOP_1082_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1090_7_VITIS_LOOP_1092_8_VITIS_LOOP_1094_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1090_7_VITIS_LOOP_1092_8_VITIS_LOOP_1094_9'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_80_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine_2' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_2_write_ln66', patchMaker.cpp:66) of variable 'add_ln66', patchMaker.cpp:66 on array 'NPpatches_parameters[4]', patchMaker.cpp:1089 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:60) on array 'NPpatches_parameters[4]', patchMaker.cpp:1089.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_3_write_ln61', patchMaker.cpp:61) of variable 'c', patchMaker.cpp:53 on array 'NPpatches_parameters[0]', patchMaker.cpp:1089 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.373 seconds; current allocated memory: 1.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.622 seconds; current allocated memory: 1.332 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_844_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_844_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_865_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_865_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_856_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_856_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_873_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_873_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_878_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_878_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_884_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_884_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_890_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_890_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_902_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_902_9'
INFO: [SCHED 204-61] Pipelining loop 'superpointEqualCheck_2_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1021) with incoming values : ('tmp_111', patchMaker.cpp:1021) ('tmp_110', patchMaker.cpp:1021) ('tmp_109', patchMaker.cpp:1021) ('tmp_108', patchMaker.cpp:1021) ('tmp_107', patchMaker.cpp:1021) ('tmp_106', patchMaker.cpp:1021) ('tmp_105', patchMaker.cpp:1021) ('tmp_104', patchMaker.cpp:1021) ('tmp_103', patchMaker.cpp:1021) ('tmp_102', patchMaker.cpp:1021) ('tmp_101', patchMaker.cpp:1021) ('tmp_100', patchMaker.cpp:1021) ('tmp_99', patchMaker.cpp:1021) ('tmp_98', patchMaker.cpp:1021) ('tmp_97', patchMaker.cpp:1021) ('tmp_96', patchMaker.cpp:1021) ('tmp_95', patchMaker.cpp:1021) ('tmp_94', patchMaker.cpp:1021) ('tmp_93', patchMaker.cpp:1021) ('tmp_92', patchMaker.cpp:1021) ('tmp_91', patchMaker.cpp:1021) ('tmp_90', patchMaker.cpp:1021) ('tmp_89', patchMaker.cpp:1021) ('tmp_88', patchMaker.cpp:1021) ('tmp_87', patchMaker.cpp:1021) ('tmp_86', patchMaker.cpp:1021) ('tmp_85', patchMaker.cpp:1021) ('tmp_84', patchMaker.cpp:1021) ('tmp_82', patchMaker.cpp:1021) ('tmp_114', patchMaker.cpp:1021) ('tmp_113', patchMaker.cpp:1021) ('tmp_112', patchMaker.cpp:1021)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 4 and incompatible II = 2 of 'call' operation ('tmp_112', patchMaker.cpp:1021) to 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1021) with incoming values : ('tmp_111', patchMaker.cpp:1021) ('tmp_110', patchMaker.cpp:1021) ('tmp_109', patchMaker.cpp:1021) ('tmp_108', patchMaker.cpp:1021) ('tmp_107', patchMaker.cpp:1021) ('tmp_106', patchMaker.cpp:1021) ('tmp_105', patchMaker.cpp:1021) ('tmp_104', patchMaker.cpp:1021) ('tmp_103', patchMaker.cpp:1021) ('tmp_102', patchMaker.cpp:1021) ('tmp_101', patchMaker.cpp:1021) ('tmp_100', patchMaker.cpp:1021) ('tmp_99', patchMaker.cpp:1021) ('tmp_98', patchMaker.cpp:1021) ('tmp_97', patchMaker.cpp:1021) ('tmp_96', patchMaker.cpp:1021) ('tmp_95', patchMaker.cpp:1021) ('tmp_94', patchMaker.cpp:1021) ('tmp_93', patchMaker.cpp:1021) ('tmp_92', patchMaker.cpp:1021) ('tmp_91', patchMaker.cpp:1021) ('tmp_90', patchMaker.cpp:1021) ('tmp_89', patchMaker.cpp:1021) ('tmp_88', patchMaker.cpp:1021) ('tmp_87', patchMaker.cpp:1021) ('tmp_86', patchMaker.cpp:1021) ('tmp_85', patchMaker.cpp:1021) ('tmp_84', patchMaker.cpp:1021) ('tmp_82', patchMaker.cpp:1021) ('tmp_114', patchMaker.cpp:1021) ('tmp_113', patchMaker.cpp:1021) ('tmp_112', patchMaker.cpp:1021)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1021) with incoming values : ('tmp_111', patchMaker.cpp:1021) ('tmp_110', patchMaker.cpp:1021) ('tmp_109', patchMaker.cpp:1021) ('tmp_108', patchMaker.cpp:1021) ('tmp_107', patchMaker.cpp:1021) ('tmp_106', patchMaker.cpp:1021) ('tmp_105', patchMaker.cpp:1021) ('tmp_104', patchMaker.cpp:1021) ('tmp_103', patchMaker.cpp:1021) ('tmp_102', patchMaker.cpp:1021) ('tmp_101', patchMaker.cpp:1021) ('tmp_100', patchMaker.cpp:1021) ('tmp_99', patchMaker.cpp:1021) ('tmp_98', patchMaker.cpp:1021) ('tmp_97', patchMaker.cpp:1021) ('tmp_96', patchMaker.cpp:1021) ('tmp_95', patchMaker.cpp:1021) ('tmp_94', patchMaker.cpp:1021) ('tmp_93', patchMaker.cpp:1021) ('tmp_92', patchMaker.cpp:1021) ('tmp_91', patchMaker.cpp:1021) ('tmp_90', patchMaker.cpp:1021) ('tmp_89', patchMaker.cpp:1021) ('tmp_88', patchMaker.cpp:1021) ('tmp_87', patchMaker.cpp:1021) ('tmp_86', patchMaker.cpp:1021) ('tmp_85', patchMaker.cpp:1021) ('tmp_84', patchMaker.cpp:1021) ('tmp_82', patchMaker.cpp:1021) ('tmp_114', patchMaker.cpp:1021) ('tmp_113', patchMaker.cpp:1021) ('tmp_112', patchMaker.cpp:1021)) in the first pipeline iteration (II = 5 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'superpointEqualCheck_2_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.067 seconds; current allocated memory: 1.335 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.6 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getShadows_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'getShadows_loop'
INFO: [SCHED 204-61] Pipelining loop 'GSmaxFinding_loop'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('patches_parameters_31_addr_14_write_ln186', patchMaker.cpp:186) of variable 'phi_ln1', patchMaker.cpp:184 on array 'patches_parameters_31' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'patches_parameters_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'GSmaxFinding_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.115 seconds; current allocated memory: 1.339 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.043 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_372_2_VITIS_LOOP_374_3_VITIS_LOOP_376_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_372_2_VITIS_LOOP_374_3_VITIS_LOOP_376_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_5_VITIS_LOOP_385_6_VITIS_LOOP_387_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_383_5_VITIS_LOOP_385_6_VITIS_LOOP_387_7'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.655 seconds; current allocated memory: 1.341 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.571 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 12.119 seconds; current allocated memory: 1.348 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.182 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 12.898 seconds; current allocated memory: 1.358 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 15.441 seconds; current allocated memory: 1.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 12.607 seconds; current allocated memory: 1.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.87 seconds; current allocated memory: 1.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeSuperPoint_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_3ns_66_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeSuperPoint_alignedToLine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.999 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.544 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_acceptanceCorners'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.223 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.402 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.692 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'areWedgeSuperPointsEqual_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'areWedgeSuperPointsEqual_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.543 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'areWedgeSuperPointsEqual'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.084 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.477 seconds; current allocated memory: 1.420 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.644 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_index_from_z'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.238 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.475 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.638 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'solveComplmentaryPatch' is 5232 from HDL expression: ((1'b1 == ap_CS_fsm_state89) | ((1'b1 == ap_CS_fsm_state76) & (icmp_ln956_reg_4990 == 1'd1)))
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveComplmentaryPatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.862 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getShadows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.73 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'makeThirdPatch' is 5232 from HDL expression: (((makeHorizontallyShiftedPatch_reg_2580 == 1'd1) & (1'b1 == ap_CS_fsm_state117) & (1'd1 == and_ln796_reg_5473)) | ((makeHorizontallyShiftedPatch_reg_2580 == 1'd1) & (1'b1 == ap_CS_fsm_state85)))
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeThirdPatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.81 seconds; current allocated memory: 1.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'solveNextPatchPair' is 7579 from HDL expression: ((madeComplementaryPatch_reg_5141 == 1'd1) & (1'b1 == ap_CS_fsm_state65))
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveNextPatchPair'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10 seconds. CPU system time: 2 seconds. Elapsed time: 12.803 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/apexZ0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/apexZ0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'makePatches_ShadowQuilt_fromEdges' is 7345 from HDL expression: (1'b1 == ap_CS_fsm_state8)
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15 seconds. CPU system time: 2 seconds. Elapsed time: 18.626 seconds; current allocated memory: 1.567 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_3ns_66_1_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_radii_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_trapezoid_edges_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_row_list_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK_radii_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_7ns_70_1_1_Multiplier_2'
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_238_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_339_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_137_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_init_patch_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_superpoints_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_1_NPpatches_parameters_128_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_2_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_3_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_1_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64s_64s_64_1_1_Multiplier_3'
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_current_z_i_index_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_index_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_temp_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_229_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_330_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 39 seconds. CPU system time: 7 seconds. Elapsed time: 54.921 seconds; current allocated memory: 1.588 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 561 seconds. CPU system time: 30 seconds. Elapsed time: 659.171 seconds; current allocated memory: 1.605 GB.
INFO: [HLS 200-112] Total CPU user time: 563 seconds. Total CPU system time: 31 seconds. Total elapsed time: 662.361 seconds; peak allocated memory: 1.588 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 4.833 seconds; current allocated memory: 100.757 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 34.655 seconds; current allocated memory: 104.049 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 29.64 seconds; current allocated memory: 104.049 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.422 seconds; current allocated memory: 92.108 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 31.294 seconds; current allocated memory: 104.049 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.521 seconds; current allocated memory: 92.141 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.41 seconds; current allocated memory: 92.111 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 33.328 seconds; current allocated memory: 104.049 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 33.972 seconds; current allocated memory: 104.048 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.787 seconds; current allocated memory: 92.123 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 871.579 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:484:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:484:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:646:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:646:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:806:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:806:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.93 seconds; current allocated memory: 93.628 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:365:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<111>::ap_uint<111, false>(ap_int_base<111, false> const&)' into 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<111, false>::operator==<111, false>(ap_int_base<111, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<111, false>::operator==<111, false>(ap_int_base<111, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::ap_bit_ref(ap_int_base<64, true>*, int)' into 'ap_int_base<64, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<23, false>(ap_int_base<23, false> const&) const' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<float>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:374:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1013:76)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:950:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:951:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:528:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<169>::ap_uint<169, false>(ap_int_base<169, false> const&)' into 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:537:21)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<79>::ap_uint<79, false>(ap_int_base<79, false> const&)' into 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:996:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, float>(float, bool)' into '__hls_fptosi_float_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:52:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i64' into 'straightLineProjectorFromLayerIJtoK(long, long, int, int, int)' (patchMaker.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<long, 3ul>, 256ul>, 5ul>::_S_ref(std::array<std::array<long, 3ul>, 256ul> const (&) [5], unsigned long)' into 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<long, 3ul>, 256ul>::_S_ref(std::array<long, 3ul> const (&) [256], unsigned long)' into 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<long, 3ul>::_S_ref(long const (&) [3], unsigned long)' into 'std::array<long, 3ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'mSP_findStartIndex(long*, int, long, int&, long&)' (patchMaker.cpp:1241:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, double>(double, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, double>(double, bool)' into '__hls_fptosi_double_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'mSP_findLRBounds(int, long*, int, int&, int&)' (patchMaker.cpp:1218:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'mSP_findLRBounds(int, long*, int, int&, int&)' (patchMaker.cpp:1218:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1110:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1110:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1110:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i64' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1110:0)
INFO: [HLS 214-178] Inlining function 'initWedgeSuperPoint(long (&) [16][3], long (*) [3], int)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1110:0)
INFO: [HLS 214-178] Inlining function 'getParallelograms(long (&) [5][16][3], long (&) [5][4][6])' into 'wedgePatch_init(long (&) [5][16][3], long (&) [5][4][6], long (*) [16][3], long, long)' (patchMaker.cpp:72:0)
INFO: [HLS 214-178] Inlining function 'wedgePatch_init(long (&) [5][16][3], long (&) [5][4][6], long (*) [16][3], long, long)' into 'makePatch_alignedToLine(long, long, int&, bool, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:1050:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'areWedgeSuperPointsEqual(long (*) [3], long (*) [3])' (patchMaker.cpp:20:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'areWedgeSuperPointsEqual(long (*) [3], long (*) [3])' (patchMaker.cpp:20:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'getSolveNextPatchPairWhileCondition(int, bool, bool, long, long, int, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:646:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:411:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:411:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:411:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:411:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:411:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:807:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:807:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:807:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:807:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:807:0)
INFO: [HLS 214-178] Inlining function 'getSolveNextPatchPairWhileCondition(int, bool, bool, long, long, int, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' into 'solveNextPatchPair(long, int, int, bool, bool, long&, int&, long&, long&, long&, long&, long&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:485:0)
INFO: [HLS 214-178] Inlining function 'getSolveNextColumnWhileConditional(long, int, long)' into 'solveNextColumn(long, int, int, bool, bool, long, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:447:0)
INFO: [HLS 214-178] Inlining function 'solveNextColumn(long, int, int, bool, bool, long, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' into 'makePatches_ShadowQuilt_fromEdges(long, int, int, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:432:0)
INFO: [HLS 214-248] complete partitioned array 'patches_superpoints' on dimension 1 (patchMaker.cpp:432:1)
INFO: [HLS 214-248] complete partitioned array 'patches_parameters' on dimension 1 (patchMaker.cpp:433:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 18 seconds. CPU system time: 2 seconds. Elapsed time: 40.488 seconds; current allocated memory: 121.011 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 121.012 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.288 seconds; current allocated memory: 293.002 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mSP_findStartIndex' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1124) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'solveComplmentaryPatch' (patchMaker.cpp:904) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeThirdPatch' (patchMaker.cpp:664) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 48 seconds. CPU system time: 0 seconds. Elapsed time: 48.864 seconds; current allocated memory: 602.756 MB.
INFO: [XFORM 203-510] Pipelining loop 'start_value_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:500) in function 'mSP_findStartIndex' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LRdiscovery_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'mSP_findLRBounds' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rowListSet_loop' (patchMaker.cpp:1113) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1153_2' (patchMaker.cpp:1153) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1165_4' (patchMaker.cpp:1165) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1194_6' (patchMaker.cpp:1194) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1206_8' (patchMaker.cpp:1206) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (patchMaker.cpp:11) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_3' (patchMaker.cpp:286) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_6' (patchMaker.cpp:298) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_315_7' (patchMaker.cpp:315) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_10' (patchMaker.cpp:334) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_345_13' (patchMaker.cpp:345) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_3' (patchMaker.cpp:286) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_6' (patchMaker.cpp:298) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_315_7' (patchMaker.cpp:315) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_10' (patchMaker.cpp:334) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_345_13' (patchMaker.cpp:345) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_3' (patchMaker.cpp:286) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_6' (patchMaker.cpp:298) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_315_7' (patchMaker.cpp:315) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_10' (patchMaker.cpp:334) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_345_13' (patchMaker.cpp:345) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_4' (patchMaker.cpp:376) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_387_7' (patchMaker.cpp:387) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_4' (patchMaker.cpp:376) in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_387_7' (patchMaker.cpp:387) in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getShadows_loop' (patchMaker.cpp:155) in function 'getShadows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'GSmaxFinding_loop' (patchMaker.cpp:174) in function 'getShadows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'minMaxAcceptanceCorners_loop' (patchMaker.cpp:204) in function 'get_acceptanceCorners' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getIndexFromZ_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'get_index_from_z' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1057_3' (patchMaker.cpp:1057) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1082_6' (patchMaker.cpp:1082) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1094_9' (patchMaker.cpp:1094) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_3' (patchMaker.cpp:85) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:46) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1057_3' (patchMaker.cpp:1057) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1082_6' (patchMaker.cpp:1082) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1094_9' (patchMaker.cpp:1094) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_3' (patchMaker.cpp:85) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:46) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1057_3' (patchMaker.cpp:1057) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1082_6' (patchMaker.cpp:1082) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1094_9' (patchMaker.cpp:1094) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_3' (patchMaker.cpp:85) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:46) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_844_2' (patchMaker.cpp:844) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_856_3' (patchMaker.cpp:856) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_865_4' (patchMaker.cpp:865) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_873_5' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_878_6' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_884_7' (patchMaker.cpp:884) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_890_8' (patchMaker.cpp:890) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_902_9' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'superpointEqualCheck_2_loop' (patchMaker.cpp:1019) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_z_i_atTop' (patchMaker.cpp:889) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jL' (patchMaker.cpp:150) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jR' (patchMaker.cpp:151) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jL' (patchMaker.cpp:152) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jR' (patchMaker.cpp:153) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1051) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1077) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1089) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1051) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1077) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1089) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1051) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1077) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1089) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'new_z_i_atTop' (patchMaker.cpp:889) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jL' (patchMaker.cpp:150) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jR' (patchMaker.cpp:151) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jL' (patchMaker.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jR' (patchMaker.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'mSP_findStartIndex' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1124) automatically.
INFO: [XFORM 203-602] Inlining function 'mSP_findLRBounds' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1128) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'solveComplmentaryPatch' (patchMaker.cpp:904) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeThirdPatch' (patchMaker.cpp:664) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_0' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_1' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_2' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_3' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_4' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_5' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_6' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_7' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_8' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_9' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_10' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_11' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_12' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_13' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_14' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_15' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_16' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_17' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_18' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_19' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_20' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_21' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_22' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_23' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_24' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_25' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_26' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_27' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_28' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_29' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_30' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_31' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_0' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_1' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_2' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_3' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_4' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_5' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_6' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_7' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_8' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_9' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_10' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_11' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_12' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_13' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_14' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_15' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_16' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_17' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_18' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_19' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_20' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_21' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_22' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_23' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_24' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_25' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_26' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_27' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_28' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_29' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_30' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_31' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_0' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_1' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_2' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_3' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_4' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_5' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_6' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_7' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_8' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_9' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_10' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_11' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_12' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_13' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_14' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_15' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_16' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_17' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_18' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_19' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_20' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_21' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_22' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_23' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_24' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_25' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_26' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_27' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_28' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_29' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_30' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_31' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_0' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_1' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_2' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_3' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_4' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_5' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_6' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_7' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_8' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_9' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_10' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_11' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_12' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_13' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_14' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_15' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_16' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_17' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_18' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_19' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_20' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_21' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_22' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_23' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_24' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_25' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_26' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_27' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_28' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_29' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_30' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_31' in function 'delete_patch'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:132:5) in function 'straightLineProjectorFromLayerIJtoK'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:174:14) to (patchMaker.cpp:176:13) in function 'getShadows'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:23:5) in function 'areWedgeSuperPointsEqual.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:23:5) in function 'areWedgeSuperPointsEqual'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'straightLineProjectorFromLayerIJtoK' into 'makePatches_ShadowQuilt_fromEdges' (patchMaker.cpp:458) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 219 seconds. CPU system time: 2 seconds. Elapsed time: 220.465 seconds; current allocated memory: 960.873 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1151_1' (patchMaker.cpp:1140:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1163_3' (patchMaker.cpp:1140:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1192_5' (patchMaker.cpp:1140:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1204_7' (patchMaker.cpp:1140:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'initWedgeSP_loop' (patchMaker.cpp:9:14) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1055_2' (patchMaker.cpp:1055:30) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1053_1' (patchMaker.cpp:1053:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1080_5' (patchMaker.cpp:1080:30) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1078_4' (patchMaker.cpp:1078:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1092_8' (patchMaker.cpp:1092:30) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1090_7' (patchMaker.cpp:1090:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_2' (patchMaker.cpp:83:34) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_1' (patchMaker.cpp:80:34) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1055_2' (patchMaker.cpp:1055:30) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1053_1' (patchMaker.cpp:1053:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1080_5' (patchMaker.cpp:1080:30) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1078_4' (patchMaker.cpp:1078:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1092_8' (patchMaker.cpp:1092:30) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1090_7' (patchMaker.cpp:1090:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_2' (patchMaker.cpp:83:34) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_1' (patchMaker.cpp:80:34) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1055_2' (patchMaker.cpp:1055:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1053_1' (patchMaker.cpp:1053:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1080_5' (patchMaker.cpp:1080:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1078_4' (patchMaker.cpp:1078:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1092_8' (patchMaker.cpp:1092:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1090_7' (patchMaker.cpp:1090:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_2' (patchMaker.cpp:83:34) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_1' (patchMaker.cpp:80:34) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_374_3' (patchMaker.cpp:374:39) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_372_2' (patchMaker.cpp:372:35) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_385_6' (patchMaker.cpp:385:39) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_383_5' (patchMaker.cpp:383:35) in function 'delete_patch.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_370_1' (patchMaker.cpp:370:32) in function 'delete_patch.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_374_3' (patchMaker.cpp:374:39) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_372_2' (patchMaker.cpp:372:35) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_385_6' (patchMaker.cpp:385:39) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_383_5' (patchMaker.cpp:383:35) in function 'delete_patch'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_370_1' (patchMaker.cpp:370:32) in function 'delete_patch' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_284_2' (patchMaker.cpp:284:39) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_1' (patchMaker.cpp:282:35) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_296_5' (patchMaker.cpp:296:39) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_294_4' (patchMaker.cpp:294:35) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_332_9' (patchMaker.cpp:332:47) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_330_8' (patchMaker.cpp:330:43) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_343_12' (patchMaker.cpp:343:48) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_341_11' (patchMaker.cpp:341:44) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_284_2' (patchMaker.cpp:284:39) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_1' (patchMaker.cpp:282:35) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_296_5' (patchMaker.cpp:296:39) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_294_4' (patchMaker.cpp:294:35) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_332_9' (patchMaker.cpp:332:47) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_330_8' (patchMaker.cpp:330:43) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_343_12' (patchMaker.cpp:343:48) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_341_11' (patchMaker.cpp:341:44) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_284_2' (patchMaker.cpp:284:39) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_1' (patchMaker.cpp:282:35) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_296_5' (patchMaker.cpp:296:39) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_294_4' (patchMaker.cpp:294:35) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_332_9' (patchMaker.cpp:332:47) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_330_8' (patchMaker.cpp:330:43) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_343_12' (patchMaker.cpp:343:48) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_341_11' (patchMaker.cpp:341:44) in function 'add_patch'.
INFO: [HLS 200-472] Inferring partial write operation for 'current_z_i_index' (patchMaker.cpp:838:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:846:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:858:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:867:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:875:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:880:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i' (patchMaker.cpp:886:20)
INFO: [HLS 200-472] Inferring partial write operation for 'row_list' (patchMaker.cpp:1117:35)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1155:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1167:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1196:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1208:40)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:13:23)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:73:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:92:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:42:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:59:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:60:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:61:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:62:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:63:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:64:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:66:36)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch[0]' (patchMaker.cpp:1059:25)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints[0]' (patchMaker.cpp:1084:36)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints[0]' (patchMaker.cpp:88:41)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:1096:35)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:197:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:198:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:199:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:200:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:230:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:231:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:232:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:233:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:234:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:235:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:236:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:237:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:242:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:243:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:247:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:248:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:252:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:253:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:257:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:258:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:264:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:265:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:266:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:271:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:272:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:273:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 32 seconds. CPU system time: 0 seconds. Elapsed time: 33.955 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
WARNING: [SYN 201-103] Legalizing function name 'areWedgeSuperPointsEqual.1' to 'areWedgeSuperPointsEqual_1'.
WARNING: [SYN 201-103] Legalizing function name 'add_patch.111' to 'add_patch_111'.
WARNING: [SYN 201-103] Legalizing function name 'makePatch_alignedToLine.1' to 'makePatch_alignedToLine_1'.
WARNING: [SYN 201-103] Legalizing function name 'add_patch.214' to 'add_patch_214'.
WARNING: [SYN 201-103] Legalizing function name 'makePatch_alignedToLine.2' to 'makePatch_alignedToLine_2'.
WARNING: [SYN 201-103] Legalizing function name 'delete_patch.1' to 'delete_patch_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeSuperPoint_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rowListSet_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'rowListSet_loop'
INFO: [SCHED 204-61] Pipelining loop 'start_value_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'start_value_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dcmp' operation ('tmp_125', patchMaker.cpp:1247->patchMaker.cpp:1124) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'start_value_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dcmp' operation ('tmp_125', patchMaker.cpp:1247->patchMaker.cpp:1124) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 5, loop 'start_value_loop'
INFO: [SCHED 204-61] Pipelining loop 'LRdiscovery_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'LRdiscovery_loop'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1204_7_VITIS_LOOP_1206_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1204_7_VITIS_LOOP_1206_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1192_5_VITIS_LOOP_1194_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1192_5_VITIS_LOOP_1194_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1163_3_VITIS_LOOP_1165_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1163_3_VITIS_LOOP_1165_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1151_1_VITIS_LOOP_1153_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1151_1_VITIS_LOOP_1153_2'
INFO: [SCHED 204-61] Pipelining loop 'initWedgeSP_loop_VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'initWedgeSP_loop_VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.511 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, function 'straightLineProjectorFromLayerIJtoK'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.498 seconds; current allocated memory: 1.299 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'minMaxAcceptanceCorners_loop'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('wp_parameters_load_5', patchMaker.cpp:219) on array 'wp_parameters' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'wp_parameters'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'minMaxAcceptanceCorners_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.859 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_315_7'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln317', patchMaker.cpp:317)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln318', patchMaker.cpp:318)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_315_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_8_VITIS_LOOP_332_9_VITIS_LOOP_334_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_330_8_VITIS_LOOP_332_9_VITIS_LOOP_334_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_11_VITIS_LOOP_343_12_VITIS_LOOP_345_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_341_11_VITIS_LOOP_343_12_VITIS_LOOP_345_13'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_1_VITIS_LOOP_284_2_VITIS_LOOP_286_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_282_1_VITIS_LOOP_284_2_VITIS_LOOP_286_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_294_4_VITIS_LOOP_296_5_VITIS_LOOP_298_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_294_4_VITIS_LOOP_296_5_VITIS_LOOP_298_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.285 seconds; current allocated memory: 1.303 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.628 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1053_1_VITIS_LOOP_1055_2_VITIS_LOOP_1057_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1053_1_VITIS_LOOP_1055_2_VITIS_LOOP_1057_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1078_4_VITIS_LOOP_1080_5_VITIS_LOOP_1082_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1078_4_VITIS_LOOP_1080_5_VITIS_LOOP_1082_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1090_7_VITIS_LOOP_1092_8_VITIS_LOOP_1094_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1090_7_VITIS_LOOP_1092_8_VITIS_LOOP_1094_9'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_80_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_8_write_ln66', patchMaker.cpp:66) of variable 'add_ln66', patchMaker.cpp:66 on array 'NPpatches_parameters[4]', patchMaker.cpp:1089 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:60) on array 'NPpatches_parameters[4]', patchMaker.cpp:1089.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_15_write_ln61', patchMaker.cpp:61) of variable 'c', patchMaker.cpp:53 on array 'NPpatches_parameters[0]', patchMaker.cpp:1089 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.327 seconds; current allocated memory: 1.307 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.832 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'areWedgeSuperPointsEqual_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'areWedgeSuperPointsEqual.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'areWedgeSuperPointsEqual.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.117 seconds; current allocated memory: 1.309 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('patches_superpoints_31_load_4', patchMaker.cpp:23) on array 'patches_superpoints_31' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'patches_superpoints_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, function 'areWedgeSuperPointsEqual'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.310 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_315_7'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln317', patchMaker.cpp:317)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln318', patchMaker.cpp:318)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_315_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_8_VITIS_LOOP_332_9_VITIS_LOOP_334_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_330_8_VITIS_LOOP_332_9_VITIS_LOOP_334_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_11_VITIS_LOOP_343_12_VITIS_LOOP_345_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_341_11_VITIS_LOOP_343_12_VITIS_LOOP_345_13'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_1_VITIS_LOOP_284_2_VITIS_LOOP_286_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_282_1_VITIS_LOOP_284_2_VITIS_LOOP_286_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_294_4_VITIS_LOOP_296_5_VITIS_LOOP_298_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_294_4_VITIS_LOOP_296_5_VITIS_LOOP_298_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.527 seconds; current allocated memory: 1.312 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1053_1_VITIS_LOOP_1055_2_VITIS_LOOP_1057_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1053_1_VITIS_LOOP_1055_2_VITIS_LOOP_1057_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1078_4_VITIS_LOOP_1080_5_VITIS_LOOP_1082_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1078_4_VITIS_LOOP_1080_5_VITIS_LOOP_1082_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1090_7_VITIS_LOOP_1092_8_VITIS_LOOP_1094_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1090_7_VITIS_LOOP_1092_8_VITIS_LOOP_1094_9'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_80_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine_1' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_5_write_ln66', patchMaker.cpp:66) of variable 'add_ln66', patchMaker.cpp:66 on array 'NPpatches_parameters[4]', patchMaker.cpp:1089 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:60) on array 'NPpatches_parameters[4]', patchMaker.cpp:1089.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_9_write_ln61', patchMaker.cpp:61) of variable 'c', patchMaker.cpp:53 on array 'NPpatches_parameters[0]', patchMaker.cpp:1089 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.378 seconds; current allocated memory: 1.316 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.038 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getIndexFromZ_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'getIndexFromZ_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.262 seconds; current allocated memory: 1.319 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.591 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_372_2_VITIS_LOOP_374_3_VITIS_LOOP_376_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_372_2_VITIS_LOOP_374_3_VITIS_LOOP_376_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_5_VITIS_LOOP_385_6_VITIS_LOOP_387_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_383_5_VITIS_LOOP_385_6_VITIS_LOOP_387_7'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.771 seconds; current allocated memory: 1.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.503 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_315_7'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln317', patchMaker.cpp:317)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln318', patchMaker.cpp:318)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_315_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_8_VITIS_LOOP_332_9_VITIS_LOOP_334_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_330_8_VITIS_LOOP_332_9_VITIS_LOOP_334_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_11_VITIS_LOOP_343_12_VITIS_LOOP_345_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_341_11_VITIS_LOOP_343_12_VITIS_LOOP_345_13'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_1_VITIS_LOOP_284_2_VITIS_LOOP_286_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_282_1_VITIS_LOOP_284_2_VITIS_LOOP_286_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_294_4_VITIS_LOOP_296_5_VITIS_LOOP_298_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_294_4_VITIS_LOOP_296_5_VITIS_LOOP_298_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.757 seconds; current allocated memory: 1.326 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.596 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1053_1_VITIS_LOOP_1055_2_VITIS_LOOP_1057_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1053_1_VITIS_LOOP_1055_2_VITIS_LOOP_1057_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1078_4_VITIS_LOOP_1080_5_VITIS_LOOP_1082_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1078_4_VITIS_LOOP_1080_5_VITIS_LOOP_1082_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1090_7_VITIS_LOOP_1092_8_VITIS_LOOP_1094_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1090_7_VITIS_LOOP_1092_8_VITIS_LOOP_1094_9'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_80_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine_2' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_2_write_ln66', patchMaker.cpp:66) of variable 'add_ln66', patchMaker.cpp:66 on array 'NPpatches_parameters[4]', patchMaker.cpp:1089 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:60) on array 'NPpatches_parameters[4]', patchMaker.cpp:1089.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_3_write_ln61', patchMaker.cpp:61) of variable 'c', patchMaker.cpp:53 on array 'NPpatches_parameters[0]', patchMaker.cpp:1089 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 2.409 seconds; current allocated memory: 1.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.125 seconds; current allocated memory: 1.332 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_844_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_844_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_865_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_865_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_856_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_856_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_873_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_873_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_878_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_878_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_884_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_884_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_890_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_890_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_902_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_902_9'
INFO: [SCHED 204-61] Pipelining loop 'superpointEqualCheck_2_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1021) with incoming values : ('tmp_111', patchMaker.cpp:1021) ('tmp_110', patchMaker.cpp:1021) ('tmp_109', patchMaker.cpp:1021) ('tmp_108', patchMaker.cpp:1021) ('tmp_107', patchMaker.cpp:1021) ('tmp_106', patchMaker.cpp:1021) ('tmp_105', patchMaker.cpp:1021) ('tmp_104', patchMaker.cpp:1021) ('tmp_103', patchMaker.cpp:1021) ('tmp_102', patchMaker.cpp:1021) ('tmp_101', patchMaker.cpp:1021) ('tmp_100', patchMaker.cpp:1021) ('tmp_99', patchMaker.cpp:1021) ('tmp_98', patchMaker.cpp:1021) ('tmp_97', patchMaker.cpp:1021) ('tmp_96', patchMaker.cpp:1021) ('tmp_95', patchMaker.cpp:1021) ('tmp_94', patchMaker.cpp:1021) ('tmp_93', patchMaker.cpp:1021) ('tmp_92', patchMaker.cpp:1021) ('tmp_91', patchMaker.cpp:1021) ('tmp_90', patchMaker.cpp:1021) ('tmp_89', patchMaker.cpp:1021) ('tmp_88', patchMaker.cpp:1021) ('tmp_87', patchMaker.cpp:1021) ('tmp_86', patchMaker.cpp:1021) ('tmp_85', patchMaker.cpp:1021) ('tmp_84', patchMaker.cpp:1021) ('tmp_82', patchMaker.cpp:1021) ('tmp_114', patchMaker.cpp:1021) ('tmp_113', patchMaker.cpp:1021) ('tmp_112', patchMaker.cpp:1021)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 4 and incompatible II = 2 of 'call' operation ('tmp_112', patchMaker.cpp:1021) to 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1021) with incoming values : ('tmp_111', patchMaker.cpp:1021) ('tmp_110', patchMaker.cpp:1021) ('tmp_109', patchMaker.cpp:1021) ('tmp_108', patchMaker.cpp:1021) ('tmp_107', patchMaker.cpp:1021) ('tmp_106', patchMaker.cpp:1021) ('tmp_105', patchMaker.cpp:1021) ('tmp_104', patchMaker.cpp:1021) ('tmp_103', patchMaker.cpp:1021) ('tmp_102', patchMaker.cpp:1021) ('tmp_101', patchMaker.cpp:1021) ('tmp_100', patchMaker.cpp:1021) ('tmp_99', patchMaker.cpp:1021) ('tmp_98', patchMaker.cpp:1021) ('tmp_97', patchMaker.cpp:1021) ('tmp_96', patchMaker.cpp:1021) ('tmp_95', patchMaker.cpp:1021) ('tmp_94', patchMaker.cpp:1021) ('tmp_93', patchMaker.cpp:1021) ('tmp_92', patchMaker.cpp:1021) ('tmp_91', patchMaker.cpp:1021) ('tmp_90', patchMaker.cpp:1021) ('tmp_89', patchMaker.cpp:1021) ('tmp_88', patchMaker.cpp:1021) ('tmp_87', patchMaker.cpp:1021) ('tmp_86', patchMaker.cpp:1021) ('tmp_85', patchMaker.cpp:1021) ('tmp_84', patchMaker.cpp:1021) ('tmp_82', patchMaker.cpp:1021) ('tmp_114', patchMaker.cpp:1021) ('tmp_113', patchMaker.cpp:1021) ('tmp_112', patchMaker.cpp:1021)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1021) with incoming values : ('tmp_111', patchMaker.cpp:1021) ('tmp_110', patchMaker.cpp:1021) ('tmp_109', patchMaker.cpp:1021) ('tmp_108', patchMaker.cpp:1021) ('tmp_107', patchMaker.cpp:1021) ('tmp_106', patchMaker.cpp:1021) ('tmp_105', patchMaker.cpp:1021) ('tmp_104', patchMaker.cpp:1021) ('tmp_103', patchMaker.cpp:1021) ('tmp_102', patchMaker.cpp:1021) ('tmp_101', patchMaker.cpp:1021) ('tmp_100', patchMaker.cpp:1021) ('tmp_99', patchMaker.cpp:1021) ('tmp_98', patchMaker.cpp:1021) ('tmp_97', patchMaker.cpp:1021) ('tmp_96', patchMaker.cpp:1021) ('tmp_95', patchMaker.cpp:1021) ('tmp_94', patchMaker.cpp:1021) ('tmp_93', patchMaker.cpp:1021) ('tmp_92', patchMaker.cpp:1021) ('tmp_91', patchMaker.cpp:1021) ('tmp_90', patchMaker.cpp:1021) ('tmp_89', patchMaker.cpp:1021) ('tmp_88', patchMaker.cpp:1021) ('tmp_87', patchMaker.cpp:1021) ('tmp_86', patchMaker.cpp:1021) ('tmp_85', patchMaker.cpp:1021) ('tmp_84', patchMaker.cpp:1021) ('tmp_82', patchMaker.cpp:1021) ('tmp_114', patchMaker.cpp:1021) ('tmp_113', patchMaker.cpp:1021) ('tmp_112', patchMaker.cpp:1021)) in the first pipeline iteration (II = 5 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'superpointEqualCheck_2_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.972 seconds; current allocated memory: 1.335 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.226 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getShadows_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'getShadows_loop'
INFO: [SCHED 204-61] Pipelining loop 'GSmaxFinding_loop'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('patches_parameters_31_addr_14_write_ln186', patchMaker.cpp:186) of variable 'phi_ln1', patchMaker.cpp:184 on array 'patches_parameters_31' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'patches_parameters_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'GSmaxFinding_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.577 seconds; current allocated memory: 1.339 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.877 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_372_2_VITIS_LOOP_374_3_VITIS_LOOP_376_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_372_2_VITIS_LOOP_374_3_VITIS_LOOP_376_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_5_VITIS_LOOP_385_6_VITIS_LOOP_387_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_383_5_VITIS_LOOP_385_6_VITIS_LOOP_387_7'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.318 seconds; current allocated memory: 1.341 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.506 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 11.949 seconds; current allocated memory: 1.348 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.295 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 13.357 seconds; current allocated memory: 1.358 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 15 seconds. CPU system time: 1 seconds. Elapsed time: 15.298 seconds; current allocated memory: 1.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 11.88 seconds; current allocated memory: 1.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.601 seconds; current allocated memory: 1.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeSuperPoint_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_3ns_66_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeSuperPoint_alignedToLine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.553 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.798 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_acceptanceCorners'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.075 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.221 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.272 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'areWedgeSuperPointsEqual_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'areWedgeSuperPointsEqual_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.94 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'areWedgeSuperPointsEqual'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.913 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.004 seconds; current allocated memory: 1.420 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 4.168 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_index_from_z'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.167 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.061 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.9 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.038 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'solveComplmentaryPatch' is 5232 from HDL expression: ((1'b1 == ap_CS_fsm_state89) | ((1'b1 == ap_CS_fsm_state76) & (icmp_ln956_reg_4990 == 1'd1)))
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveComplmentaryPatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.584 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getShadows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.17 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.633 seconds; current allocated memory: 1.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'makeThirdPatch' is 5232 from HDL expression: (((makeHorizontallyShiftedPatch_reg_2580 == 1'd1) & (1'b1 == ap_CS_fsm_state117) & (1'd1 == and_ln796_reg_5473)) | ((makeHorizontallyShiftedPatch_reg_2580 == 1'd1) & (1'b1 == ap_CS_fsm_state85)))
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeThirdPatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.548 seconds; current allocated memory: 1.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'solveNextPatchPair' is 7579 from HDL expression: ((madeComplementaryPatch_reg_5141 == 1'd1) & (1'b1 == ap_CS_fsm_state65))
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveNextPatchPair'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11 seconds. CPU system time: 2 seconds. Elapsed time: 12.372 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/apexZ0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/apexZ0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'makePatches_ShadowQuilt_fromEdges' is 7345 from HDL expression: (1'b1 == ap_CS_fsm_state8)
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14 seconds. CPU system time: 3 seconds. Elapsed time: 17.982 seconds; current allocated memory: 1.567 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_3ns_66_1_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_radii_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_trapezoid_edges_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_row_list_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK_radii_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_7ns_70_1_1_Multiplier_2'
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_238_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_339_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_137_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_init_patch_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_superpoints_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_1_NPpatches_parameters_128_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_2_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_3_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_1_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64s_64s_64_1_1_Multiplier_3'
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_current_z_i_index_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_index_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_temp_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_229_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_330_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 40 seconds. CPU system time: 7 seconds. Elapsed time: 50.864 seconds; current allocated memory: 1.588 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 568 seconds. CPU system time: 30 seconds. Elapsed time: 636.155 seconds; current allocated memory: 1.605 GB.
INFO: [HLS 200-112] Total CPU user time: 570 seconds. Total CPU system time: 32 seconds. Total elapsed time: 639.344 seconds; peak allocated memory: 1.588 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 30.678 seconds; current allocated memory: 104.049 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 32.038 seconds; current allocated memory: 104.049 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 33.503 seconds; current allocated memory: 104.049 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.484 seconds; current allocated memory: 92.092 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.744 seconds; current allocated memory: 92.092 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 871.579 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': patchMaker.cpp:464:58
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': patchMaker.cpp:465:57
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:518:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:518:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:680:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:680:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:840:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:840:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.49 seconds; current allocated memory: 93.715 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'initializeArrays(long (&) [32][5][16][3], long (&) [32][5][4][6])' into 'makePatches_ShadowQuilt_fromEdges(long, int, int, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:463:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 9.732 seconds; current allocated memory: 94.835 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 94.836 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 114.648 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.709 seconds; current allocated memory: 147.751 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_439_4' (patchMaker.cpp:439) in function 'makePatches_ShadowQuilt_fromEdges' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_8' (patchMaker.cpp:453) in function 'makePatches_ShadowQuilt_fromEdges' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.877 seconds; current allocated memory: 199.168 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_437_3' (patchMaker.cpp:437:39) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_435_2' (patchMaker.cpp:435:35) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_433_1' (patchMaker.cpp:433:31) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_451_7' (patchMaker.cpp:451:39) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_449_6' (patchMaker.cpp:449:35) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_447_5' (patchMaker.cpp:447:31) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.978 seconds; current allocated memory: 211.263 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_433_1_VITIS_LOOP_437_3_VITIS_LOOP_439_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_433_1_VITIS_LOOP_437_3_VITIS_LOOP_439_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_447_5_VITIS_LOOP_451_7_VITIS_LOOP_453_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_447_5_VITIS_LOOP_451_7_VITIS_LOOP_453_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 211.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.326 seconds; current allocated memory: 212.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/apexZ0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/apexZ0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/n_patches' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.633 seconds; current allocated memory: 213.209 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.219 seconds; current allocated memory: 222.245 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 32.483 seconds; current allocated memory: 222.505 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 4 seconds. Total elapsed time: 35.853 seconds; peak allocated memory: 871.579 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.186 seconds; current allocated memory: 871.579 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:518:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:518:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:680:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:680:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:840:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:840:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.522 seconds; current allocated memory: 93.682 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'initializeArrays(long (&) [32][5][16][3], long (&) [32][5][4][6])' into 'makePatches_ShadowQuilt_fromEdges(long, int, int, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:463:0)
INFO: [HLS 214-248] complete partitioned array 'patches_superpoints' on dimension 1 (patchMaker.cpp:463:1)
INFO: [HLS 214-248] complete partitioned array 'patches_parameters' on dimension 1 (patchMaker.cpp:464:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.701 seconds; current allocated memory: 95.341 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 95.342 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 115.729 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.235 seconds; current allocated memory: 148.804 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_439_4' (patchMaker.cpp:439) in function 'makePatches_ShadowQuilt_fromEdges' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_8' (patchMaker.cpp:453) in function 'makePatches_ShadowQuilt_fromEdges' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.237 seconds; current allocated memory: 200.943 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_437_3' (patchMaker.cpp:437:39) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_435_2' (patchMaker.cpp:435:35) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_433_1' (patchMaker.cpp:433:31) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_451_7' (patchMaker.cpp:451:39) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_449_6' (patchMaker.cpp:449:35) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_447_5' (patchMaker.cpp:447:31) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.017 seconds; current allocated memory: 217.242 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_433_1_VITIS_LOOP_437_3_VITIS_LOOP_439_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_433_1_VITIS_LOOP_437_3_VITIS_LOOP_439_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_447_5_VITIS_LOOP_451_7_VITIS_LOOP_453_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_447_5_VITIS_LOOP_451_7_VITIS_LOOP_453_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 218.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 221.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/apexZ0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/apexZ0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/n_patches' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.006 seconds; current allocated memory: 223.703 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 3 seconds. Elapsed time: 19.771 seconds; current allocated memory: 245.736 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 201.37 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14 seconds. CPU system time: 4 seconds. Elapsed time: 49.293 seconds; current allocated memory: 247.625 MB.
INFO: [HLS 200-112] Total CPU user time: 16 seconds. Total CPU system time: 5 seconds. Total elapsed time: 52.162 seconds; peak allocated memory: 871.579 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 32.372 seconds; current allocated memory: 98.338 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 30.412 seconds; current allocated memory: 98.339 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 30.628 seconds; current allocated memory: 98.339 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 871.593 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:518:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:518:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:680:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:680:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:840:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:840:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.926 seconds; current allocated memory: 93.698 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'initializeArrays(long (&) [32][5][16][3], long (&) [32][5][4][6])' into 'makePatches_ShadowQuilt_fromEdges(long, int, int, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:463:0)
INFO: [HLS 214-248] complete partitioned array 'patches_superpoints' on dimension 1 (patchMaker.cpp:463:1)
INFO: [HLS 214-248] complete partitioned array 'patches_parameters' on dimension 1 (patchMaker.cpp:464:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.44 seconds; current allocated memory: 95.386 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 95.387 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 115.773 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.705 seconds; current allocated memory: 148.849 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_439_4' (patchMaker.cpp:439) in function 'makePatches_ShadowQuilt_fromEdges' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_8' (patchMaker.cpp:453) in function 'makePatches_ShadowQuilt_fromEdges' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.952 seconds; current allocated memory: 200.987 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_437_3' (patchMaker.cpp:437:39) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_435_2' (patchMaker.cpp:435:35) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_433_1' (patchMaker.cpp:433:31) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_451_7' (patchMaker.cpp:451:39) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_449_6' (patchMaker.cpp:449:35) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_447_5' (patchMaker.cpp:447:31) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.018 seconds; current allocated memory: 217.258 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_433_1_VITIS_LOOP_437_3_VITIS_LOOP_439_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_433_1_VITIS_LOOP_437_3_VITIS_LOOP_439_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_447_5_VITIS_LOOP_451_7_VITIS_LOOP_453_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_447_5_VITIS_LOOP_451_7_VITIS_LOOP_453_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 218.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 221.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/apexZ0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/apexZ0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/n_patches' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.474 seconds; current allocated memory: 223.702 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 10.513 seconds; current allocated memory: 245.766 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 201.37 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14 seconds. CPU system time: 3 seconds. Elapsed time: 33.127 seconds; current allocated memory: 247.625 MB.
INFO: [HLS 200-112] Total CPU user time: 16 seconds. Total CPU system time: 5 seconds. Total elapsed time: 35.628 seconds; peak allocated memory: 871.593 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-379] Detected segmentation violation, please check C tb.
ERROR: [COSIM 212-362] Aborting co-simulation: C TB post check failed.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 27 seconds. CPU system time: 5 seconds. Elapsed time: 310.177 seconds; current allocated memory: 102.865 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 871.563 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:526:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:526:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:688:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:688:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:848:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:848:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.034 seconds; current allocated memory: 93.628 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'initializeArrays(long (&) [32][5][16][3], long (&) [32][5][4][6])' into 'makePatches_ShadowQuilt_fromEdges(long, int, int, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:471:0)
INFO: [HLS 214-248] complete partitioned array 'patches_superpoints' on dimension 1 (patchMaker.cpp:471:1)
INFO: [HLS 214-248] complete partitioned array 'patches_parameters' on dimension 1 (patchMaker.cpp:472:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.843 seconds; current allocated memory: 95.309 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 95.310 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 115.696 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.731 seconds; current allocated memory: 148.771 MB.
INFO: [XFORM 203-510] Pipelining loop 'initializeArraysSPloop4' (patchMaker.cpp:443) in function 'makePatches_ShadowQuilt_fromEdges' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initializeArraysPPloop4' (patchMaker.cpp:461) in function 'makePatches_ShadowQuilt_fromEdges' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.998 seconds; current allocated memory: 200.910 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'initializeArraysSPloop3' (patchMaker.cpp:440:21) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'initializeArraysSPloop2' (patchMaker.cpp:437:17) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'initializeArraysSPloop1' (patchMaker.cpp:434:13) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'initializeArraysPPloop3' (patchMaker.cpp:458:21) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'initializeArraysPPloop2' (patchMaker.cpp:455:17) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'initializeArraysPPloop1' (patchMaker.cpp:452:13) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.088 seconds; current allocated memory: 217.211 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initializeArraysSPloop1_initializeArraysSPloop3_initializeArraysSPloop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'initializeArraysSPloop1_initializeArraysSPloop3_initializeArraysSPloop4'
INFO: [SCHED 204-61] Pipelining loop 'initializeArraysPPloop1_initializeArraysPPloop3_initializeArraysPPloop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'initializeArraysPPloop1_initializeArraysPPloop3_initializeArraysPPloop4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 218.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 221.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/apexZ0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/apexZ0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/n_patches' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.257 seconds; current allocated memory: 223.671 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 3 seconds. Elapsed time: 12.604 seconds; current allocated memory: 245.737 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 201.37 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14 seconds. CPU system time: 4 seconds. Elapsed time: 36.835 seconds; current allocated memory: 247.640 MB.
INFO: [HLS 200-112] Total CPU user time: 16 seconds. Total CPU system time: 6 seconds. Total elapsed time: 40.212 seconds; peak allocated memory: 871.563 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 871.579 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:526:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:526:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:688:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:688:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:848:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:848:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 7.106 seconds; current allocated memory: 93.629 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'initializeArrays(long (&) [32][5][16][3], long (&) [32][5][4][6])' into 'makePatches_ShadowQuilt_fromEdges(long, int, int, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:471:0)
INFO: [HLS 214-248] complete partitioned array 'patches_superpoints' on dimension 1 (patchMaker.cpp:471:1)
INFO: [HLS 214-248] complete partitioned array 'patches_parameters' on dimension 1 (patchMaker.cpp:472:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.277 seconds; current allocated memory: 95.341 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 95.342 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 115.728 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 148.804 MB.
INFO: [XFORM 203-510] Pipelining loop 'initArraysSPloop4' (patchMaker.cpp:443) in function 'makePatches_ShadowQuilt_fromEdges' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initArraysPPloop4' (patchMaker.cpp:461) in function 'makePatches_ShadowQuilt_fromEdges' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.82 seconds; current allocated memory: 200.942 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysSPloop3' (patchMaker.cpp:440:21) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysSPloop2' (patchMaker.cpp:437:17) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysSPloop1' (patchMaker.cpp:434:13) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysPPloop3' (patchMaker.cpp:458:21) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysPPloop2' (patchMaker.cpp:455:17) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysPPloop1' (patchMaker.cpp:452:13) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.964 seconds; current allocated memory: 217.242 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initArraysSPloop1_initArraysSPloop3_initArraysSPloop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'initArraysSPloop1_initArraysSPloop3_initArraysSPloop4'
INFO: [SCHED 204-61] Pipelining loop 'initArraysPPloop1_initArraysPPloop3_initArraysPPloop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'initArraysPPloop1_initArraysPPloop3_initArraysPPloop4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 218.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 221.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/apexZ0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/apexZ0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/n_patches' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.399 seconds; current allocated memory: 223.702 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 3 seconds. Elapsed time: 10.486 seconds; current allocated memory: 245.736 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 201.37 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14 seconds. CPU system time: 4 seconds. Elapsed time: 32.654 seconds; current allocated memory: 247.640 MB.
INFO: [HLS 200-112] Total CPU user time: 16 seconds. Total CPU system time: 5 seconds. Total elapsed time: 35.188 seconds; peak allocated memory: 871.579 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.145 seconds; current allocated memory: 871.579 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:526:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:526:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:688:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:688:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:848:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:848:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.195 seconds; current allocated memory: 93.628 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'initializeArrays(long (&) [32][5][16][3], long (&) [32][5][4][6])' into 'makePatches_ShadowQuilt_fromEdges(int, int, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:471:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.285 seconds; current allocated memory: 94.786 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 94.787 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 114.580 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 147.681 MB.
INFO: [XFORM 203-510] Pipelining loop 'initArraysSPloop4' (patchMaker.cpp:443) in function 'makePatches_ShadowQuilt_fromEdges' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initArraysPPloop4' (patchMaker.cpp:461) in function 'makePatches_ShadowQuilt_fromEdges' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 199.094 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysSPloop3' (patchMaker.cpp:440:21) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysSPloop2' (patchMaker.cpp:437:17) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysSPloop1' (patchMaker.cpp:434:13) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysPPloop3' (patchMaker.cpp:458:21) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysPPloop2' (patchMaker.cpp:455:17) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysPPloop1' (patchMaker.cpp:452:13) in function 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 211.176 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initArraysSPloop1_initArraysSPloop3_initArraysSPloop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'initArraysSPloop1_initArraysSPloop3_initArraysSPloop4'
INFO: [SCHED 204-61] Pipelining loop 'initArraysPPloop1_initArraysPPloop3_initArraysPPloop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'initArraysPPloop1_initArraysPPloop3_initArraysPPloop4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 211.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 212.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/n_patches' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.826 seconds; current allocated memory: 213.125 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.156 seconds; current allocated memory: 222.159 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 22.886 seconds; current allocated memory: 222.406 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 25.774 seconds; peak allocated memory: 871.579 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 27.634 seconds; current allocated memory: 95.114 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.225 seconds; current allocated memory: 871.593 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:527:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:527:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:689:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:689:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:849:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:849:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.32 seconds; current allocated memory: 93.628 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.001 seconds; current allocated memory: 94.188 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 94.189 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 113.771 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'makePatches_ShadowQuilt_fromEdges' (patchMaker.cpp:470) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 146.987 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 198.011 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 208.897 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 209.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 209.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/n_patches' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.808 seconds; current allocated memory: 209.519 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.856 seconds; current allocated memory: 216.997 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 20.387 seconds; current allocated memory: 217.398 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 23.195 seconds; peak allocated memory: 871.593 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 871.593 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:527:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:527:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:689:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:689:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:849:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:849:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.966 seconds; current allocated memory: 93.628 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.044 seconds; current allocated memory: 94.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 94.783 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 114.381 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 147.579 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.591 seconds; current allocated memory: 198.641 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 209.532 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 209.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 209.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.435 seconds; current allocated memory: 210.144 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.957 seconds; current allocated memory: 217.091 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 21.224 seconds; current allocated memory: 217.477 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 24.263 seconds; peak allocated memory: 871.593 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 48.635 seconds; current allocated memory: 97.754 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv -verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 27.366 seconds; current allocated memory: 95.167 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 871.594 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:527:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:527:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:689:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:689:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:849:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:849:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.151 seconds; current allocated memory: 93.629 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.092 seconds; current allocated memory: 94.767 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 94.784 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 114.383 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 147.580 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 198.642 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 209.534 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 209.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 209.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.207 seconds; current allocated memory: 210.145 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.704 seconds; current allocated memory: 217.093 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 20.759 seconds; current allocated memory: 217.479 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.479 seconds; peak allocated memory: 871.594 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv -verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 27.522 seconds; current allocated memory: 95.167 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 27.327 seconds; current allocated memory: 95.167 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 871.563 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:527:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:527:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:689:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:689:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:849:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:849:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.08 seconds; current allocated memory: 93.628 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.217 seconds; current allocated memory: 94.721 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 94.737 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 114.336 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.581 seconds; current allocated memory: 147.549 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 198.596 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 209.532 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 209.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 209.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.968 seconds; current allocated memory: 210.160 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.952 seconds; current allocated memory: 217.077 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 21.21 seconds; current allocated memory: 217.463 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 23.936 seconds; peak allocated memory: 871.563 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 27.064 seconds; current allocated memory: 95.166 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 26.45 seconds; current allocated memory: 95.166 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 27.639 seconds; current allocated memory: 95.167 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 871.593 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'patches_superpoints': patchMaker.cpp:484
ERROR: [HLS 214-124] use of undeclared identifier 'patches_parameters': patchMaker.cpp:484
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.309 seconds; current allocated memory: 93.617 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.492 seconds; peak allocated memory: 871.593 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 871.594 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:212
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:227
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.84 seconds; current allocated memory: 93.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.086 seconds; current allocated memory: 94.802 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 94.803 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 96.549 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 97.199 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 118.501 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 110.671 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 110.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 111.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 111.203 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.567 seconds; current allocated memory: 117.723 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 17.159 seconds; current allocated memory: 117.922 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 19.897 seconds; peak allocated memory: 871.594 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 27.083 seconds; current allocated memory: 95.037 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.713 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.882 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.495 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:212
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:227
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.236 seconds; current allocated memory: 93.648 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.012 seconds; current allocated memory: 94.757 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 94.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 96.534 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 97.169 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 118.487 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 110.671 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 110.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 111.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 111.203 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.765 seconds; current allocated memory: 117.708 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 16.627 seconds; current allocated memory: 117.938 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 21.184 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-379] Detected segmentation violation, please check C tb.
ERROR: [COSIM 212-362] Aborting co-simulation: C TB post check failed.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 46.537 seconds; current allocated memory: 97.552 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv v 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 26.824 seconds; current allocated memory: 95.021 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 47.62 seconds; current allocated memory: 97.545 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 48.597 seconds; current allocated memory: 97.546 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 28.162 seconds; current allocated memory: 95.021 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 27.954 seconds; current allocated memory: 95.021 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.585 seconds; current allocated memory: 92.092 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:212
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:227
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.82 seconds; current allocated memory: 93.647 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.973 seconds; current allocated memory: 94.756 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 94.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 96.534 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 97.168 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 118.487 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 110.670 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 110.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 111.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 111.202 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.593 seconds; current allocated memory: 117.692 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 17.073 seconds; current allocated memory: 117.922 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.728 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-379] Detected segmentation violation, please check C tb.
ERROR: [COSIM 212-362] Aborting co-simulation: C TB post check failed.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 43.881 seconds; current allocated memory: 97.552 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.125 seconds; current allocated memory: 92.126 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.893 seconds; current allocated memory: 92.126 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.457 seconds; current allocated memory: 92.092 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:216
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:231
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.817 seconds; current allocated memory: 93.647 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.074 seconds; current allocated memory: 94.772 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 94.772 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 96.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 97.170 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 118.488 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 110.688 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 110.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 111.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 111.205 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.518 seconds; current allocated memory: 117.726 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 16.845 seconds; current allocated memory: 117.939 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.884 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-379] Detected segmentation violation, please check C tb.
ERROR: [COSIM 212-362] Aborting co-simulation: C TB post check failed.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 43.513 seconds; current allocated memory: 97.552 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.062 seconds; current allocated memory: 92.126 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.849 seconds; current allocated memory: 92.127 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.716 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:216
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:231
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.182 seconds; current allocated memory: 93.647 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.05 seconds; current allocated memory: 94.772 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 94.772 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 96.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 97.170 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 118.488 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 110.688 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 110.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 111.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 111.205 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.464 seconds; current allocated memory: 117.726 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 16.901 seconds; current allocated memory: 117.939 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 19.513 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 43.981 seconds; current allocated memory: 97.546 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 45.505 seconds; current allocated memory: 97.545 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 26.622 seconds; current allocated memory: 95.020 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.616 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:216
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:231
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.595 seconds; current allocated memory: 93.648 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.453 seconds; current allocated memory: 94.772 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 94.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 96.521 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 97.171 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 118.489 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 110.689 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 110.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 111.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 111.205 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.356 seconds; current allocated memory: 117.727 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 14.881 seconds; current allocated memory: 117.940 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 17.594 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 26.121 seconds; current allocated memory: 95.037 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.259 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:216
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:231
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.828 seconds; current allocated memory: 93.648 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.991 seconds; current allocated memory: 94.772 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 94.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 96.521 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 97.171 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 118.489 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 110.689 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 110.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 111.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 111.205 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.464 seconds; current allocated memory: 117.711 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 16.746 seconds; current allocated memory: 117.940 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 19.786 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 26.455 seconds; current allocated memory: 95.037 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.018 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.341 seconds; current allocated memory: 93.647 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.155 seconds; current allocated memory: 94.739 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 94.740 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 96.346 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 96.752 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 117.824 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 109.859 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 110.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 110.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 110.314 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.58 seconds; current allocated memory: 116.082 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 17.605 seconds; current allocated memory: 116.211 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.297 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 43.835 seconds; current allocated memory: 97.285 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 43.552 seconds; current allocated memory: 97.269 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 44.733 seconds; current allocated memory: 97.270 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 48.86 seconds; current allocated memory: 97.270 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv -verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 45.634 seconds; current allocated memory: 97.269 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.334 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.167 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.77 seconds; current allocated memory: 93.646 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.032 seconds; current allocated memory: 94.739 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 94.739 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 96.349 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 96.757 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 117.831 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 109.882 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 110.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 110.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/dummyArray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 110.384 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.454 seconds; current allocated memory: 116.613 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 17.451 seconds; current allocated memory: 116.758 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.218 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 42.713 seconds; current allocated memory: 97.431 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 41.764 seconds; current allocated memory: 97.431 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 42.242 seconds; current allocated memory: 97.431 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.283 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.242 seconds; current allocated memory: 93.646 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.589 seconds; current allocated memory: 94.739 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 94.739 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 96.350 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 96.761 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 117.837 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 109.901 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 110.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 110.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/dummyArray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 110.403 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.373 seconds; current allocated memory: 116.632 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 16.314 seconds; current allocated memory: 116.777 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 19.119 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 41.966 seconds; current allocated memory: 97.431 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 41.734 seconds; current allocated memory: 97.431 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 42.345 seconds; current allocated memory: 97.431 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 43.486 seconds; current allocated memory: 97.431 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.099 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'dummyArray': patchMaker.cpp:470:170
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 7.69 seconds; current allocated memory: 93.647 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.052 seconds; current allocated memory: 94.755 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 94.756 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 96.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 96.778 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 117.838 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 109.902 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 110.100 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 110.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/dummyArray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 110.404 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.379 seconds; current allocated memory: 116.618 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 16.266 seconds; current allocated memory: 116.778 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 18.929 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 41.618 seconds; current allocated memory: 97.431 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 41.67 seconds; current allocated memory: 97.431 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 41.967 seconds; current allocated memory: 97.431 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 41.702 seconds; current allocated memory: 97.431 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.543 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.164 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'dummyArray': patchMaker.cpp:470:170
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.8 seconds; current allocated memory: 93.647 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.818 seconds; current allocated memory: 94.755 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 94.756 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 96.366 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 96.778 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 117.838 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 109.902 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 110.100 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 110.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/dummyArray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 110.403 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.363 seconds; current allocated memory: 116.633 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 16.173 seconds; current allocated memory: 116.777 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 18.991 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.49 seconds; current allocated memory: 94.046 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 42.332 seconds; current allocated memory: 97.416 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 41.016 seconds; current allocated memory: 97.431 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 40.902 seconds; current allocated memory: 97.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 39.502 seconds; current allocated memory: 97.431 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.823 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'dummyArray': patchMaker.cpp:470:170
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.65 seconds; current allocated memory: 93.647 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.845 seconds; current allocated memory: 94.755 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 94.756 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 96.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 96.779 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 117.839 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 109.902 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 110.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 110.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/dummyArray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/dummyArray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/dummyArray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 110.404 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.445 seconds; current allocated memory: 116.618 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 16.341 seconds; current allocated memory: 116.763 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.101 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 42.558 seconds; current allocated memory: 97.431 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 41.791 seconds; current allocated memory: 97.431 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 42.725 seconds; current allocated memory: 97.431 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 42.47 seconds; current allocated memory: 97.431 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.051 seconds; current allocated memory: 92.126 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.909 seconds; current allocated memory: 92.126 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.034 seconds; current allocated memory: 92.126 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.905 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:216
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:231
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.077 seconds; current allocated memory: 93.648 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.041 seconds; current allocated memory: 94.772 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 94.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 96.521 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 97.171 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 118.489 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 110.688 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 110.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 111.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 111.205 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.474 seconds; current allocated memory: 117.726 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 17.021 seconds; current allocated memory: 117.940 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.783 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 26.684 seconds; current allocated memory: 95.037 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.384 seconds; current allocated memory: 92.092 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.16 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarrayPostSort': patchMaker.cpp:470:170
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.715 seconds; current allocated memory: 93.647 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.733 seconds; current allocated memory: 94.755 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 94.756 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 96.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 96.779 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 117.839 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 109.902 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 110.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 110.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarrayPostSort' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarrayPostSort_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarrayPostSort_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarrayPostSort_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarrayPostSort_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarrayPostSort_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarrayPostSort_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarrayPostSort_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarrayPostSort_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarrayPostSort_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarrayPostSort_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarrayPostSort_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarrayPostSort_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarrayPostSort_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarrayPostSort_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarrayPostSort_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarrayPostSort_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarrayPostSort_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarrayPostSort_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 110.406 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.457 seconds; current allocated memory: 116.636 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 15.992 seconds; current allocated memory: 116.797 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 18.795 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 42.186 seconds; current allocated memory: 97.416 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 42.807 seconds; current allocated memory: 97.431 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 44.169 seconds; current allocated memory: 97.431 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 43.215 seconds; current allocated memory: 97.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.202 seconds; current allocated memory: 92.126 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.238 seconds; current allocated memory: 92.126 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 11.316 seconds; current allocated memory: 92.092 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:170
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:198
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:470:222
WARNING: [HLS 207-5301] unused parameter 'patches_parameters': patchMaker.cpp:470:266
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:74
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:126
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.376 seconds; current allocated memory: 93.694 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.613 seconds; current allocated memory: 94.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 94.774 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 96.398 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 96.814 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 117.899 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 110.041 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 110.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 110.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 110.654 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.547 seconds; current allocated memory: 117.556 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 16.632 seconds; current allocated memory: 117.958 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 19.847 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 23.369 seconds; current allocated memory: 95.167 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.163 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:170
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:198
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:74
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:126
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.015 seconds; current allocated memory: 93.663 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.724 seconds; current allocated memory: 94.771 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 94.772 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 96.387 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 96.799 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 117.861 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 109.938 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 110.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 110.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 110.469 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.569 seconds; current allocated memory: 116.959 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 16.698 seconds; current allocated memory: 117.204 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 19.279 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 42.225 seconds; current allocated memory: 97.530 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 43.802 seconds; current allocated memory: 97.546 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 45.054 seconds; current allocated memory: 97.544 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 44.729 seconds; current allocated memory: 97.546 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.919 seconds; current allocated memory: 92.142 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.994 seconds; current allocated memory: 92.126 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.134 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:170
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:201
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:74
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:126
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.031 seconds; current allocated memory: 93.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.859 seconds; current allocated memory: 94.772 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 94.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 96.387 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 96.799 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 117.862 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 109.938 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 110.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 110.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 110.470 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.481 seconds; current allocated memory: 116.960 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 16.719 seconds; current allocated memory: 117.204 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 19.589 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 42.54 seconds; current allocated memory: 97.546 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 42.921 seconds; current allocated memory: 97.546 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 42.17 seconds; current allocated memory: 97.545 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.038 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 871.564 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:170
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:201
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:74
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:126
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.561 seconds; current allocated memory: 93.679 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.097 seconds; current allocated memory: 94.772 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 94.788 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 96.403 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 96.815 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 117.862 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 109.954 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 110.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 110.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 110.485 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.493 seconds; current allocated memory: 116.960 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 16.128 seconds; current allocated memory: 117.204 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 18.866 seconds; peak allocated memory: 871.564 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.443 seconds; current allocated memory: 873.619 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.362 seconds; current allocated memory: 871.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.129 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:170
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:201
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:74
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:126
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.894 seconds; current allocated memory: 93.663 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.336 seconds; current allocated memory: 94.771 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 94.772 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 96.387 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 96.799 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 117.861 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 109.938 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 110.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 110.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 110.469 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 116.959 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 14.789 seconds; current allocated memory: 117.204 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 17.192 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 38.681 seconds; current allocated memory: 97.530 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 35.882 seconds; current allocated memory: 97.529 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 34.311 seconds; current allocated memory: 97.530 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 34.381 seconds; current allocated memory: 97.529 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.779 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.172 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:170
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:201
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:470:225
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:74
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:126
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.592 seconds; current allocated memory: 93.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.944 seconds; current allocated memory: 94.756 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 94.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 96.376 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 96.790 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 117.872 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 109.968 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 110.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 110.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 110.565 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.684 seconds; current allocated memory: 117.253 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 16.853 seconds; current allocated memory: 117.530 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.416 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 24.399 seconds; current allocated memory: 95.067 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.745 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:170
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:201
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:470:225
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:74
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:126
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.952 seconds; current allocated memory: 93.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.66 seconds; current allocated memory: 94.757 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 94.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 96.377 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 96.791 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 117.872 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 109.968 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 110.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 110.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 110.566 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.293 seconds; current allocated memory: 117.254 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 18.599 seconds; current allocated memory: 117.531 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 21.209 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-379] Detected segmentation violation, please check C tb.
ERROR: [COSIM 212-362] Aborting co-simulation: C TB post check failed.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 41.935 seconds; current allocated memory: 97.667 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.919 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:170
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:201
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:470:225
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:74
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:126
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.006 seconds; current allocated memory: 93.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.976 seconds; current allocated memory: 94.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 94.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 96.393 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 96.806 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 117.872 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 109.984 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 110.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 110.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 110.566 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.728 seconds; current allocated memory: 117.253 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 17.268 seconds; current allocated memory: 117.515 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 19.912 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 22.894 seconds; current allocated memory: 95.067 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.347 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:170
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:198
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:470:222
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:74
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:126
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.751 seconds; current allocated memory: 93.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.873 seconds; current allocated memory: 94.772 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 94.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 96.392 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 96.806 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 117.888 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 109.984 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 110.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 110.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 110.566 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.855 seconds; current allocated memory: 117.254 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 17.08 seconds; current allocated memory: 117.547 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 19.684 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-379] Detected segmentation violation, please check C tb.
ERROR: [COSIM 212-362] Aborting co-simulation: C TB post check failed.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 42.03 seconds; current allocated memory: 97.666 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.751 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:170
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:198
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:470:222
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:74
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:126
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.894 seconds; current allocated memory: 93.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.982 seconds; current allocated memory: 94.772 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 94.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 96.392 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 96.806 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 117.888 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 109.984 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 110.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 110.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.182 seconds; current allocated memory: 110.566 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.691 seconds; current allocated memory: 117.238 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 17.981 seconds; current allocated memory: 117.531 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.514 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-379] Detected segmentation violation, please check C tb.
ERROR: [COSIM 212-362] Aborting co-simulation: C TB post check failed.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 40.477 seconds; current allocated memory: 97.666 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 23.999 seconds; current allocated memory: 95.067 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.706 seconds; current allocated memory: 92.094 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.18 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:170
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:198
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:470:222
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:74
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:126
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.869 seconds; current allocated memory: 93.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.043 seconds; current allocated memory: 94.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 94.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 96.393 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 96.806 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 117.888 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 109.984 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 110.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 110.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 110.566 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.631 seconds; current allocated memory: 117.238 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 17.14 seconds; current allocated memory: 117.531 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 20.051 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 24.005 seconds; current allocated memory: 95.083 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.778 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.334 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:170
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:195
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:470:219
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:74
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:126
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.43 seconds; current allocated memory: 93.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.854 seconds; current allocated memory: 94.772 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 94.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 96.392 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 96.806 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 117.887 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 109.983 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 110.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 110.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 110.566 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.895 seconds; current allocated memory: 117.237 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 16.967 seconds; current allocated memory: 117.530 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 19.514 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 24.548 seconds; current allocated memory: 95.084 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.688 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:170
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:195
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:470:219
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:74
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:126
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.953 seconds; current allocated memory: 93.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.102 seconds; current allocated memory: 94.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 94.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 96.392 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 96.806 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 117.888 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 109.984 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 110.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 110.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 110.566 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.221 seconds; current allocated memory: 117.238 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 18.144 seconds; current allocated memory: 117.531 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.812 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-379] Detected segmentation violation, please check C tb.
ERROR: [COSIM 212-362] Aborting co-simulation: C TB post check failed.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 43.879 seconds; current allocated memory: 97.667 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 5.65 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'patches_parameters': patchMaker.cpp:473
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.327 seconds; current allocated memory: 93.600 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.615 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.482 seconds; current allocated memory: 92.077 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:170
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:195
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:74
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:126
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.495 seconds; current allocated memory: 93.663 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] complete reshaped array 'patches_superpoints' on all dimensions  (patchMaker.cpp:471:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.131 seconds; current allocated memory: 94.842 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 94.842 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 96.760 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 97.158 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 118.188 MB.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 163840 for 'patches_superpoints': maximum allowed is 65535.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 110.302 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 110.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 110.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 110.894 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.644 seconds; current allocated memory: 117.415 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 17.488 seconds; current allocated memory: 117.645 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.016 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 541.442 seconds; current allocated memory: 94.970 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.659 seconds; current allocated memory: 92.093 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 871.595 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'pointCount': patchMaker.cpp:3:72
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:195:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:470:112
WARNING: [HLS 207-5301] unused parameter 'ppl': patchMaker.cpp:470:122
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:470:132
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:470:170
WARNING: [HLS 207-5301] unused parameter 'GDn_points': patchMaker.cpp:470:195
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:528:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:528:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:690:74
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:690:126
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:850:381
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:850:401
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 7.976 seconds; current allocated memory: 93.663 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] complete reshaped array 'patches_superpoints' on dimension 3 (patchMaker.cpp:471:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.192 seconds; current allocated memory: 94.842 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 94.842 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 96.447 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 96.845 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 117.875 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 109.987 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 110.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 110.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDarray_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDarray_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/GDn_points_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/GDn_points_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d0' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_address1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_we1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_d1' to 0.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.586 seconds; current allocated memory: 110.572 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.155 seconds; current allocated memory: 117.244 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 18.234 seconds; current allocated memory: 117.538 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 21.488 seconds; peak allocated memory: 871.595 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all -argv verbose 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-379] Detected segmentation violation, please check C tb.
ERROR: [COSIM 212-362] Aborting co-simulation: C TB post check failed.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 43.649 seconds; current allocated memory: 97.667 MB.
