#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Apr 03 15:55:13 2017
# Process ID: 2348
# Current directory: C:/Users/jduarte/Documents/GitHub/CR/testes/concat_memory/concat_memory.runs/test_concat_IterativeSorterFSM_0_0_synth_1
# Command line: vivado.exe -log test_concat_IterativeSorterFSM_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_concat_IterativeSorterFSM_0_0.tcl
# Log file: C:/Users/jduarte/Documents/GitHub/CR/testes/concat_memory/concat_memory.runs/test_concat_IterativeSorterFSM_0_0_synth_1/test_concat_IterativeSorterFSM_0_0.vds
# Journal file: C:/Users/jduarte/Documents/GitHub/CR/testes/concat_memory/concat_memory.runs/test_concat_IterativeSorterFSM_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source test_concat_IterativeSorterFSM_0_0.tcl -notrace
Command: synth_design -top test_concat_IterativeSorterFSM_0_0 -part xc7a100tcsg324-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11856 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 292.703 ; gain = 82.902
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_concat_IterativeSorterFSM_0_0' [c:/Users/jduarte/Documents/GitHub/CR/testes/concat_memory/concat_memory.srcs/sources_1/bd/test_concat/ip/test_concat_IterativeSorterFSM_0_0/synth/test_concat_IterativeSorterFSM_0_0.vhd:65]
	Parameter L bound to: 16 - type: integer 
	Parameter M bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'IterativeSorterFSM' declared at 'c:/Users/jduarte/Documents/GitHub/CR/testes/concat_memory/concat_memory.srcs/sources_1/bd/test_concat/ipshared/b96c/sorter.vhd:6' bound to instance 'U0' of component 'IterativeSorterFSM' [c:/Users/jduarte/Documents/GitHub/CR/testes/concat_memory/concat_memory.srcs/sources_1/bd/test_concat/ip/test_concat_IterativeSorterFSM_0_0/synth/test_concat_IterativeSorterFSM_0_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'IterativeSorterFSM' [c:/Users/jduarte/Documents/GitHub/CR/testes/concat_memory/concat_memory.srcs/sources_1/bd/test_concat/ipshared/b96c/sorter.vhd:16]
	Parameter L bound to: 16 - type: integer 
	Parameter M bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/jduarte/Documents/GitHub/CR/testes/concat_memory/concat_memory.srcs/sources_1/bd/test_concat/ipshared/b96c/sorter.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'IterativeSorterFSM' (1#1) [c:/Users/jduarte/Documents/GitHub/CR/testes/concat_memory/concat_memory.srcs/sources_1/bd/test_concat/ipshared/b96c/sorter.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'test_concat_IterativeSorterFSM_0_0' (2#1) [c:/Users/jduarte/Documents/GitHub/CR/testes/concat_memory/concat_memory.srcs/sources_1/bd/test_concat/ip/test_concat_IterativeSorterFSM_0_0/synth/test_concat_IterativeSorterFSM_0_0.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 330.070 ; gain = 120.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 330.070 ; gain = 120.270
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 639.141 ; gain = 3.270
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 639.141 ; gain = 429.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 639.141 ; gain = 429.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 639.141 ; gain = 429.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 639.141 ; gain = 429.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 16    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module IterativeSorterFSM 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 16    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 639.141 ; gain = 429.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 639.141 ; gain = 429.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 639.141 ; gain = 429.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 676.520 ; gain = 466.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 676.520 ; gain = 466.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 676.520 ; gain = 466.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 676.520 ; gain = 466.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 676.520 ; gain = 466.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 676.520 ; gain = 466.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 676.520 ; gain = 466.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   240|
|2     |LUT2   |    15|
|3     |LUT3   |   256|
|4     |LUT4   |  1942|
|5     |LUT5   |  1806|
|6     |LUT6   |     1|
|7     |FDRE   |  2082|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |  6342|
|2     |  U0     |IterativeSorterFSM |  6342|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 676.520 ; gain = 466.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 676.520 ; gain = 151.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 676.520 ; gain = 466.719
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 240 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'test_concat_IterativeSorterFSM_0_0' is not ideal for floorplanning, since the cellview 'IterativeSorterFSM' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 676.520 ; gain = 460.516
INFO: [Common 17-1381] The checkpoint 'C:/Users/jduarte/Documents/GitHub/CR/testes/concat_memory/concat_memory.runs/test_concat_IterativeSorterFSM_0_0_synth_1/test_concat_IterativeSorterFSM_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/jduarte/Documents/GitHub/CR/testes/concat_memory/concat_memory.srcs/sources_1/bd/test_concat/ip/test_concat_IterativeSorterFSM_0_0/test_concat_IterativeSorterFSM_0_0.xci
INFO: [Common 17-1381] The checkpoint 'C:/Users/jduarte/Documents/GitHub/CR/testes/concat_memory/concat_memory.runs/test_concat_IterativeSorterFSM_0_0_synth_1/test_concat_IterativeSorterFSM_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 676.520 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 03 15:56:13 2017...
