

================================================================
== Vitis HLS Report for 'histogram'
================================================================
* Date:           Thu May 22 09:23:40 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.272 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    10243|    10243|  51.215 us|  51.215 us|  10244|  10244|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_6_1  |    10241|    10241|         3|          1|          1|  10240|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:4]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hist, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hist"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln6 = store i14 0, i14 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6]   --->   Operation 14 'store' 'store_ln6' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln6 = br void %for.inc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6]   --->   Operation 17 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i14 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "%icmp_ln6 = icmp_eq  i14 %i_1, i14 10240" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6]   --->   Operation 20 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10240, i64 10240, i64 10240"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.76ns)   --->   "%add_ln6 = add i14 %i_1, i14 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6]   --->   Operation 22 'add' 'add_ln6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %for.inc.split, void %for.end" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6]   --->   Operation 23 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_cast = zext i14 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6]   --->   Operation 24 'zext' 'i_cast' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_r_addr = getelementptr i32 %in_r, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:7]   --->   Operation 25 'getelementptr' 'in_r_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.24ns)   --->   "%val = load i14 %in_r_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:7]   --->   Operation 26 'load' 'val' <Predicate = (!icmp_ln6)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10240> <RAM>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln6 = store i14 %add_ln6, i14 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6]   --->   Operation 27 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 28 [1/2] (1.24ns)   --->   "%val = load i14 %in_r_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:7]   --->   Operation 28 'load' 'val' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10240> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i32 %val" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8]   --->   Operation 29 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%hist_addr = getelementptr i32 %hist, i64 0, i64 %zext_ln8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8]   --->   Operation 30 'getelementptr' 'hist_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 31 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.19ns)   --->   "%hist_load = load i8 %hist_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8]   --->   Operation 32 'load' 'hist_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 33 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8]   --->   Operation 33 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln8 = store i64 %zext_ln8, i64 %reuse_addr_reg" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8]   --->   Operation 34 'store' 'store_ln8' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln10 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:10]   --->   Operation 43 'ret' 'ret_ln10' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.27>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6]   --->   Operation 35 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 36 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (1.19ns)   --->   "%hist_load = load i8 %hist_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8]   --->   Operation 37 'load' 'hist_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln8)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %hist_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8]   --->   Operation 38 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln8 = add i32 %reuse_select, i32 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8]   --->   Operation 39 'add' 'add_ln8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.19ns)   --->   "%store_ln8 = store i32 %add_ln8, i8 %hist_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8]   --->   Operation 40 'store' 'store_ln8' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln8 = store i32 %add_ln8, i32 %reuse_reg" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8]   --->   Operation 41 'store' 'store_ln8' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln6 = br void %for.inc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6]   --->   Operation 42 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ hist]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca           ) [ 0110]
reuse_reg           (alloca           ) [ 0111]
i                   (alloca           ) [ 0100]
spectopmodule_ln4   (spectopmodule    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specbitsmap_ln0     (specbitsmap      ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specbitsmap_ln0     (specbitsmap      ) [ 0000]
store_ln6           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln6              (br               ) [ 0000]
i_1                 (load             ) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
icmp_ln6            (icmp             ) [ 0110]
empty               (speclooptripcount) [ 0000]
add_ln6             (add              ) [ 0000]
br_ln6              (br               ) [ 0000]
i_cast              (zext             ) [ 0000]
in_r_addr           (getelementptr    ) [ 0110]
store_ln6           (store            ) [ 0000]
val                 (load             ) [ 0000]
zext_ln8            (zext             ) [ 0000]
hist_addr           (getelementptr    ) [ 0101]
reuse_addr_reg_load (load             ) [ 0000]
addr_cmp            (icmp             ) [ 0101]
store_ln8           (store            ) [ 0000]
specloopname_ln6    (specloopname     ) [ 0000]
reuse_reg_load      (load             ) [ 0000]
hist_load           (load             ) [ 0000]
reuse_select        (select           ) [ 0000]
add_ln8             (add              ) [ 0000]
store_ln8           (store            ) [ 0000]
store_ln8           (store            ) [ 0000]
br_ln6              (br               ) [ 0000]
ret_ln10            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hist">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="reuse_addr_reg_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="reuse_reg_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="in_r_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="14" slack="0"/>
<pin id="60" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="14" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="hist_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="32" slack="0"/>
<pin id="73" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_addr/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="1"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="0" slack="0"/>
<pin id="81" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="82" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="84" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="hist_load/2 store_ln8/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln6_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="14" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln0_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_1_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="14" slack="0"/>
<pin id="103" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln6_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="14" slack="0"/>
<pin id="106" dir="0" index="1" bw="14" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln6_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="14" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_cast_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="14" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln6_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="14" slack="0"/>
<pin id="123" dir="0" index="1" bw="14" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln8_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="reuse_addr_reg_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="1"/>
<pin id="133" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="addr_cmp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln8_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="1"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="reuse_reg_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="2"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="reuse_select_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln8_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln8_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/3 "/>
</bind>
</comp>

<comp id="167" class="1005" name="reuse_addr_reg_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="174" class="1005" name="reuse_reg_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="181" class="1005" name="i_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="14" slack="0"/>
<pin id="183" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="188" class="1005" name="icmp_ln6_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="192" class="1005" name="in_r_addr_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="14" slack="1"/>
<pin id="194" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="in_r_addr "/>
</bind>
</comp>

<comp id="197" class="1005" name="hist_addr_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="1"/>
<pin id="199" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="hist_addr "/>
</bind>
</comp>

<comp id="203" class="1005" name="addr_cmp_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="38" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="85"><net_src comp="69" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="101" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="101" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="125"><net_src comp="110" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="63" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="126" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="126" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="153"><net_src comp="145" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="76" pin="7"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="161"><net_src comp="155" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="166"><net_src comp="155" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="44" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="173"><net_src comp="167" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="177"><net_src comp="48" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="180"><net_src comp="174" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="184"><net_src comp="52" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="191"><net_src comp="104" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="56" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="200"><net_src comp="69" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="206"><net_src comp="134" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="148" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hist | {3 }
 - Input state : 
	Port: histogram : in_r | {1 2 }
	Port: histogram : hist | {2 3 }
  - Chain level:
	State 1
		store_ln6 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln6 : 2
		add_ln6 : 2
		br_ln6 : 3
		i_cast : 2
		in_r_addr : 3
		val : 4
		store_ln6 : 3
	State 2
		zext_ln8 : 1
		hist_addr : 2
		hist_load : 3
		addr_cmp : 2
		store_ln8 : 2
	State 3
		reuse_select : 1
		add_ln8 : 2
		store_ln8 : 3
		store_ln8 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |    add_ln6_fu_110   |    0    |    21   |
|          |    add_ln8_fu_155   |    0    |    39   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln6_fu_104   |    0    |    12   |
|          |   addr_cmp_fu_134   |    0    |    29   |
|----------|---------------------|---------|---------|
|  select  | reuse_select_fu_148 |    0    |    32   |
|----------|---------------------|---------|---------|
|   zext   |    i_cast_fu_116    |    0    |    0    |
|          |   zext_ln8_fu_126   |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   133   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   addr_cmp_reg_203   |    1   |
|   hist_addr_reg_197  |    8   |
|       i_reg_181      |   14   |
|   icmp_ln6_reg_188   |    1   |
|   in_r_addr_reg_192  |   14   |
|reuse_addr_reg_reg_167|   64   |
|   reuse_reg_reg_174  |   32   |
+----------------------+--------+
|         Total        |   134  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_76 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   133  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   134  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   134  |   151  |
+-----------+--------+--------+--------+
