\hypertarget{group___library__configuration__section}{}\section{Library\+\_\+configuration\+\_\+section}
\label{group___library__configuration__section}\index{Library\_configuration\_section@{Library\_configuration\_section}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___library__configuration__section_ga2e06b94c41403a1ec7b8f216daa56254}\label{group___library__configuration__section_ga2e06b94c41403a1ec7b8f216daa56254}} 
\#define \mbox{\hyperlink{group___library__configuration__section_ga2e06b94c41403a1ec7b8f216daa56254}{S\+T\+M32\+F7}}
\begin{DoxyCompactList}\small\item\em S\+T\+M32 Family. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga3d15a2e4a28240479705b3d11701973f}{\+\_\+\+\_\+\+S\+T\+M32\+F7\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}}~(0x01)
\begin{DoxyCompactList}\small\item\em Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga6798680eacd3d6e366db28c0d0ab3b46}{\+\_\+\+\_\+\+S\+T\+M32\+F7\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1}}~(0x02)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga5ac10c6c999946353fc277b8eb591a6e}{\+\_\+\+\_\+\+S\+T\+M32\+F7\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2}}~(0x04)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga53b0c20cdf16509fed10dbb94c53625a}{\+\_\+\+\_\+\+S\+T\+M32\+F7\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC}}~(0x00)
\item 
\#define {\bfseries \+\_\+\+\_\+\+S\+T\+M32\+F7\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___library__configuration__section_gab4c93b7316f4a7feaa0b218a3ac0b2be}\label{group___library__configuration__section_gab4c93b7316f4a7feaa0b218a3ac0b2be}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!\_\_STM32F7\_CMSIS\_VERSION@{\_\_STM32F7\_CMSIS\_VERSION}}
\index{\_\_STM32F7\_CMSIS\_VERSION@{\_\_STM32F7\_CMSIS\_VERSION}!Library\_configuration\_section@{Library\_configuration\_section}}
\subsubsection{\texorpdfstring{\_\_STM32F7\_CMSIS\_VERSION}{\_\_STM32F7\_CMSIS\_VERSION}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+T\+M32\+F7\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((\mbox{\hyperlink{group___library__configuration__section_ga3d15a2e4a28240479705b3d11701973f}{\_\_STM32F7\_CMSIS\_VERSION\_MAIN}} << 24)\(\backslash\)}
\DoxyCodeLine{                                       |(\mbox{\hyperlink{group___library__configuration__section_ga6798680eacd3d6e366db28c0d0ab3b46}{\_\_STM32F7\_CMSIS\_VERSION\_SUB1}} << 16)\(\backslash\)}
\DoxyCodeLine{                                       |(\mbox{\hyperlink{group___library__configuration__section_ga5ac10c6c999946353fc277b8eb591a6e}{\_\_STM32F7\_CMSIS\_VERSION\_SUB2}} << 8 )\(\backslash\)}
\DoxyCodeLine{                                       |(\mbox{\hyperlink{group___library__configuration__section_ga53b0c20cdf16509fed10dbb94c53625a}{\_\_STM32F7\_CMSIS\_VERSION\_RC}}))}

\end{DoxyCode}
\mbox{\Hypertarget{group___library__configuration__section_ga3d15a2e4a28240479705b3d11701973f}\label{group___library__configuration__section_ga3d15a2e4a28240479705b3d11701973f}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!\_\_STM32F7\_CMSIS\_VERSION\_MAIN@{\_\_STM32F7\_CMSIS\_VERSION\_MAIN}}
\index{\_\_STM32F7\_CMSIS\_VERSION\_MAIN@{\_\_STM32F7\_CMSIS\_VERSION\_MAIN}!Library\_configuration\_section@{Library\_configuration\_section}}
\subsubsection{\texorpdfstring{\_\_STM32F7\_CMSIS\_VERSION\_MAIN}{\_\_STM32F7\_CMSIS\_VERSION\_MAIN}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+T\+M32\+F7\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN~(0x01)}



Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. 

$<$ S\+T\+M32\+F756\+VG, S\+T\+M32\+F756\+ZG, S\+T\+M32\+F756\+ZG, S\+T\+M32\+F756\+IG, S\+T\+M32\+F756\+BG, S\+T\+M32\+F756\+NG Devices

$<$ S\+T\+M32\+F746\+VE, S\+T\+M32\+F746\+VG, S\+T\+M32\+F746\+ZE, S\+T\+M32\+F746\+ZG, S\+T\+M32\+F746\+IE, S\+T\+M32\+F746\+IG, S\+T\+M32\+F746\+BE, S\+T\+M32\+F746\+BG, S\+T\+M32\+F746\+NE, S\+T\+M32\+F746\+NG Devices

$<$ S\+T\+M32\+F745\+VE, S\+T\+M32\+F745\+VG, S\+T\+M32\+F745\+ZG, S\+T\+M32\+F745\+ZE, S\+T\+M32\+F745\+IE, S\+T\+M32\+F745\+IG Devices

$<$ S\+T\+M32\+F765\+BI, S\+T\+M32\+F765\+BG, S\+T\+M32\+F765\+NI, S\+T\+M32\+F765\+NG, S\+T\+M32\+F765\+II, S\+T\+M32\+F765\+IG, S\+T\+M32\+F765\+ZI, S\+T\+M32\+F765\+ZG, S\+T\+M32\+F765\+VI, S\+T\+M32\+F765\+VG Devices

$<$ S\+T\+M32\+F767\+BG, S\+T\+M32\+F767\+BI, S\+T\+M32\+F767\+IG, S\+T\+M32\+F767\+II, S\+T\+M32\+F767\+NG, S\+T\+M32\+F767\+NI, S\+T\+M32\+F767\+VG, S\+T\+M32\+F767\+VI, S\+T\+M32\+F767\+ZG, S\+T\+M32\+F767\+ZI Devices

$<$ S\+T\+M32\+F769\+AG, S\+T\+M32\+F769\+AI, S\+T\+M32\+F769\+BG, S\+T\+M32\+F769\+BI, S\+T\+M32\+F769\+IG, S\+T\+M32\+F769\+II, S\+T\+M32\+F769\+NG, S\+T\+M32\+F769\+NI, S\+T\+M32\+F768\+AI Devices

$<$ S\+T\+M32\+F777\+VI, S\+T\+M32\+F777\+ZI, S\+T\+M32\+F777\+II, S\+T\+M32\+F777\+BI, S\+T\+M32\+F777\+NI Devices

$<$ S\+T\+M32\+F779\+II, S\+T\+M32\+F779\+BI, S\+T\+M32\+F779\+NI, S\+T\+M32\+F779\+AI, S\+T\+M32\+F778\+AI Devices

$<$ S\+T\+M32\+F722\+IE, S\+T\+M32\+F722\+ZE, S\+T\+M32\+F722\+VE, S\+T\+M32\+F722\+RE, S\+T\+M32\+F722\+IC, S\+T\+M32\+F722\+ZC, S\+T\+M32\+F722\+VC, S\+T\+M32\+F722\+RC Devices

$<$ S\+T\+M32\+F723\+IE, S\+T\+M32\+F723\+ZE, S\+T\+M32\+F723\+VE, S\+T\+M32\+F723\+IC, S\+T\+M32\+F723\+ZC, S\+T\+M32\+F723\+VC Devices

$<$ S\+T\+M32\+F732\+IE, S\+T\+M32\+F732\+ZE, S\+T\+M32\+F732\+VE, S\+T\+M32\+F732\+RE Devices

$<$ S\+T\+M32\+F733\+IE, S\+T\+M32\+F733\+ZE, S\+T\+M32\+F733\+VE Devices

$<$ S\+T\+M32\+F730R, S\+T\+M32\+F730V, S\+T\+M32\+F730Z, S\+T\+M32\+F730I Devices

$<$ S\+T\+M32\+F750V, S\+T\+M32\+F750Z, S\+T\+M32\+F750N Devices\+C\+M\+S\+IS Device version number V1.\+2.\+4\mbox{[}31\+:24\mbox{]} main version \mbox{\Hypertarget{group___library__configuration__section_ga53b0c20cdf16509fed10dbb94c53625a}\label{group___library__configuration__section_ga53b0c20cdf16509fed10dbb94c53625a}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!\_\_STM32F7\_CMSIS\_VERSION\_RC@{\_\_STM32F7\_CMSIS\_VERSION\_RC}}
\index{\_\_STM32F7\_CMSIS\_VERSION\_RC@{\_\_STM32F7\_CMSIS\_VERSION\_RC}!Library\_configuration\_section@{Library\_configuration\_section}}
\subsubsection{\texorpdfstring{\_\_STM32F7\_CMSIS\_VERSION\_RC}{\_\_STM32F7\_CMSIS\_VERSION\_RC}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+T\+M32\+F7\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC~(0x00)}

\mbox{[}7\+:0\mbox{]} release candidate \mbox{\Hypertarget{group___library__configuration__section_ga6798680eacd3d6e366db28c0d0ab3b46}\label{group___library__configuration__section_ga6798680eacd3d6e366db28c0d0ab3b46}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!\_\_STM32F7\_CMSIS\_VERSION\_SUB1@{\_\_STM32F7\_CMSIS\_VERSION\_SUB1}}
\index{\_\_STM32F7\_CMSIS\_VERSION\_SUB1@{\_\_STM32F7\_CMSIS\_VERSION\_SUB1}!Library\_configuration\_section@{Library\_configuration\_section}}
\subsubsection{\texorpdfstring{\_\_STM32F7\_CMSIS\_VERSION\_SUB1}{\_\_STM32F7\_CMSIS\_VERSION\_SUB1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+T\+M32\+F7\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1~(0x02)}

\mbox{[}23\+:16\mbox{]} sub1 version \mbox{\Hypertarget{group___library__configuration__section_ga5ac10c6c999946353fc277b8eb591a6e}\label{group___library__configuration__section_ga5ac10c6c999946353fc277b8eb591a6e}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!\_\_STM32F7\_CMSIS\_VERSION\_SUB2@{\_\_STM32F7\_CMSIS\_VERSION\_SUB2}}
\index{\_\_STM32F7\_CMSIS\_VERSION\_SUB2@{\_\_STM32F7\_CMSIS\_VERSION\_SUB2}!Library\_configuration\_section@{Library\_configuration\_section}}
\subsubsection{\texorpdfstring{\_\_STM32F7\_CMSIS\_VERSION\_SUB2}{\_\_STM32F7\_CMSIS\_VERSION\_SUB2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+T\+M32\+F7\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2~(0x04)}

\mbox{[}15\+:8\mbox{]} sub2 version 