// Seed: 4260334290
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output uwire id_2,
    input supply0 id_3,
    output wand id_4,
    output uwire id_5,
    input wand id_6,
    output wand id_7,
    input tri1 id_8,
    input tri id_9,
    input uwire id_10,
    output tri id_11,
    input supply1 id_12,
    input wire id_13,
    input supply1 id_14,
    output tri0 id_15,
    input uwire id_16,
    input uwire id_17
);
  wire id_19;
  assign id_4 = 1 ? 1 < id_12 : 1 ==? id_13;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input wor id_2,
    input tri0 id_3,
    input wor id_4,
    output tri id_5,
    input wand id_6,
    input tri1 id_7,
    input tri0 id_8,
    output uwire id_9,
    input tri id_10,
    input supply1 id_11,
    input tri1 id_12,
    input supply1 id_13,
    input wand id_14,
    input wor id_15,
    output tri id_16,
    input tri id_17,
    output wand id_18
);
  wire id_20;
  module_0(
      id_15,
      id_1,
      id_5,
      id_4,
      id_18,
      id_9,
      id_6,
      id_9,
      id_15,
      id_15,
      id_6,
      id_5,
      id_10,
      id_12,
      id_2,
      id_0,
      id_17,
      id_6
  );
endmodule
