// Seed: 3665473947
module module_0 (
    input wor id_0,
    input wor id_1,
    input tri1 id_2,
    input tri0 id_3,
    output tri id_4,
    input wand id_5,
    output wand id_6,
    output uwire id_7,
    input wire id_8,
    input tri0 id_9,
    input supply1 id_10,
    output wand id_11
    , id_15,
    input tri1 id_12,
    input tri id_13
);
  wire id_16;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output wor   id_1
    , id_7,
    input  wor   id_2,
    input  uwire id_3,
    output tri0  id_4,
    output logic id_5
);
  wire id_8;
  assign id_1 = id_8 ? -1 % $realtime : -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_0,
      id_3,
      id_1,
      id_0,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3
  );
  always @(negedge id_2) id_5 = 1;
endmodule
