Protel Design System Design Rule Check
PCB File : C:\Users\zxc\Desktop\数据记录仪\数据记录仪V2\V2.1.PcbDoc
Date     : 2019/1/30
Time     : 15:04:04

WARNING: Unplated multi-layer pad(s) detected
   Pad XS1-7(2085.984mil,3995.787mil) on Multi-Layer on Net GND
   Pad XS1-6(2085.984mil,3773.346mil) on Multi-Layer on Net GND

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Via (3915mil,3670mil) from Top Layer to Bottom Layer 
Rule Violations :1

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U6" (2640.5mil,2900.5mil) on Top Overlay And Track (2240mil,2932.5mil)(2640mil,2932.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U6" (2640.5mil,2900.5mil) on Top Overlay And Track (2640mil,2932.5mil)(2640mil,3032.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.764mil < 10mil) Between Text "C18" (4265mil,2945mil) on Top Overlay And Track (4335mil,2995mil)(4335mil,3037mil) on Top Overlay Silk Text to Silk Clearance [7.764mil]
   Violation between Silk To Silk Clearance Constraint: (8.028mil < 10mil) Between Text "C18" (4265mil,2945mil) on Top Overlay And Track (4285mil,2995mil)(4285mil,3037mil) on Top Overlay Silk Text to Silk Clearance [8.028mil]
   Violation between Silk To Silk Clearance Constraint: (7.764mil < 10mil) Between Text "C18" (4265mil,2945mil) on Top Overlay And Track (4285mil,2995mil)(4335mil,2995mil) on Top Overlay Silk Text to Silk Clearance [7.764mil]
   Violation between Silk To Silk Clearance Constraint: (7.764mil < 10mil) Between Text "C13" (4370mil,3020mil) on Top Overlay And Track (4361mil,3070mil)(4403mil,3070mil) on Top Overlay Silk Text to Silk Clearance [7.764mil]
   Violation between Silk To Silk Clearance Constraint: (7.764mil < 10mil) Between Text "C13" (4370mil,3020mil) on Top Overlay And Track (4423mil,3070mil)(4465mil,3070mil) on Top Overlay Silk Text to Silk Clearance [7.764mil]
   Violation between Silk To Silk Clearance Constraint: (9.612mil < 10mil) Between Text "R14" (3252.125mil,3724.255mil) on Top Overlay And Text "R15" (3342.125mil,3724.255mil) on Top Overlay Silk Text to Silk Clearance [9.612mil]
   Violation between Silk To Silk Clearance Constraint: (4.612mil < 10mil) Between Text "R11" (3167.125mil,3724.255mil) on Top Overlay And Text "R14" (3252.125mil,3724.255mil) on Top Overlay Silk Text to Silk Clearance [4.612mil]
   Violation between Silk To Silk Clearance Constraint: (9.612mil < 10mil) Between Text "C15" (3150mil,4310mil) on Top Overlay And Text "R13" (3240mil,4310mil) on Top Overlay Silk Text to Silk Clearance [9.612mil]
   Violation between Silk To Silk Clearance Constraint: (4.612mil < 10mil) Between Text "C15" (3150mil,4310mil) on Top Overlay And Text "R12" (3065mil,4310mil) on Top Overlay Silk Text to Silk Clearance [4.612mil]
   Violation between Silk To Silk Clearance Constraint: (6.034mil < 10mil) Between Text "C16" (2965mil,4100mil) on Top Overlay And Text "C17" (2865mil,4100mil) on Top Overlay Silk Text to Silk Clearance [6.034mil]
Rule Violations :12

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.764mil < 10mil) Between Arc (3201.299mil,2505.945mil) on Top Overlay And Pad C21-1(3154.055mil,2565mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.926mil < 10mil) Between Arc (2710.4mil,2857.5mil) on Top Overlay And Pad U6-1(2677.4mil,2828.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.079mil < 10mil) Between Arc (3792.305mil,2586.85mil) on Top Overlay And Pad U5-1(3778.5mil,2612.36mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.079mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.079mil < 10mil) Between Arc (4488.171mil,3801.7mil) on Top Overlay And Pad U1-1(4479.894mil,3773.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.079mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (3022.165mil,2505.945mil)(3022.165mil,2507.913mil) on Top Overlay And Pad C21-2(3035.945mil,2565mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (3022.165mil,2622.087mil)(3022.165mil,2624.055mil) on Top Overlay And Pad C21-2(3035.945mil,2565mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (3114.685mil,2507.913mil)(3167.834mil,2507.913mil) on Top Overlay And Pad C21-1(3154.055mil,2565mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (3114.685mil,2622.087mil)(3167.834mil,2622.087mil) on Top Overlay And Pad C21-1(3154.055mil,2565mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3145mil,2420mil)(3145mil,2470mil) on Top Overlay And Pad C27-1(3120mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3103mil,2420mil)(3145mil,2420mil) on Top Overlay And Pad C27-1(3120mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3103mil,2470mil)(3145mil,2470mil) on Top Overlay And Pad C27-1(3120mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3040mil,2420mil)(3040mil,2470mil) on Top Overlay And Pad C27-2(3065mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3041mil,2420mil)(3083mil,2420mil) on Top Overlay And Pad C27-2(3065mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3041mil,2470mil)(3083mil,2470mil) on Top Overlay And Pad C27-2(3065mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3115mil,2870mil)(3115mil,2912mil) on Top Overlay And Pad C29-1(3140mil,2895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3165mil,2870mil)(3165mil,2912mil) on Top Overlay And Pad C29-1(3140mil,2895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3115mil,2870mil)(3165mil,2870mil) on Top Overlay And Pad C29-1(3140mil,2895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3115mil,2932mil)(3115mil,2974mil) on Top Overlay And Pad C29-2(3140mil,2950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3165mil,2932mil)(3165mil,2974mil) on Top Overlay And Pad C29-2(3140mil,2950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3115mil,2975mil)(3165mil,2975mil) on Top Overlay And Pad C29-2(3140mil,2950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3965mil,2400mil)(3965mil,2450mil) on Top Overlay And Pad C28-1(3990mil,2425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3965mil,2450mil)(4007mil,2450mil) on Top Overlay And Pad C28-1(3990mil,2425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3965mil,2400mil)(4007mil,2400mil) on Top Overlay And Pad C28-1(3990mil,2425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4027mil,2450mil)(4069mil,2450mil) on Top Overlay And Pad C28-2(4045mil,2425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4070mil,2400mil)(4070mil,2450mil) on Top Overlay And Pad C28-2(4045mil,2425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4027mil,2400mil)(4069mil,2400mil) on Top Overlay And Pad C28-2(4045mil,2425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3795mil,3670mil)(3795mil,3712mil) on Top Overlay And Pad C26-1(3820mil,3695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3845mil,3670mil)(3845mil,3712mil) on Top Overlay And Pad C26-1(3820mil,3695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3795mil,3670mil)(3845mil,3670mil) on Top Overlay And Pad C26-1(3820mil,3695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3795mil,3732mil)(3795mil,3774mil) on Top Overlay And Pad C26-2(3820mil,3750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3845mil,3732mil)(3845mil,3774mil) on Top Overlay And Pad C26-2(3820mil,3750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3795mil,3775mil)(3845mil,3775mil) on Top Overlay And Pad C26-2(3820mil,3750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (2733.4mil,2658.5mil)(2733.4mil,2848.5mil) on Top Overlay And Pad U6-1(2677.4mil,2828.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (2733.4mil,2658.5mil)(2733.4mil,2848.5mil) on Top Overlay And Pad U6-2(2677.4mil,2778.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (2733.4mil,2658.5mil)(2733.4mil,2848.5mil) on Top Overlay And Pad U6-3(2677.4mil,2728.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (2733.4mil,2658.5mil)(2733.4mil,2848.5mil) on Top Overlay And Pad U6-4(2677.4mil,2678.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (2857.4mil,2658.5mil)(2857.4mil,2848.5mil) on Top Overlay And Pad U6-8(2915.4mil,2828.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (2857.4mil,2658.5mil)(2857.4mil,2848.5mil) on Top Overlay And Pad U6-7(2915.4mil,2778.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (2857.4mil,2658.5mil)(2857.4mil,2848.5mil) on Top Overlay And Pad U6-6(2915.4mil,2728.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (2857.4mil,2658.5mil)(2857.4mil,2848.5mil) on Top Overlay And Pad U6-5(2915.4mil,2678.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2191.299mil,3955.433mil)(2191.299mil,4030.236mil) on Top Overlay And Pad XS1-1(2191.299mil,3935.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2191.299mil,3738.898mil)(2191.299mil,3813.701mil) on Top Overlay And Pad XS1-5(2191.299mil,3833.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3244.38mil,3951.28mil)(3260.08mil,3951.28mil) on Top Overlay And Pad U4-24(3236.49mil,3955.2mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.981mil < 10mil) Between Track (3134.18mil,3951.28mil)(3149.88mil,3951.28mil) on Top Overlay And Pad U4-19(3157.75mil,3955.2mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.981mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.01mil < 10mil) Between Track (3134.18mil,3951.28mil)(3134.18mil,3966.98mil) on Top Overlay And Pad U4-18(3138.07mil,3974.88mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.01mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.971mil < 10mil) Between Track (3134.18mil,4061.48mil)(3134.18mil,4077.28mil) on Top Overlay And Pad U4-13(3138.07mil,4053.62mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.971mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.981mil < 10mil) Between Track (3134.18mil,4077.28mil)(3149.88mil,4077.28mil) on Top Overlay And Pad U4-12(3157.75mil,4073.31mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.981mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3244.38mil,4077.28mil)(3260.08mil,4077.28mil) on Top Overlay And Pad U4-7(3236.49mil,4073.31mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.971mil < 10mil) Between Track (3260.08mil,4061.48mil)(3260.08mil,4077.28mil) on Top Overlay And Pad U4-6(3256.18mil,4053.62mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.971mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.72mil < 10mil) Between Track (5752.465mil,3669.7mil)(5752.465mil,3791.7mil) on Top Overlay And Pad TF-1(5752.415mil,3650.2mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.72mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.3mil < 10mil) Between Track (5752.465mil,3669.7mil)(5752.465mil,3791.7mil) on Top Overlay And Pad TF-13(5777.565mil,3835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.602mil < 10mil) Between Track (6213.165mil,3890.2mil)(6370.665mil,3890.2mil) on Top Overlay And Pad TF-12(6157.565mil,3865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.602mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.6mil < 10mil) Between Track (6213.165mil,3232.7mil)(6370.665mil,3232.7mil) on Top Overlay And Pad TF-11(6157.565mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3950mil,2490mil)(3950mil,2595mil) on Top Overlay And Pad R19-1(3975mil,2570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3950mil,2595mil)(4000mil,2595mil) on Top Overlay And Pad R19-1(3975mil,2570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4000mil,2490mil)(4000mil,2595mil) on Top Overlay And Pad R19-1(3975mil,2570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3950mil,2490mil)(3950mil,2595mil) on Top Overlay And Pad R19-2(3975mil,2515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3950mil,2490mil)(4000mil,2490mil) on Top Overlay And Pad R19-2(3975mil,2515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4000mil,2490mil)(4000mil,2595mil) on Top Overlay And Pad R19-2(3975mil,2515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4040mil,2490mil)(4040mil,2595mil) on Top Overlay And Pad R18-1(4065mil,2570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4090mil,2490mil)(4090mil,2595mil) on Top Overlay And Pad R18-1(4065mil,2570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4040mil,2595mil)(4090mil,2595mil) on Top Overlay And Pad R18-1(4065mil,2570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4040mil,2490mil)(4040mil,2595mil) on Top Overlay And Pad R18-2(4065mil,2515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4090mil,2490mil)(4090mil,2595mil) on Top Overlay And Pad R18-2(4065mil,2515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4040mil,2490mil)(4090mil,2490mil) on Top Overlay And Pad R18-2(4065mil,2515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3115mil,3085mil)(3115mil,3135mil) on Top Overlay And Pad R17-1(3140mil,3110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3115mil,3085mil)(3220mil,3085mil) on Top Overlay And Pad R17-1(3140mil,3110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3115mil,3135mil)(3220mil,3135mil) on Top Overlay And Pad R17-1(3140mil,3110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3220mil,3085mil)(3220mil,3135mil) on Top Overlay And Pad R17-2(3195mil,3110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3115mil,3085mil)(3220mil,3085mil) on Top Overlay And Pad R17-2(3195mil,3110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3115mil,3135mil)(3220mil,3135mil) on Top Overlay And Pad R17-2(3195mil,3110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3115mil,3165mil)(3115mil,3215mil) on Top Overlay And Pad R16-1(3140mil,3190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3115mil,3165mil)(3220mil,3165mil) on Top Overlay And Pad R16-1(3140mil,3190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3115mil,3215mil)(3220mil,3215mil) on Top Overlay And Pad R16-1(3140mil,3190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3220mil,3165mil)(3220mil,3215mil) on Top Overlay And Pad R16-2(3195mil,3190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3115mil,3165mil)(3220mil,3165mil) on Top Overlay And Pad R16-2(3195mil,3190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3115mil,3215mil)(3220mil,3215mil) on Top Overlay And Pad R16-2(3195mil,3190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3267.125mil,3744.255mil)(3267.125mil,3849.255mil) on Top Overlay And Pad R15-1(3292.125mil,3824.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3317.125mil,3744.255mil)(3317.125mil,3849.255mil) on Top Overlay And Pad R15-1(3292.125mil,3824.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3267.125mil,3849.255mil)(3317.125mil,3849.255mil) on Top Overlay And Pad R15-1(3292.125mil,3824.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3267.125mil,3744.255mil)(3267.125mil,3849.255mil) on Top Overlay And Pad R15-2(3292.125mil,3769.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3317.125mil,3744.255mil)(3317.125mil,3849.255mil) on Top Overlay And Pad R15-2(3292.125mil,3769.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3267.125mil,3744.255mil)(3317.125mil,3744.255mil) on Top Overlay And Pad R15-2(3292.125mil,3769.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3247.125mil,3744.255mil)(3247.125mil,3849.255mil) on Top Overlay And Pad R14-1(3222.125mil,3824.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3197.125mil,3744.255mil)(3197.125mil,3849.255mil) on Top Overlay And Pad R14-1(3222.125mil,3824.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3197.125mil,3849.255mil)(3247.125mil,3849.255mil) on Top Overlay And Pad R14-1(3222.125mil,3824.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3247.125mil,3744.255mil)(3247.125mil,3849.255mil) on Top Overlay And Pad R14-2(3222.125mil,3769.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3197.125mil,3744.255mil)(3197.125mil,3849.255mil) on Top Overlay And Pad R14-2(3222.125mil,3769.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3197.125mil,3744.255mil)(3247.125mil,3744.255mil) on Top Overlay And Pad R14-2(3222.125mil,3769.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3237.125mil,4184.255mil)(3237.125mil,4289.255mil) on Top Overlay And Pad R13-1(3262.125mil,4264.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3287.125mil,4184.255mil)(3287.125mil,4289.255mil) on Top Overlay And Pad R13-1(3262.125mil,4264.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3237.125mil,4289.255mil)(3287.125mil,4289.255mil) on Top Overlay And Pad R13-1(3262.125mil,4264.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3237.125mil,4184.255mil)(3237.125mil,4289.255mil) on Top Overlay And Pad R13-2(3262.125mil,4209.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3287.125mil,4184.255mil)(3287.125mil,4289.255mil) on Top Overlay And Pad R13-2(3262.125mil,4209.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3237.125mil,4184.255mil)(3287.125mil,4184.255mil) on Top Overlay And Pad R13-2(3262.125mil,4209.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3087.125mil,4184.255mil)(3087.125mil,4289.255mil) on Top Overlay And Pad R12-1(3112.125mil,4264.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3137.125mil,4184.255mil)(3137.125mil,4289.255mil) on Top Overlay And Pad R12-1(3112.125mil,4264.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3087.125mil,4289.255mil)(3137.125mil,4289.255mil) on Top Overlay And Pad R12-1(3112.125mil,4264.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3087.125mil,4184.255mil)(3087.125mil,4289.255mil) on Top Overlay And Pad R12-2(3112.125mil,4209.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3137.125mil,4184.255mil)(3137.125mil,4289.255mil) on Top Overlay And Pad R12-2(3112.125mil,4209.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3087.125mil,4184.255mil)(3137.125mil,4184.255mil) on Top Overlay And Pad R12-2(3112.125mil,4209.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3127.125mil,3849.255mil)(3177.125mil,3849.255mil) on Top Overlay And Pad R11-1(3152.125mil,3824.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3127.125mil,3744.255mil)(3127.125mil,3849.255mil) on Top Overlay And Pad R11-1(3152.125mil,3824.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3177.125mil,3744.255mil)(3177.125mil,3849.255mil) on Top Overlay And Pad R11-1(3152.125mil,3824.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3127.125mil,3744.255mil)(3177.125mil,3744.255mil) on Top Overlay And Pad R11-2(3152.125mil,3769.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3127.125mil,3744.255mil)(3127.125mil,3849.255mil) on Top Overlay And Pad R11-2(3152.125mil,3769.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3177.125mil,3744.255mil)(3177.125mil,3849.255mil) on Top Overlay And Pad R11-2(3152.125mil,3769.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3501.667mil)(5370mil,3551.667mil) on Top Overlay And Pad R10-1(5395mil,3526.667mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3501.667mil)(5475mil,3501.667mil) on Top Overlay And Pad R10-1(5395mil,3526.667mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3551.667mil)(5475mil,3551.667mil) on Top Overlay And Pad R10-1(5395mil,3526.667mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5475mil,3501.667mil)(5475mil,3551.667mil) on Top Overlay And Pad R10-2(5450mil,3526.667mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3501.667mil)(5475mil,3501.667mil) on Top Overlay And Pad R10-2(5450mil,3526.667mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3551.667mil)(5475mil,3551.667mil) on Top Overlay And Pad R10-2(5450mil,3526.667mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3590mil)(5370mil,3640mil) on Top Overlay And Pad R9-1(5395mil,3615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3590mil)(5475mil,3590mil) on Top Overlay And Pad R9-1(5395mil,3615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3640mil)(5475mil,3640mil) on Top Overlay And Pad R9-1(5395mil,3615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5475mil,3590mil)(5475mil,3640mil) on Top Overlay And Pad R9-2(5450mil,3615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3590mil)(5475mil,3590mil) on Top Overlay And Pad R9-2(5450mil,3615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3640mil)(5475mil,3640mil) on Top Overlay And Pad R9-2(5450mil,3615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3678.333mil)(5370mil,3728.333mil) on Top Overlay And Pad R8-1(5395mil,3703.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3728.333mil)(5475mil,3728.333mil) on Top Overlay And Pad R8-1(5395mil,3703.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3678.333mil)(5475mil,3678.333mil) on Top Overlay And Pad R8-1(5395mil,3703.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5475mil,3678.333mil)(5475mil,3728.333mil) on Top Overlay And Pad R8-2(5450mil,3703.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3728.333mil)(5475mil,3728.333mil) on Top Overlay And Pad R8-2(5450mil,3703.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3678.333mil)(5475mil,3678.333mil) on Top Overlay And Pad R8-2(5450mil,3703.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3766.666mil)(5370mil,3816.666mil) on Top Overlay And Pad R7-1(5395mil,3791.666mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3816.666mil)(5475mil,3816.666mil) on Top Overlay And Pad R7-1(5395mil,3791.666mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3766.666mil)(5475mil,3766.666mil) on Top Overlay And Pad R7-1(5395mil,3791.666mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5475mil,3766.666mil)(5475mil,3816.666mil) on Top Overlay And Pad R7-2(5450mil,3791.666mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3816.666mil)(5475mil,3816.666mil) on Top Overlay And Pad R7-2(5450mil,3791.666mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3766.666mil)(5475mil,3766.666mil) on Top Overlay And Pad R7-2(5450mil,3791.666mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3325mil)(5370mil,3375mil) on Top Overlay And Pad R6-1(5395mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3325mil)(5475mil,3325mil) on Top Overlay And Pad R6-1(5395mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3375mil)(5475mil,3375mil) on Top Overlay And Pad R6-1(5395mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5475mil,3325mil)(5475mil,3375mil) on Top Overlay And Pad R6-2(5450mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3325mil)(5475mil,3325mil) on Top Overlay And Pad R6-2(5450mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3375mil)(5475mil,3375mil) on Top Overlay And Pad R6-2(5450mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3413.333mil)(5370mil,3463.333mil) on Top Overlay And Pad R5-1(5395mil,3438.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3413.333mil)(5475mil,3413.333mil) on Top Overlay And Pad R5-1(5395mil,3438.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3463.333mil)(5475mil,3463.333mil) on Top Overlay And Pad R5-1(5395mil,3438.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5475mil,3413.333mil)(5475mil,3463.333mil) on Top Overlay And Pad R5-2(5450mil,3438.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3413.333mil)(5475mil,3413.333mil) on Top Overlay And Pad R5-2(5450mil,3438.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5370mil,3463.333mil)(5475mil,3463.333mil) on Top Overlay And Pad R5-2(5450mil,3438.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2655mil,3525mil)(2655mil,3575mil) on Top Overlay And Pad R4-1(2630mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2550mil,3525mil)(2655mil,3525mil) on Top Overlay And Pad R4-1(2630mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2550mil,3575mil)(2655mil,3575mil) on Top Overlay And Pad R4-1(2630mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2550mil,3525mil)(2550mil,3575mil) on Top Overlay And Pad R4-2(2575mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2550mil,3525mil)(2655mil,3525mil) on Top Overlay And Pad R4-2(2575mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2550mil,3575mil)(2655mil,3575mil) on Top Overlay And Pad R4-2(2575mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5125mil,4455mil)(5175mil,4455mil) on Top Overlay And Pad R3-1(5150mil,4480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5175mil,4455mil)(5175mil,4560mil) on Top Overlay And Pad R3-1(5150mil,4480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5125mil,4455mil)(5125mil,4560mil) on Top Overlay And Pad R3-1(5150mil,4480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5125mil,4560mil)(5175mil,4560mil) on Top Overlay And Pad R3-2(5150mil,4535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5175mil,4455mil)(5175mil,4560mil) on Top Overlay And Pad R3-2(5150mil,4535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5125mil,4455mil)(5125mil,4560mil) on Top Overlay And Pad R3-2(5150mil,4535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4665mil,3960mil)(4665mil,4010mil) on Top Overlay And Pad R2-1(4690mil,3985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4665mil,3960mil)(4770mil,3960mil) on Top Overlay And Pad R2-1(4690mil,3985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4665mil,4010mil)(4770mil,4010mil) on Top Overlay And Pad R2-1(4690mil,3985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4770mil,3960mil)(4770mil,4010mil) on Top Overlay And Pad R2-2(4745mil,3985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4665mil,3960mil)(4770mil,3960mil) on Top Overlay And Pad R2-2(4745mil,3985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4665mil,4010mil)(4770mil,4010mil) on Top Overlay And Pad R2-2(4745mil,3985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3634.644mil,4260mil)(3670mil,4295.355mil) on Top Overlay And Pad R1-1(3670mil,4260mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3670mil,4295.355mil)(3744.246mil,4221.109mil) on Top Overlay And Pad R1-1(3670mil,4260mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3634.644mil,4260mil)(3708.891mil,4185.754mil) on Top Overlay And Pad R1-1(3670mil,4260mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3708.891mil,4185.754mil)(3744.246mil,4221.109mil) on Top Overlay And Pad R1-2(3708.891mil,4221.109mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3670mil,4295.355mil)(3744.246mil,4221.109mil) on Top Overlay And Pad R1-2(3708.891mil,4221.109mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3634.644mil,4260mil)(3708.891mil,4185.754mil) on Top Overlay And Pad R1-2(3708.891mil,4221.109mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.247mil < 10mil) Between Track (2356.449mil,3515mil)(2356.488mil,3515mil) on Top Overlay And Pad LED2-2(2387.984mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (2419.992mil,3550mil)(2434.992mil,3570mil) on Top Overlay And Pad LED2-2(2387.984mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (2419.992mil,3550mil)(2434.992mil,3530mil) on Top Overlay And Pad LED2-2(2387.984mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (2356.488mil,3515mil)(2356.488mil,3585mil) on Top Overlay And Pad LED2-2(2387.984mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (2356.488mil,3515mil)(2506.488mil,3515mil) on Top Overlay And Pad LED2-2(2387.984mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (2356.488mil,3585mil)(2506.488mil,3585mil) on Top Overlay And Pad LED2-2(2387.984mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (2434.992mil,3530mil)(2434.992mil,3570mil) on Top Overlay And Pad LED2-1(2474.992mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (2419.992mil,3550mil)(2434.992mil,3570mil) on Top Overlay And Pad LED2-1(2474.992mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (2419.992mil,3550mil)(2434.992mil,3530mil) on Top Overlay And Pad LED2-1(2474.992mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (2506.488mil,3550mil)(2506.488mil,3585mil) on Top Overlay And Pad LED2-1(2474.992mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (2506.488mil,3515mil)(2506.488mil,3550mil) on Top Overlay And Pad LED2-1(2474.992mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (2356.488mil,3515mil)(2506.488mil,3515mil) on Top Overlay And Pad LED2-1(2474.992mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (2356.488mil,3585mil)(2506.488mil,3585mil) on Top Overlay And Pad LED2-1(2474.992mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.247mil < 10mil) Between Track (5185mil,4266.449mil)(5185mil,4266.488mil) on Top Overlay And Pad LED1-2(5150mil,4297.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (5150mil,4329.992mil)(5170mil,4344.992mil) on Top Overlay And Pad LED1-2(5150mil,4297.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (5130mil,4344.992mil)(5150mil,4329.992mil) on Top Overlay And Pad LED1-2(5150mil,4297.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (5115mil,4266.488mil)(5115mil,4416.488mil) on Top Overlay And Pad LED1-2(5150mil,4297.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (5185mil,4266.488mil)(5185mil,4416.488mil) on Top Overlay And Pad LED1-2(5150mil,4297.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (5115mil,4266.488mil)(5185mil,4266.488mil) on Top Overlay And Pad LED1-2(5150mil,4297.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (5150mil,4329.992mil)(5170mil,4344.992mil) on Top Overlay And Pad LED1-1(5150mil,4384.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (5130mil,4344.992mil)(5150mil,4329.992mil) on Top Overlay And Pad LED1-1(5150mil,4384.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (5130mil,4344.992mil)(5170mil,4344.992mil) on Top Overlay And Pad LED1-1(5150mil,4384.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (5150mil,4416.488mil)(5185mil,4416.488mil) on Top Overlay And Pad LED1-1(5150mil,4384.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (5115mil,4266.488mil)(5115mil,4416.488mil) on Top Overlay And Pad LED1-1(5150mil,4384.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (5185mil,4266.488mil)(5185mil,4416.488mil) on Top Overlay And Pad LED1-1(5150mil,4384.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (5115mil,4416.488mil)(5150mil,4416.488mil) on Top Overlay And Pad LED1-1(5150mil,4384.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3090mil,2708mil)(3090mil,2750mil) on Top Overlay And Pad C25-1(3065mil,2725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3040mil,2750mil)(3090mil,2750mil) on Top Overlay And Pad C25-1(3065mil,2725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3040mil,2708mil)(3040mil,2750mil) on Top Overlay And Pad C25-1(3065mil,2725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3090mil,2646mil)(3090mil,2688mil) on Top Overlay And Pad C25-2(3065mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3040mil,2645mil)(3090mil,2645mil) on Top Overlay And Pad C25-2(3065mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3040mil,2646mil)(3040mil,2688mil) on Top Overlay And Pad C25-2(3065mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2475mil,2763mil)(2475mil,2805mil) on Top Overlay And Pad C24-1(2500mil,2780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2525mil,2763mil)(2525mil,2805mil) on Top Overlay And Pad C24-1(2500mil,2780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2475mil,2805mil)(2525mil,2805mil) on Top Overlay And Pad C24-1(2500mil,2780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2475mil,2701mil)(2475mil,2743mil) on Top Overlay And Pad C24-2(2500mil,2725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2525mil,2701mil)(2525mil,2743mil) on Top Overlay And Pad C24-2(2500mil,2725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2475mil,2700mil)(2525mil,2700mil) on Top Overlay And Pad C24-2(2500mil,2725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3220mil,3000mil)(3220mil,3050mil) on Top Overlay And Pad C23-1(3195mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3178mil,3000mil)(3220mil,3000mil) on Top Overlay And Pad C23-1(3195mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3178mil,3050mil)(3220mil,3050mil) on Top Overlay And Pad C23-1(3195mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3115mil,3000mil)(3115mil,3050mil) on Top Overlay And Pad C23-2(3140mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3116mil,3000mil)(3158mil,3000mil) on Top Overlay And Pad C23-2(3140mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3116mil,3050mil)(3158mil,3050mil) on Top Overlay And Pad C23-2(3140mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3015mil,2770mil)(3015mil,2820mil) on Top Overlay And Pad C22-1(3040mil,2795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3015mil,2770mil)(3057mil,2770mil) on Top Overlay And Pad C22-1(3040mil,2795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3015mil,2820mil)(3057mil,2820mil) on Top Overlay And Pad C22-1(3040mil,2795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3077mil,2770mil)(3119mil,2770mil) on Top Overlay And Pad C22-2(3095mil,2795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3077mil,2820mil)(3119mil,2820mil) on Top Overlay And Pad C22-2(3095mil,2795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3120mil,2770mil)(3120mil,2820mil) on Top Overlay And Pad C22-2(3095mil,2795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2395mil,2700mil)(2395mil,2742mil) on Top Overlay And Pad C20-1(2420mil,2725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2445mil,2700mil)(2445mil,2742mil) on Top Overlay And Pad C20-1(2420mil,2725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2395mil,2700mil)(2445mil,2700mil) on Top Overlay And Pad C20-1(2420mil,2725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2395mil,2762mil)(2395mil,2804mil) on Top Overlay And Pad C20-2(2420mil,2780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2445mil,2762mil)(2445mil,2804mil) on Top Overlay And Pad C20-2(2420mil,2780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2395mil,2805mil)(2445mil,2805mil) on Top Overlay And Pad C20-2(2420mil,2780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3605mil,3110mil)(3655mil,3110mil) on Top Overlay And Pad C19-1(3630mil,3135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3655mil,3110mil)(3655mil,3152mil) on Top Overlay And Pad C19-1(3630mil,3135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3605mil,3110mil)(3605mil,3152mil) on Top Overlay And Pad C19-1(3630mil,3135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3605mil,3215mil)(3655mil,3215mil) on Top Overlay And Pad C19-2(3630mil,3190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3655mil,3172mil)(3655mil,3214mil) on Top Overlay And Pad C19-2(3630mil,3190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3605mil,3172mil)(3605mil,3214mil) on Top Overlay And Pad C19-2(3630mil,3190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4285mil,2995mil)(4285mil,3037mil) on Top Overlay And Pad C18-1(4310mil,3020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4335mil,2995mil)(4335mil,3037mil) on Top Overlay And Pad C18-1(4310mil,3020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4285mil,2995mil)(4335mil,2995mil) on Top Overlay And Pad C18-1(4310mil,3020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4285mil,3057mil)(4285mil,3099mil) on Top Overlay And Pad C18-2(4310mil,3075mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4335mil,3057mil)(4335mil,3099mil) on Top Overlay And Pad C18-2(4310mil,3075mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4285mil,3100mil)(4335mil,3100mil) on Top Overlay And Pad C18-2(4310mil,3075mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2932.125mil,3969.255mil)(2932.125mil,4011.255mil) on Top Overlay And Pad C17-1(2907.125mil,3994.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2882.125mil,3969.255mil)(2882.125mil,4011.255mil) on Top Overlay And Pad C17-1(2907.125mil,3994.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2882.125mil,3969.255mil)(2932.125mil,3969.255mil) on Top Overlay And Pad C17-1(2907.125mil,3994.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2932.125mil,4031.255mil)(2932.125mil,4073.255mil) on Top Overlay And Pad C17-2(2907.125mil,4049.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2882.125mil,4031.255mil)(2882.125mil,4073.255mil) on Top Overlay And Pad C17-2(2907.125mil,4049.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2882.125mil,4074.255mil)(2932.125mil,4074.255mil) on Top Overlay And Pad C17-2(2907.125mil,4049.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2972.125mil,3969.255mil)(3022.125mil,3969.255mil) on Top Overlay And Pad C16-1(2997.125mil,3994.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2972.125mil,3969.255mil)(2972.125mil,4011.255mil) on Top Overlay And Pad C16-1(2997.125mil,3994.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3022.125mil,3969.255mil)(3022.125mil,4011.255mil) on Top Overlay And Pad C16-1(2997.125mil,3994.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2972.125mil,4074.255mil)(3022.125mil,4074.255mil) on Top Overlay And Pad C16-2(2997.125mil,4049.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2972.125mil,4031.255mil)(2972.125mil,4073.255mil) on Top Overlay And Pad C16-2(2997.125mil,4049.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3022.125mil,4031.255mil)(3022.125mil,4073.255mil) on Top Overlay And Pad C16-2(2997.125mil,4049.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3162.125mil,4247.255mil)(3162.125mil,4289.255mil) on Top Overlay And Pad C15-1(3187.125mil,4264.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3212.125mil,4247.255mil)(3212.125mil,4289.255mil) on Top Overlay And Pad C15-1(3187.125mil,4264.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3162.125mil,4289.255mil)(3212.125mil,4289.255mil) on Top Overlay And Pad C15-1(3187.125mil,4264.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3162.125mil,4185.255mil)(3162.125mil,4227.255mil) on Top Overlay And Pad C15-2(3187.125mil,4209.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3212.125mil,4185.255mil)(3212.125mil,4227.255mil) on Top Overlay And Pad C15-2(3187.125mil,4209.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3162.125mil,4184.255mil)(3212.125mil,4184.255mil) on Top Overlay And Pad C15-2(3187.125mil,4209.255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4075mil,3375mil)(4075mil,3417mil) on Top Overlay And Pad C14-1(4050mil,3400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4025mil,3375mil)(4025mil,3417mil) on Top Overlay And Pad C14-1(4050mil,3400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4025mil,3375mil)(4075mil,3375mil) on Top Overlay And Pad C14-1(4050mil,3400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4025mil,3480mil)(4075mil,3480mil) on Top Overlay And Pad C14-2(4050mil,3455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4075mil,3437mil)(4075mil,3479mil) on Top Overlay And Pad C14-2(4050mil,3455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4025mil,3437mil)(4025mil,3479mil) on Top Overlay And Pad C14-2(4050mil,3455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4423mil,3070mil)(4465mil,3070mil) on Top Overlay And Pad C13-1(4440mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4423mil,3120mil)(4465mil,3120mil) on Top Overlay And Pad C13-1(4440mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4465mil,3070mil)(4465mil,3120mil) on Top Overlay And Pad C13-1(4440mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4360mil,3070mil)(4360mil,3120mil) on Top Overlay And Pad C13-2(4385mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4361mil,3070mil)(4403mil,3070mil) on Top Overlay And Pad C13-2(4385mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4361mil,3120mil)(4403mil,3120mil) on Top Overlay And Pad C13-2(4385mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4610mil,3880mil)(4610mil,3930mil) on Top Overlay And Pad C12-1(4635mil,3905mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4610mil,3880mil)(4652mil,3880mil) on Top Overlay And Pad C12-1(4635mil,3905mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4610mil,3930mil)(4652mil,3930mil) on Top Overlay And Pad C12-1(4635mil,3905mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4672mil,3880mil)(4714mil,3880mil) on Top Overlay And Pad C12-2(4690mil,3905mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4672mil,3930mil)(4714mil,3930mil) on Top Overlay And Pad C12-2(4690mil,3905mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4715mil,3880mil)(4715mil,3930mil) on Top Overlay And Pad C12-2(4690mil,3905mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4915mil,3503mil)(4915mil,3545mil) on Top Overlay And Pad C11-1(4940mil,3520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4965mil,3503mil)(4965mil,3545mil) on Top Overlay And Pad C11-1(4940mil,3520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4915mil,3545mil)(4965mil,3545mil) on Top Overlay And Pad C11-1(4940mil,3520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4915mil,3441mil)(4915mil,3483mil) on Top Overlay And Pad C11-2(4940mil,3465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4965mil,3441mil)(4965mil,3483mil) on Top Overlay And Pad C11-2(4940mil,3465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4915mil,3440mil)(4965mil,3440mil) on Top Overlay And Pad C11-2(4940mil,3465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2510mil,4245mil)(2510mil,4295mil) on Top Overlay And Pad C9-1(2485mil,4270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2468mil,4245mil)(2510mil,4245mil) on Top Overlay And Pad C9-1(2485mil,4270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2468mil,4295mil)(2510mil,4295mil) on Top Overlay And Pad C9-1(2485mil,4270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2405mil,4245mil)(2405mil,4295mil) on Top Overlay And Pad C9-2(2430mil,4270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2406mil,4245mil)(2448mil,4245mil) on Top Overlay And Pad C9-2(2430mil,4270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2406mil,4295mil)(2448mil,4295mil) on Top Overlay And Pad C9-2(2430mil,4270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2423mil,3830mil)(2465mil,3830mil) on Top Overlay And Pad C8-1(2440mil,3805mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2423mil,3780mil)(2465mil,3780mil) on Top Overlay And Pad C8-1(2440mil,3805mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2465mil,3780mil)(2465mil,3830mil) on Top Overlay And Pad C8-1(2440mil,3805mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2360mil,3780mil)(2360mil,3830mil) on Top Overlay And Pad C8-2(2385mil,3805mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2361mil,3830mil)(2403mil,3830mil) on Top Overlay And Pad C8-2(2385mil,3805mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2361mil,3780mil)(2403mil,3780mil) on Top Overlay And Pad C8-2(2385mil,3805mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2510mil,4325mil)(2510mil,4375mil) on Top Overlay And Pad C7-1(2485mil,4350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2468mil,4325mil)(2510mil,4325mil) on Top Overlay And Pad C7-1(2485mil,4350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2468mil,4375mil)(2510mil,4375mil) on Top Overlay And Pad C7-1(2485mil,4350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2405mil,4325mil)(2405mil,4375mil) on Top Overlay And Pad C7-2(2430mil,4350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2406mil,4325mil)(2448mil,4325mil) on Top Overlay And Pad C7-2(2430mil,4350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2406mil,4375mil)(2448mil,4375mil) on Top Overlay And Pad C7-2(2430mil,4350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2424.346mil,3749mil)(2466.347mil,3749mil) on Top Overlay And Pad C6-1(2441.346mil,3724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2424.346mil,3699mil)(2466.347mil,3699mil) on Top Overlay And Pad C6-1(2441.346mil,3724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2466.347mil,3699mil)(2466.347mil,3749mil) on Top Overlay And Pad C6-1(2441.346mil,3724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2361.347mil,3699mil)(2361.347mil,3749mil) on Top Overlay And Pad C6-2(2386.346mil,3724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2362.346mil,3749mil)(2404.347mil,3749mil) on Top Overlay And Pad C6-2(2386.346mil,3724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2362.346mil,3699mil)(2404.347mil,3699mil) on Top Overlay And Pad C6-2(2386.346mil,3724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2285mil,4643mil)(2285mil,4685mil) on Top Overlay And Pad C5-1(2310mil,4660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2335mil,4643mil)(2335mil,4685mil) on Top Overlay And Pad C5-1(2310mil,4660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2285mil,4685mil)(2335mil,4685mil) on Top Overlay And Pad C5-1(2310mil,4660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2285mil,4581mil)(2285mil,4623mil) on Top Overlay And Pad C5-2(2310mil,4605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2335mil,4581mil)(2335mil,4623mil) on Top Overlay And Pad C5-2(2310mil,4605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2285mil,4580mil)(2335mil,4580mil) on Top Overlay And Pad C5-2(2310mil,4605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4145mil,3933mil)(4145mil,3975mil) on Top Overlay And Pad C4-1(4170mil,3950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4195mil,3933mil)(4195mil,3975mil) on Top Overlay And Pad C4-1(4170mil,3950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4145mil,3975mil)(4195mil,3975mil) on Top Overlay And Pad C4-1(4170mil,3950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4145mil,3871mil)(4145mil,3913mil) on Top Overlay And Pad C4-2(4170mil,3895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4195mil,3871mil)(4195mil,3913mil) on Top Overlay And Pad C4-2(4170mil,3895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4145mil,3870mil)(4195mil,3870mil) on Top Overlay And Pad C4-2(4170mil,3895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4290mil,3930mil)(4290mil,3972mil) on Top Overlay And Pad C3-1(4265mil,3955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4240mil,3930mil)(4290mil,3930mil) on Top Overlay And Pad C3-1(4265mil,3955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4240mil,3930mil)(4240mil,3972mil) on Top Overlay And Pad C3-1(4265mil,3955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4290mil,3992mil)(4290mil,4034mil) on Top Overlay And Pad C3-2(4265mil,4010mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4240mil,4035mil)(4290mil,4035mil) on Top Overlay And Pad C3-2(4265mil,4010mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4240mil,3992mil)(4240mil,4034mil) on Top Overlay And Pad C3-2(4265mil,4010mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4380mil,3940mil)(4380mil,3982mil) on Top Overlay And Pad C2-1(4405mil,3965mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4430mil,3940mil)(4430mil,3982mil) on Top Overlay And Pad C2-1(4405mil,3965mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4380mil,3940mil)(4430mil,3940mil) on Top Overlay And Pad C2-1(4405mil,3965mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4380mil,4002mil)(4380mil,4044mil) on Top Overlay And Pad C2-2(4405mil,4020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4430mil,4002mil)(4430mil,4044mil) on Top Overlay And Pad C2-2(4405mil,4020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4380mil,4045mil)(4430mil,4045mil) on Top Overlay And Pad C2-2(4405mil,4020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4460mil,3940mil)(4460mil,3982mil) on Top Overlay And Pad C1-1(4485mil,3965mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4510mil,3940mil)(4510mil,3982mil) on Top Overlay And Pad C1-1(4485mil,3965mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4460mil,3940mil)(4510mil,3940mil) on Top Overlay And Pad C1-1(4485mil,3965mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4460mil,4002mil)(4460mil,4044mil) on Top Overlay And Pad C1-2(4485mil,4020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4510mil,4002mil)(4510mil,4044mil) on Top Overlay And Pad C1-2(4485mil,4020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4460mil,4045mil)(4510mil,4045mil) on Top Overlay And Pad C1-2(4485mil,4020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2674.24mil,4496.407mil)(2674.24mil,4728.647mil) on Top Overlay And Pad key1-4(2687.95mil,4525.987mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2445.95mil,4496.407mil)(2674.24mil,4496.407mil) on Top Overlay And Pad key1-4(2687.95mil,4525.987mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2445.95mil,4496.407mil)(2445.95mil,4728.647mil) on Top Overlay And Pad key1-2(2432.05mil,4525.987mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2445.95mil,4496.407mil)(2674.24mil,4496.407mil) on Top Overlay And Pad key1-2(2432.05mil,4525.987mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2445.95mil,4496.407mil)(2445.95mil,4728.647mil) on Top Overlay And Pad key1-1(2432.05mil,4703.147mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2445.95mil,4728.647mil)(2674.24mil,4728.647mil) on Top Overlay And Pad key1-1(2432.05mil,4703.147mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2674.24mil,4496.407mil)(2674.24mil,4728.647mil) on Top Overlay And Pad key1-3(2687.95mil,4703.147mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2445.95mil,4728.647mil)(2674.24mil,4728.647mil) on Top Overlay And Pad key1-3(2687.95mil,4703.147mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1994.449mil,3979.055mil)(2081.063mil,3979.055mil) on Top Overlay And Pad XS1-7(2085.984mil,3995.787mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2081.063mil,3947.559mil)(2081.063mil,3979.055mil) on Top Overlay And Pad XS1-7(2085.984mil,3995.787mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2081.063mil,3790.079mil)(2081.063mil,3821.575mil) on Top Overlay And Pad XS1-6(2085.984mil,3773.346mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1994.449mil,3790.079mil)(2081.063mil,3790.079mil) on Top Overlay And Pad XS1-6(2085.984mil,3773.346mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5615mil,3530mil)(5665mil,3530mil) on Bottom Overlay And Pad C10-1(5640mil,3505mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5615mil,3488mil)(5615mil,3530mil) on Bottom Overlay And Pad C10-1(5640mil,3505mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5665mil,3488mil)(5665mil,3530mil) on Bottom Overlay And Pad C10-1(5640mil,3505mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5615mil,3425mil)(5665mil,3425mil) on Bottom Overlay And Pad C10-2(5640mil,3450mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5615mil,3426mil)(5615mil,3468mil) on Bottom Overlay And Pad C10-2(5640mil,3450mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (5665mil,3426mil)(5665mil,3468mil) on Bottom Overlay And Pad C10-2(5640mil,3450mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3485mil,2800mil)(3485mil,2842mil) on Bottom Overlay And Pad C30-1(3510mil,2825mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3535mil,2800mil)(3535mil,2842mil) on Bottom Overlay And Pad C30-1(3510mil,2825mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3485mil,2800mil)(3535mil,2800mil) on Bottom Overlay And Pad C30-1(3510mil,2825mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3485mil,2862mil)(3485mil,2904mil) on Bottom Overlay And Pad C30-2(3510mil,2880mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3535mil,2862mil)(3535mil,2904mil) on Bottom Overlay And Pad C30-2(3510mil,2880mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3485mil,2905mil)(3535mil,2905mil) on Bottom Overlay And Pad C30-2(3510mil,2880mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
Rule Violations :355

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-2(3778.5mil,2632.05mil) on Top Layer And Pad U5-1(3778.5mil,2612.36mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-3(3778.5mil,2651.73mil) on Top Layer And Pad U5-2(3778.5mil,2632.05mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-4(3778.5mil,2671.42mil) on Top Layer And Pad U5-3(3778.5mil,2651.73mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-5(3778.5mil,2691.1mil) on Top Layer And Pad U5-4(3778.5mil,2671.42mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-6(3778.5mil,2710.79mil) on Top Layer And Pad U5-5(3778.5mil,2691.1mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-7(3778.5mil,2730.47mil) on Top Layer And Pad U5-6(3778.5mil,2710.79mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-8(3778.5mil,2750.16mil) on Top Layer And Pad U5-7(3778.5mil,2730.47mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-9(3778.5mil,2769.84mil) on Top Layer And Pad U5-8(3778.5mil,2750.16mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-10(3778.5mil,2789.53mil) on Top Layer And Pad U5-9(3778.5mil,2769.84mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-11(3778.5mil,2809.21mil) on Top Layer And Pad U5-10(3778.5mil,2789.53mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-12(3778.5mil,2828.9mil) on Top Layer And Pad U5-11(3778.5mil,2809.21mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-13(3778.5mil,2848.58mil) on Top Layer And Pad U5-12(3778.5mil,2828.9mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-14(3778.5mil,2868.27mil) on Top Layer And Pad U5-13(3778.5mil,2848.58mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-15(3778.5mil,2887.95mil) on Top Layer And Pad U5-14(3778.5mil,2868.27mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-16(3778.5mil,2907.64mil) on Top Layer And Pad U5-15(3778.5mil,2887.95mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-18(3687.95mil,2978.5mil) on Top Layer And Pad U5-17(3707.64mil,2978.5mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-19(3668.27mil,2978.5mil) on Top Layer And Pad U5-18(3687.95mil,2978.5mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-20(3648.58mil,2978.5mil) on Top Layer And Pad U5-19(3668.27mil,2978.5mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-21(3628.9mil,2978.5mil) on Top Layer And Pad U5-20(3648.58mil,2978.5mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-22(3609.21mil,2978.5mil) on Top Layer And Pad U5-21(3628.9mil,2978.5mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-23(3589.53mil,2978.5mil) on Top Layer And Pad U5-22(3609.21mil,2978.5mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-24(3569.84mil,2978.5mil) on Top Layer And Pad U5-23(3589.53mil,2978.5mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-25(3550.16mil,2978.5mil) on Top Layer And Pad U5-24(3569.84mil,2978.5mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-26(3530.47mil,2978.5mil) on Top Layer And Pad U5-25(3550.16mil,2978.5mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-27(3510.79mil,2978.5mil) on Top Layer And Pad U5-26(3530.47mil,2978.5mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-28(3491.1mil,2978.5mil) on Top Layer And Pad U5-27(3510.79mil,2978.5mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-29(3471.42mil,2978.5mil) on Top Layer And Pad U5-28(3491.1mil,2978.5mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-30(3451.73mil,2978.5mil) on Top Layer And Pad U5-29(3471.42mil,2978.5mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-31(3432.05mil,2978.5mil) on Top Layer And Pad U5-30(3451.73mil,2978.5mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-32(3412.36mil,2978.5mil) on Top Layer And Pad U5-31(3432.05mil,2978.5mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-34(3341.5mil,2887.95mil) on Top Layer And Pad U5-33(3341.5mil,2907.64mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-35(3341.5mil,2868.27mil) on Top Layer And Pad U5-34(3341.5mil,2887.95mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-36(3341.5mil,2848.58mil) on Top Layer And Pad U5-35(3341.5mil,2868.27mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-37(3341.5mil,2828.9mil) on Top Layer And Pad U5-36(3341.5mil,2848.58mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-38(3341.5mil,2809.21mil) on Top Layer And Pad U5-37(3341.5mil,2828.9mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-39(3341.5mil,2789.53mil) on Top Layer And Pad U5-38(3341.5mil,2809.21mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-40(3341.5mil,2769.84mil) on Top Layer And Pad U5-39(3341.5mil,2789.53mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-41(3341.5mil,2750.16mil) on Top Layer And Pad U5-40(3341.5mil,2769.84mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-42(3341.5mil,2730.47mil) on Top Layer And Pad U5-41(3341.5mil,2750.16mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-43(3341.5mil,2710.79mil) on Top Layer And Pad U5-42(3341.5mil,2730.47mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-44(3341.5mil,2691.1mil) on Top Layer And Pad U5-43(3341.5mil,2710.79mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-45(3341.5mil,2671.42mil) on Top Layer And Pad U5-44(3341.5mil,2691.1mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-46(3341.5mil,2651.73mil) on Top Layer And Pad U5-45(3341.5mil,2671.42mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-47(3341.5mil,2632.05mil) on Top Layer And Pad U5-46(3341.5mil,2651.73mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-48(3341.5mil,2612.36mil) on Top Layer And Pad U5-47(3341.5mil,2632.05mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-50(3432.05mil,2541.5mil) on Top Layer And Pad U5-49(3412.36mil,2541.5mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-51(3451.73mil,2541.5mil) on Top Layer And Pad U5-50(3432.05mil,2541.5mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-52(3471.42mil,2541.5mil) on Top Layer And Pad U5-51(3451.73mil,2541.5mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-53(3491.1mil,2541.5mil) on Top Layer And Pad U5-52(3471.42mil,2541.5mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-54(3510.79mil,2541.5mil) on Top Layer And Pad U5-53(3491.1mil,2541.5mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-55(3530.47mil,2541.5mil) on Top Layer And Pad U5-54(3510.79mil,2541.5mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-56(3550.16mil,2541.5mil) on Top Layer And Pad U5-55(3530.47mil,2541.5mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-57(3569.84mil,2541.5mil) on Top Layer And Pad U5-56(3550.16mil,2541.5mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-58(3589.53mil,2541.5mil) on Top Layer And Pad U5-57(3569.84mil,2541.5mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-59(3609.21mil,2541.5mil) on Top Layer And Pad U5-58(3589.53mil,2541.5mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-60(3628.9mil,2541.5mil) on Top Layer And Pad U5-59(3609.21mil,2541.5mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-61(3648.58mil,2541.5mil) on Top Layer And Pad U5-60(3628.9mil,2541.5mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-62(3668.27mil,2541.5mil) on Top Layer And Pad U5-61(3648.58mil,2541.5mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U5-63(3687.95mil,2541.5mil) on Top Layer And Pad U5-62(3668.27mil,2541.5mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U5-64(3707.64mil,2541.5mil) on Top Layer And Pad U5-63(3687.95mil,2541.5mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad XS1-2(2191.299mil,3910.157mil) on Top Layer And Pad XS1-1(2191.299mil,3935.748mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad XS1-(2170.63mil,3961.339mil) on Multi-Layer And Pad XS1-1(2191.299mil,3935.748mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.905mil < 10mil) Between Pad XS1-3(2191.299mil,3884.567mil) on Top Layer And Pad XS1-2(2191.299mil,3910.157mil) on Top Layer [Top Solder] Mask Sliver [5.905mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad XS1-4(2191.299mil,3858.976mil) on Top Layer And Pad XS1-3(2191.299mil,3884.567mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.905mil < 10mil) Between Pad XS1-5(2191.299mil,3833.386mil) on Top Layer And Pad XS1-4(2191.299mil,3858.976mil) on Top Layer [Top Solder] Mask Sliver [5.905mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad XS1-(2170.63mil,3807.795mil) on Multi-Layer And Pad XS1-5(2191.299mil,3833.386mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.725mil < 10mil) Between Pad U4-21(3189.25mil,3955.2mil) on Top Layer And Pad U4-25(3214.25mil,3998.5mil) on Top Layer [Top Solder] Mask Sliver [8.725mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.878mil < 10mil) Between Pad U4-1(3256.18mil,3974.88mil) on Top Layer And Pad U4-25(3214.25mil,3998.5mil) on Top Layer [Top Solder] Mask Sliver [5.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.878mil < 10mil) Between Pad U4-2(3256.18mil,3990.63mil) on Top Layer And Pad U4-25(3214.25mil,3998.5mil) on Top Layer [Top Solder] Mask Sliver [5.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.725mil < 10mil) Between Pad U4-23(3220.75mil,3955.2mil) on Top Layer And Pad U4-25(3214.25mil,3998.5mil) on Top Layer [Top Solder] Mask Sliver [8.725mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.725mil < 10mil) Between Pad U4-24(3236.49mil,3955.2mil) on Top Layer And Pad U4-25(3214.25mil,3998.5mil) on Top Layer [Top Solder] Mask Sliver [8.725mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.878mil < 10mil) Between Pad U4-4(3256.18mil,4022.12mil) on Top Layer And Pad U4-25(3214.25mil,3998.5mil) on Top Layer [Top Solder] Mask Sliver [5.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.878mil < 10mil) Between Pad U4-3(3256.18mil,4006.38mil) on Top Layer And Pad U4-25(3214.25mil,3998.5mil) on Top Layer [Top Solder] Mask Sliver [5.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.725mil < 10mil) Between Pad U4-22(3205mil,3955.2mil) on Top Layer And Pad U4-25(3214.25mil,3998.5mil) on Top Layer [Top Solder] Mask Sliver [8.725mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.878mil < 10mil) Between Pad U4-4(3256.18mil,4022.12mil) on Top Layer And Pad U4-25(3214.25mil,4030mil) on Top Layer [Top Solder] Mask Sliver [5.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.878mil < 10mil) Between Pad U4-5(3256.18mil,4037.87mil) on Top Layer And Pad U4-25(3214.25mil,4030mil) on Top Layer [Top Solder] Mask Sliver [5.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.878mil < 10mil) Between Pad U4-6(3256.18mil,4053.62mil) on Top Layer And Pad U4-25(3214.25mil,4030mil) on Top Layer [Top Solder] Mask Sliver [5.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.735mil < 10mil) Between Pad U4-10(3189.25mil,4073.31mil) on Top Layer And Pad U4-25(3214.25mil,4030mil) on Top Layer [Top Solder] Mask Sliver [8.735mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.878mil < 10mil) Between Pad U4-3(3256.18mil,4006.38mil) on Top Layer And Pad U4-25(3214.25mil,4030mil) on Top Layer [Top Solder] Mask Sliver [5.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.735mil < 10mil) Between Pad U4-7(3236.49mil,4073.31mil) on Top Layer And Pad U4-25(3214.25mil,4030mil) on Top Layer [Top Solder] Mask Sliver [8.735mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.735mil < 10mil) Between Pad U4-8(3220.75mil,4073.31mil) on Top Layer And Pad U4-25(3214.25mil,4030mil) on Top Layer [Top Solder] Mask Sliver [8.735mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.735mil < 10mil) Between Pad U4-9(3205mil,4073.31mil) on Top Layer And Pad U4-25(3214.25mil,4030mil) on Top Layer [Top Solder] Mask Sliver [8.735mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.878mil < 10mil) Between Pad U4-17(3138.07mil,3990.63mil) on Top Layer And Pad U4-25(3180mil,3998.5mil) on Top Layer [Top Solder] Mask Sliver [5.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.878mil < 10mil) Between Pad U4-18(3138.07mil,3974.88mil) on Top Layer And Pad U4-25(3180mil,3998.5mil) on Top Layer [Top Solder] Mask Sliver [5.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.725mil < 10mil) Between Pad U4-19(3157.75mil,3955.2mil) on Top Layer And Pad U4-25(3180mil,3998.5mil) on Top Layer [Top Solder] Mask Sliver [8.725mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.725mil < 10mil) Between Pad U4-20(3173.5mil,3955.2mil) on Top Layer And Pad U4-25(3180mil,3998.5mil) on Top Layer [Top Solder] Mask Sliver [8.725mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.725mil < 10mil) Between Pad U4-21(3189.25mil,3955.2mil) on Top Layer And Pad U4-25(3180mil,3998.5mil) on Top Layer [Top Solder] Mask Sliver [8.725mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.878mil < 10mil) Between Pad U4-15(3138.07mil,4022.12mil) on Top Layer And Pad U4-25(3180mil,3998.5mil) on Top Layer [Top Solder] Mask Sliver [5.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.878mil < 10mil) Between Pad U4-16(3138.07mil,4006.38mil) on Top Layer And Pad U4-25(3180mil,3998.5mil) on Top Layer [Top Solder] Mask Sliver [5.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.725mil < 10mil) Between Pad U4-22(3205mil,3955.2mil) on Top Layer And Pad U4-25(3180mil,3998.5mil) on Top Layer [Top Solder] Mask Sliver [8.725mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.878mil < 10mil) Between Pad U4-13(3138.07mil,4053.62mil) on Top Layer And Pad U4-25(3180mil,4030mil) on Top Layer [Top Solder] Mask Sliver [5.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.878mil < 10mil) Between Pad U4-14(3138.07mil,4037.87mil) on Top Layer And Pad U4-25(3180mil,4030mil) on Top Layer [Top Solder] Mask Sliver [5.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.878mil < 10mil) Between Pad U4-15(3138.07mil,4022.12mil) on Top Layer And Pad U4-25(3180mil,4030mil) on Top Layer [Top Solder] Mask Sliver [5.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.735mil < 10mil) Between Pad U4-10(3189.25mil,4073.31mil) on Top Layer And Pad U4-25(3180mil,4030mil) on Top Layer [Top Solder] Mask Sliver [8.735mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.735mil < 10mil) Between Pad U4-11(3173.5mil,4073.31mil) on Top Layer And Pad U4-25(3180mil,4030mil) on Top Layer [Top Solder] Mask Sliver [8.735mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.735mil < 10mil) Between Pad U4-12(3157.75mil,4073.31mil) on Top Layer And Pad U4-25(3180mil,4030mil) on Top Layer [Top Solder] Mask Sliver [8.735mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.878mil < 10mil) Between Pad U4-16(3138.07mil,4006.38mil) on Top Layer And Pad U4-25(3180mil,4030mil) on Top Layer [Top Solder] Mask Sliver [5.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.735mil < 10mil) Between Pad U4-9(3205mil,4073.31mil) on Top Layer And Pad U4-25(3180mil,4030mil) on Top Layer [Top Solder] Mask Sliver [8.735mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-2(4465.971mil,3759.977mil) on Top Layer And Pad U1-1(4479.894mil,3773.9mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-3(4452.056mil,3746.061mil) on Top Layer And Pad U1-2(4465.971mil,3759.977mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-4(4438.133mil,3732.138mil) on Top Layer And Pad U1-3(4452.056mil,3746.061mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-5(4424.217mil,3718.222mil) on Top Layer And Pad U1-4(4438.133mil,3732.138mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-6(4410.294mil,3704.3mil) on Top Layer And Pad U1-5(4424.217mil,3718.222mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-7(4396.378mil,3690.384mil) on Top Layer And Pad U1-6(4410.294mil,3704.3mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-8(4382.455mil,3676.461mil) on Top Layer And Pad U1-7(4396.378mil,3690.384mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-9(4368.539mil,3662.545mil) on Top Layer And Pad U1-8(4382.455mil,3676.461mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-10(4354.616mil,3648.622mil) on Top Layer And Pad U1-9(4368.539mil,3662.545mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-11(4340.7mil,3634.706mil) on Top Layer And Pad U1-10(4354.616mil,3648.622mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-12(4326.778mil,3620.783mil) on Top Layer And Pad U1-11(4340.7mil,3634.706mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-13(4312.862mil,3606.867mil) on Top Layer And Pad U1-12(4326.778mil,3620.783mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-14(4298.939mil,3592.944mil) on Top Layer And Pad U1-13(4312.862mil,3606.867mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-15(4285.023mil,3579.028mil) on Top Layer And Pad U1-14(4298.939mil,3592.944mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-16(4271.1mil,3565.106mil) on Top Layer And Pad U1-15(4285.023mil,3579.028mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-18(4285.023mil,3450.972mil) on Top Layer And Pad U1-17(4271.1mil,3464.894mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-19(4298.939mil,3437.056mil) on Top Layer And Pad U1-18(4285.023mil,3450.972mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-20(4312.862mil,3423.133mil) on Top Layer And Pad U1-19(4298.939mil,3437.056mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-21(4326.778mil,3409.217mil) on Top Layer And Pad U1-20(4312.862mil,3423.133mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-22(4340.7mil,3395.294mil) on Top Layer And Pad U1-21(4326.778mil,3409.217mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-23(4354.616mil,3381.378mil) on Top Layer And Pad U1-22(4340.7mil,3395.294mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-24(4368.539mil,3367.455mil) on Top Layer And Pad U1-23(4354.616mil,3381.378mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-25(4382.455mil,3353.539mil) on Top Layer And Pad U1-24(4368.539mil,3367.455mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-26(4396.378mil,3339.616mil) on Top Layer And Pad U1-25(4382.455mil,3353.539mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-27(4410.294mil,3325.7mil) on Top Layer And Pad U1-26(4396.378mil,3339.616mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-28(4424.217mil,3311.778mil) on Top Layer And Pad U1-27(4410.294mil,3325.7mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-29(4438.133mil,3297.862mil) on Top Layer And Pad U1-28(4424.217mil,3311.778mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-30(4452.056mil,3283.939mil) on Top Layer And Pad U1-29(4438.133mil,3297.862mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-31(4465.971mil,3270.023mil) on Top Layer And Pad U1-30(4452.056mil,3283.939mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-32(4479.894mil,3256.1mil) on Top Layer And Pad U1-31(4465.971mil,3270.023mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-34(4594.029mil,3270.023mil) on Top Layer And Pad U1-33(4580.106mil,3256.1mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-35(4607.944mil,3283.939mil) on Top Layer And Pad U1-34(4594.029mil,3270.023mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-36(4621.867mil,3297.862mil) on Top Layer And Pad U1-35(4607.944mil,3283.939mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-37(4635.783mil,3311.778mil) on Top Layer And Pad U1-36(4621.867mil,3297.862mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-38(4649.706mil,3325.7mil) on Top Layer And Pad U1-37(4635.783mil,3311.778mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-39(4663.622mil,3339.616mil) on Top Layer And Pad U1-38(4649.706mil,3325.7mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-40(4677.545mil,3353.539mil) on Top Layer And Pad U1-39(4663.622mil,3339.616mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-41(4691.461mil,3367.455mil) on Top Layer And Pad U1-40(4677.545mil,3353.539mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-42(4705.384mil,3381.378mil) on Top Layer And Pad U1-41(4691.461mil,3367.455mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-43(4719.3mil,3395.294mil) on Top Layer And Pad U1-42(4705.384mil,3381.378mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-44(4733.222mil,3409.217mil) on Top Layer And Pad U1-43(4719.3mil,3395.294mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-45(4747.138mil,3423.133mil) on Top Layer And Pad U1-44(4733.222mil,3409.217mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-46(4761.061mil,3437.056mil) on Top Layer And Pad U1-45(4747.138mil,3423.133mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-47(4774.977mil,3450.972mil) on Top Layer And Pad U1-46(4761.061mil,3437.056mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-48(4788.9mil,3464.894mil) on Top Layer And Pad U1-47(4774.977mil,3450.972mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-50(4774.977mil,3579.028mil) on Top Layer And Pad U1-49(4788.9mil,3565.106mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-51(4761.061mil,3592.944mil) on Top Layer And Pad U1-50(4774.977mil,3579.028mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-52(4747.138mil,3606.867mil) on Top Layer And Pad U1-51(4761.061mil,3592.944mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-53(4733.222mil,3620.783mil) on Top Layer And Pad U1-52(4747.138mil,3606.867mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-54(4719.3mil,3634.706mil) on Top Layer And Pad U1-53(4733.222mil,3620.783mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-55(4705.384mil,3648.622mil) on Top Layer And Pad U1-54(4719.3mil,3634.706mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-56(4691.461mil,3662.545mil) on Top Layer And Pad U1-55(4705.384mil,3648.622mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-57(4677.545mil,3676.461mil) on Top Layer And Pad U1-56(4691.461mil,3662.545mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-58(4663.622mil,3690.384mil) on Top Layer And Pad U1-57(4677.545mil,3676.461mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-59(4649.706mil,3704.3mil) on Top Layer And Pad U1-58(4663.622mil,3690.384mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-60(4635.783mil,3718.222mil) on Top Layer And Pad U1-59(4649.706mil,3704.3mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-61(4621.867mil,3732.138mil) on Top Layer And Pad U1-60(4635.783mil,3718.222mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-62(4607.944mil,3746.061mil) on Top Layer And Pad U1-61(4621.867mil,3732.138mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-63(4594.029mil,3759.977mil) on Top Layer And Pad U1-62(4607.944mil,3746.061mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-64(4580.106mil,3773.9mil) on Top Layer And Pad U1-63(4594.029mil,3759.977mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.69mil < 10mil) Between Pad TF-2(5752.515mil,3606.95mil) on Top Layer And Pad TF-1(5752.415mil,3650.2mil) on Top Layer [Top Solder] Mask Sliver [7.69mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.64mil < 10mil) Between Pad TF-3(5752.415mil,3563.75mil) on Top Layer And Pad TF-2(5752.515mil,3606.95mil) on Top Layer [Top Solder] Mask Sliver [7.64mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.69mil < 10mil) Between Pad TF-4(5752.415mil,3520.5mil) on Top Layer And Pad TF-3(5752.415mil,3563.75mil) on Top Layer [Top Solder] Mask Sliver [7.69mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.74mil < 10mil) Between Pad TF-5(5752.415mil,3477.2mil) on Top Layer And Pad TF-4(5752.415mil,3520.5mil) on Top Layer [Top Solder] Mask Sliver [7.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.045mil < 10mil) Between Via (5685mil,3520mil) from Top Layer to Bottom Layer And Pad TF-4(5752.415mil,3520.5mil) on Top Layer [Top Solder] Mask Sliver [6.045mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.64mil < 10mil) Between Pad TF-6(5752.415mil,3434mil) on Top Layer And Pad TF-5(5752.415mil,3477.2mil) on Top Layer [Top Solder] Mask Sliver [7.64mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.64mil < 10mil) Between Pad TF-7(5752.415mil,3390.8mil) on Top Layer And Pad TF-6(5752.415mil,3434mil) on Top Layer [Top Solder] Mask Sliver [7.64mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.64mil < 10mil) Between Pad TF-8(5752.415mil,3347.6mil) on Top Layer And Pad TF-7(5752.415mil,3390.8mil) on Top Layer [Top Solder] Mask Sliver [7.64mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.94mil < 10mil) Between Pad TF-9(5752.415mil,3304.1mil) on Top Layer And Pad TF-8(5752.415mil,3347.6mil) on Top Layer [Top Solder] Mask Sliver [7.94mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.32mil < 10mil) Between Pad TF-10(5777.565mil,3255mil) on Top Layer And Pad TF-9(5752.415mil,3304.1mil) on Top Layer [Top Solder] Mask Sliver [2.32mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Via (3970mil,2605mil) from Top Layer to Bottom Layer And Pad R19-1(3975mil,2570mil) on Top Layer [Top Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.5mil < 10mil) Between Via (3140mil,3067.5mil) from Top Layer to Bottom Layer And Pad R17-1(3140mil,3110mil) on Top Layer [Top Solder] Mask Sliver [5.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Via (3220.75mil,3859.255mil) from Top Layer to Bottom Layer And Pad R14-1(3222.125mil,3824.255mil) on Top Layer [Top Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Via (5355mil,3615mil) from Top Layer to Bottom Layer And Pad R9-1(5395mil,3615mil) on Top Layer [Top Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.5mil < 10mil) Between Via (3140mil,3067.5mil) from Top Layer to Bottom Layer And Pad C23-2(3140mil,3025mil) on Top Layer [Top Solder] Mask Sliver [5.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Via (4980mil,3520mil) from Top Layer to Bottom Layer And Pad C11-1(4940mil,3520mil) on Top Layer [Top Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (4985mil,3465mil) from Top Layer to Bottom Layer And Pad C11-2(4940mil,3465mil) on Top Layer [Top Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (4215mil,3950mil) from Top Layer to Bottom Layer And Pad C4-1(4170mil,3950mil) on Top Layer [Top Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Via (4445mil,3965mil) from Top Layer to Bottom Layer And Pad C2-1(4405mil,3965mil) on Top Layer [Top Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Via (4445mil,3965mil) from Top Layer to Bottom Layer And Pad C1-1(4485mil,3965mil) on Top Layer [Top Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (5685mil,3520mil) from Top Layer to Bottom Layer And Pad C10-1(5640mil,3505mil) on Bottom Layer [Bottom Solder] Mask Sliver [8mil]
Rule Violations :179

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=30mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (5.906mil < 10mil) Between Pad XS1-(2170.63mil,3961.339mil) on Multi-Layer And Pad XS1-1(2191.299mil,3935.748mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 10mil) Between Pad XS1-(2170.63mil,3807.795mil) on Multi-Layer And Pad XS1-5(2191.299mil,3833.386mil) on Top Layer 
   Violation between Clearance Constraint: (6.959mil < 8mil) Between Pad U4-1(3256.18mil,3974.88mil) on Top Layer And Pad U4-24(3236.49mil,3955.2mil) on Top Layer 
   Violation between Clearance Constraint: (7.866mil < 8mil) Between Pad U4-23(3220.75mil,3955.2mil) on Top Layer And Pad U4-24(3236.49mil,3955.2mil) on Top Layer 
   Violation between Clearance Constraint: (7.876mil < 8mil) Between Pad U4-22(3205mil,3955.2mil) on Top Layer And Pad U4-23(3220.75mil,3955.2mil) on Top Layer 
   Violation between Clearance Constraint: (7.876mil < 8mil) Between Pad U4-21(3189.25mil,3955.2mil) on Top Layer And Pad U4-22(3205mil,3955.2mil) on Top Layer 
   Violation between Clearance Constraint: (7.876mil < 8mil) Between Pad U4-20(3173.5mil,3955.2mil) on Top Layer And Pad U4-21(3189.25mil,3955.2mil) on Top Layer 
   Violation between Clearance Constraint: (7.876mil < 8mil) Between Pad U4-19(3157.75mil,3955.2mil) on Top Layer And Pad U4-20(3173.5mil,3955.2mil) on Top Layer 
   Violation between Clearance Constraint: (6.952mil < 8mil) Between Pad U4-18(3138.07mil,3974.88mil) on Top Layer And Pad U4-19(3157.75mil,3955.2mil) on Top Layer 
   Violation between Clearance Constraint: (7.876mil < 8mil) Between Pad U4-17(3138.07mil,3990.63mil) on Top Layer And Pad U4-18(3138.07mil,3974.88mil) on Top Layer 
   Violation between Clearance Constraint: (7.876mil < 8mil) Between Pad U4-13(3138.07mil,4053.62mil) on Top Layer And Pad U4-14(3138.07mil,4037.87mil) on Top Layer 
   Violation between Clearance Constraint: (6.959mil < 8mil) Between Pad U4-12(3157.75mil,4073.31mil) on Top Layer And Pad U4-13(3138.07mil,4053.62mil) on Top Layer 
   Violation between Clearance Constraint: (7.876mil < 8mil) Between Pad U4-11(3173.5mil,4073.31mil) on Top Layer And Pad U4-12(3157.75mil,4073.31mil) on Top Layer 
   Violation between Clearance Constraint: (7.876mil < 8mil) Between Pad U4-10(3189.25mil,4073.31mil) on Top Layer And Pad U4-11(3173.5mil,4073.31mil) on Top Layer 
   Violation between Clearance Constraint: (7.876mil < 8mil) Between Pad U4-9(3205mil,4073.31mil) on Top Layer And Pad U4-10(3189.25mil,4073.31mil) on Top Layer 
   Violation between Clearance Constraint: (7.876mil < 8mil) Between Pad U4-8(3220.75mil,4073.31mil) on Top Layer And Pad U4-9(3205mil,4073.31mil) on Top Layer 
   Violation between Clearance Constraint: (7.866mil < 8mil) Between Pad U4-7(3236.49mil,4073.31mil) on Top Layer And Pad U4-8(3220.75mil,4073.31mil) on Top Layer 
   Violation between Clearance Constraint: (6.966mil < 8mil) Between Pad U4-6(3256.18mil,4053.62mil) on Top Layer And Pad U4-7(3236.49mil,4073.31mil) on Top Layer 
   Violation between Clearance Constraint: (7.876mil < 8mil) Between Pad U4-1(3256.18mil,3974.88mil) on Top Layer And Pad U4-2(3256.18mil,3990.63mil) on Top Layer 
Rule Violations :19

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Isolated copper: Split Plane  (SGND) on gnd. Copper island connected to pads/vias detected. Copper area is : 219.277 sq. mils
   Violation between Isolated copper: Split Plane  (SGND) on gnd. Copper island connected to pads/vias detected. Copper area is : 202.92 sq. mils
   Violation between Isolated copper: Split Plane  (SGND) on gnd. Copper island connected to pads/vias detected. Copper area is : 192.321 sq. mils
   Violation between Isolated copper: Split Plane  (SGND) on gnd. Copper island connected to pads/vias detected. Copper area is : 185.94 sq. mils
   Violation between Isolated copper: Split Plane  (SGND) on gnd. Copper island connected to pads/vias detected. Copper area is : 168.974 sq. mils
   Violation between Isolated copper: Split Plane  (SGND) on gnd. Copper island connected to pads/vias detected. Copper area is : 167.262 sq. mils
   Violation between Un-Routed Net Constraint: Unplated Pad XS1-6(2085.984mil,3773.346mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Unplated Pad XS1-7(2085.984mil,3995.787mil) on Multi-Layer 
Rule Violations :8

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Pad U4-25(3180mil,3998.5mil) on Top Layer And Pad U4-25(3214.25mil,3998.5mil) on Top Layer Location : [X = 3197.125mil][Y = 3998.5mil]
   Violation between Short-Circuit Constraint: Between Pad U4-25(3180mil,4030mil) on Top Layer And Pad U4-25(3214.25mil,4030mil) on Top Layer Location : [X = 3197.125mil][Y = 4030mil]
Rule Violations :2


Violations Detected : 576
Time Elapsed        : 00:00:01