// Seed: 2655725503
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wand id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  genvar id_9;
  wire id_10;
  assign module_1.id_5 = 0;
  wire id_11;
  ;
  assign id_7 = -1;
endmodule
module module_0 #(
    parameter id_5 = 32'd50
) (
    module_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire _id_5;
  inout wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  output logic [7:0] id_1;
  wire id_8;
  ;
  logic [-1 'd0 : -1] id_9 = id_4;
  logic id_10;
  ;
  assign id_2[-1]   = 1'h0 - -1;
  assign id_1[id_5] = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_10,
      id_9,
      id_3,
      id_3,
      id_7,
      id_10
  );
endmodule
