// Seed: 1283146552
module module_0 (
    input wor  id_0,
    input tri0 id_1,
    input tri0 id_2
);
  wire id_4;
  assign id_4 = id_4;
  logic id_5;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input wor id_2,
    input tri0 id_3,
    input wor id_4,
    input tri0 id_5,
    input wire id_6,
    input wire id_7,
    input supply1 id_8,
    output wor id_9,
    output uwire id_10,
    inout supply1 id_11,
    output tri1 id_12,
    input wor id_13,
    input tri0 id_14,
    input uwire id_15,
    output tri id_16,
    input wor id_17,
    input wor id_18,
    output wire id_19,
    input wire id_20,
    output tri0 id_21,
    input supply0 id_22,
    input tri1 id_23
);
  wire id_25;
  module_0 modCall_1 (
      id_20,
      id_1,
      id_3
  );
endmodule
