//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21124049
// Cuda compilation tools, release 8.0, V8.0.44
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_52
.address_size 64

	// .globl	_Z29__kernel_enlarge_1Dindexing__ILj64ELj48ELj32ELj64ELj72ELj80EEvP7double2Pd
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.const .align 8 .b8 d_charge[8];
.const .align 8 .b8 d_lcutoff[8];
.const .align 8 .b8 d_kkx[1536];
.const .align 8 .b8 d_kky[1536];
.const .align 8 .b8 d_kkz[1536];
.const .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
.const .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};

.visible .entry _Z29__kernel_enlarge_1Dindexing__ILj64ELj48ELj32ELj64ELj72ELj80EEvP7double2Pd(
	.param .u64 _Z29__kernel_enlarge_1Dindexing__ILj64ELj48ELj32ELj64ELj72ELj80EEvP7double2Pd_param_0,
	.param .u64 _Z29__kernel_enlarge_1Dindexing__ILj64ELj48ELj32ELj64ELj72ELj80EEvP7double2Pd_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<22>;


	ld.param.u64 	%rd1, [_Z29__kernel_enlarge_1Dindexing__ILj64ELj48ELj32ELj64ELj72ELj80EEvP7double2Pd_param_0];
	ld.param.u64 	%rd2, [_Z29__kernel_enlarge_1Dindexing__ILj64ELj48ELj32ELj64ELj72ELj80EEvP7double2Pd_param_1];
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r1, %r2, %r3, %r4;
	setp.gt.u32	%p1, %r1, 98303;
	@%p1 bra 	BB0_2;

	cvta.to.global.u64 	%rd3, %rd1;
	cvt.u64.u32	%rd4, %r1;
	mul.wide.u32 	%rd5, %r1, -1431655765;
	shr.u64 	%rd6, %rd5, 42;
	cvt.u32.u64	%r5, %rd6;
	mul.lo.s64 	%rd7, %rd6, -1536;
	add.s64 	%rd8, %rd7, %rd4;
	shr.u64 	%rd9, %rd8, 5;
	shl.b64 	%rd10, %rd9, 5;
	mul.wide.u32 	%rd11, %r1, 16;
	add.s64 	%rd12, %rd3, %rd11;
	ld.global.v2.f64 	{%fd1, %fd2}, [%rd12];
	mul.f64 	%fd5, %fd2, %fd2;
	fma.rn.f64 	%fd6, %fd1, %fd1, %fd5;
	mul.lo.s64 	%rd13, %rd9, 192;
	mul.wide.u32 	%rd14, %r5, 36864;
	add.s64 	%rd15, %rd14, %rd8;
	add.s64 	%rd16, %rd15, 2373200;
	sub.s64 	%rd17, %rd16, %rd10;
	add.s64 	%rd18, %rd17, %rd13;
	cvta.to.global.u64 	%rd19, %rd2;
	shl.b64 	%rd20, %rd18, 3;
	add.s64 	%rd21, %rd19, %rd20;
	st.global.f64 	[%rd21], %fd6;

BB0_2:
	ret;
}

	// .globl	_Z26kernel_coulomb_sph_cutoff0ILi192ELi192ELi192EEvP7double2S1_
.visible .entry _Z26kernel_coulomb_sph_cutoff0ILi192ELi192ELi192EEvP7double2S1_(
	.param .u64 _Z26kernel_coulomb_sph_cutoff0ILi192ELi192ELi192EEvP7double2S1__param_0,
	.param .u64 _Z26kernel_coulomb_sph_cutoff0ILi192ELi192ELi192EEvP7double2S1__param_1
)
{
	.local .align 4 .b8 	__local_depot1[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .b32 	%r<35>;
	.reg .f64 	%fd<81>;
	.reg .b64 	%rd<17>;


	mov.u64 	%rd16, __local_depot1;
	cvta.local.u64 	%SP, %rd16;
	ld.param.u64 	%rd3, [_Z26kernel_coulomb_sph_cutoff0ILi192ELi192ELi192EEvP7double2S1__param_0];
	ld.param.u64 	%rd4, [_Z26kernel_coulomb_sph_cutoff0ILi192ELi192ELi192EEvP7double2S1__param_1];
	add.u64 	%rd5, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd5;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	cvt.u64.u32	%rd2, %r1;
	setp.gt.u32	%p1, %r1, 3575807;
	@%p1 bra 	BB1_13;

	cvt.u32.u64	%r9, %rd2;
	mul.hi.s32 	%r10, %r1, 1889195237;
	shr.u32 	%r11, %r10, 31;
	shr.s32 	%r12, %r10, 13;
	add.s32 	%r13, %r12, %r11;
	mad.lo.s32 	%r14, %r13, -18624, %r9;
	mul.hi.s32 	%r15, %r14, 354224107;
	shr.u32 	%r16, %r15, 31;
	shr.s32 	%r17, %r15, 3;
	add.s32 	%r18, %r17, %r16;
	mad.lo.s32 	%r19, %r18, -97, %r14;
	add.s32 	%r20, %r13, -192;
	setp.lt.s32	%p2, %r1, 1787904;
	selp.b32	%r21, %r13, %r20, %p2;
	cvt.rn.f64.s32	%fd23, %r21;
	mul.f64 	%fd24, %fd23, 0d3FA0C152382D7365;
	setp.lt.s32	%p3, %r14, 9312;
	add.s32 	%r22, %r18, -192;
	selp.b32	%r23, %r18, %r22, %p3;
	cvt.rn.f64.s32	%fd25, %r23;
	mul.f64 	%fd26, %fd25, 0d3FA0C152382D7365;
	setp.lt.s32	%p4, %r19, 96;
	add.s32 	%r24, %r19, -192;
	selp.b32	%r25, %r19, %r24, %p4;
	cvt.rn.f64.s32	%fd27, %r25;
	mul.f64 	%fd28, %fd27, 0d3FA0C152382D7365;
	mul.f64 	%fd29, %fd26, %fd26;
	fma.rn.f64 	%fd30, %fd24, %fd24, %fd29;
	fma.rn.f64 	%fd1, %fd28, %fd28, %fd30;
	cvta.to.global.u64 	%rd6, %rd3;
	shl.b64 	%rd7, %rd2, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.v2.f64 	{%fd31, %fd32}, [%rd8];
	setp.gt.f64	%p5, %fd1, 0d3CD203AF9EE75616;
	@%p5 bra 	BB1_3;
	bra.uni 	BB1_2;

BB1_3:
	mul.f64 	%fd43, %fd1, 0d4008000000000000;
	sqrt.rn.f64 	%fd44, %fd43;
	ld.const.f64 	%fd45, [d_lcutoff];
	mul.f64 	%fd76, %fd45, %fd44;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r26, %temp}, %fd76;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd76;
	}
	and.b32  	%r28, %r27, 2147483647;
	setp.eq.s32	%p6, %r28, 2146435072;
	setp.eq.s32	%p7, %r26, 0;
	and.pred  	%p8, %p6, %p7;
	@!%p8 bra 	BB1_5;
	bra.uni 	BB1_4;

BB1_4:
	mov.f64 	%fd46, 0d0000000000000000;
	mul.rn.f64 	%fd76, %fd76, %fd46;

BB1_5:
	mul.f64 	%fd47, %fd76, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r34, %fd47;
	st.local.u32 	[%rd1], %r34;
	cvt.rn.f64.s32	%fd48, %r34;
	neg.f64 	%fd49, %fd48;
	mov.f64 	%fd50, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd51, %fd49, %fd50, %fd76;
	mov.f64 	%fd52, 0d3C91A62633145C00;
	fma.rn.f64 	%fd53, %fd49, %fd52, %fd51;
	mov.f64 	%fd54, 0d397B839A252049C0;
	fma.rn.f64 	%fd77, %fd49, %fd54, %fd53;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r29}, %fd76;
	}
	and.b32  	%r30, %r29, 2145386496;
	setp.lt.u32	%p9, %r30, 1105199104;
	@%p9 bra 	BB1_7;

	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd76;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd77, [retval0+0];
	
	//{
	}// Callseq End 0
	ld.local.u32 	%r34, [%rd1];

BB1_7:
	add.s32 	%r5, %r34, 1;
	and.b32  	%r31, %r5, 1;
	shl.b32 	%r32, %r31, 3;
	setp.eq.b32	%p10, %r31, 1;
	selp.f64	%fd55, 0dBDA8FF8320FD8164, 0d3DE5DB65F9785EBA, %p10;
	mul.wide.u32 	%rd10, %r32, 8;
	mov.u64 	%rd11, __cudart_sin_cos_coeffs;
	add.s64 	%rd12, %rd10, %rd11;
	ld.const.f64 	%fd56, [%rd12+8];
	mul.rn.f64 	%fd12, %fd77, %fd77;
	fma.rn.f64 	%fd57, %fd55, %fd12, %fd56;
	ld.const.f64 	%fd58, [%rd12+16];
	fma.rn.f64 	%fd59, %fd57, %fd12, %fd58;
	ld.const.f64 	%fd60, [%rd12+24];
	fma.rn.f64 	%fd61, %fd59, %fd12, %fd60;
	ld.const.f64 	%fd62, [%rd12+32];
	fma.rn.f64 	%fd63, %fd61, %fd12, %fd62;
	ld.const.f64 	%fd64, [%rd12+40];
	fma.rn.f64 	%fd65, %fd63, %fd12, %fd64;
	ld.const.f64 	%fd66, [%rd12+48];
	fma.rn.f64 	%fd13, %fd65, %fd12, %fd66;
	fma.rn.f64 	%fd78, %fd13, %fd77, %fd77;
	setp.eq.s32	%p11, %r31, 0;
	@%p11 bra 	BB1_9;

	mov.f64 	%fd67, 0d3FF0000000000000;
	fma.rn.f64 	%fd78, %fd13, %fd12, %fd67;

BB1_9:
	and.b32  	%r33, %r5, 2;
	setp.eq.s32	%p12, %r33, 0;
	@%p12 bra 	BB1_11;

	mov.f64 	%fd68, 0d0000000000000000;
	mov.f64 	%fd69, 0dBFF0000000000000;
	fma.rn.f64 	%fd78, %fd78, %fd69, %fd68;

BB1_11:
	ld.const.f64 	%fd70, [d_charge];
	mov.f64 	%fd71, 0d3FF0000000000000;
	sub.f64 	%fd72, %fd71, %fd78;
	mul.f64 	%fd73, %fd70, %fd72;
	mul.f64 	%fd74, %fd1, 0d415B000000000000;
	div.rn.f64 	%fd75, %fd73, %fd74;
	mul.f64 	%fd79, %fd31, %fd75;
	mul.f64 	%fd80, %fd32, %fd75;
	bra.uni 	BB1_12;

BB1_2:
	mul.f64 	%fd33, %fd31, 0d3FF8000000000000;
	ld.const.f64 	%fd34, [d_charge];
	mul.f64 	%fd35, %fd33, %fd34;
	ld.const.f64 	%fd36, [d_lcutoff];
	mul.f64 	%fd37, %fd35, %fd36;
	mul.f64 	%fd38, %fd36, %fd37;
	div.rn.f64 	%fd79, %fd38, 0d415B000000000000;
	mul.f64 	%fd39, %fd32, 0d3FF8000000000000;
	mul.f64 	%fd40, %fd39, %fd34;
	mul.f64 	%fd41, %fd40, %fd36;
	mul.f64 	%fd42, %fd36, %fd41;
	div.rn.f64 	%fd80, %fd42, 0d415B000000000000;

BB1_12:
	cvta.to.global.u64 	%rd13, %rd4;
	add.s64 	%rd15, %rd13, %rd7;
	st.global.v2.f64 	[%rd15], {%fd79, %fd80};

BB1_13:
	ret;
}

	// .globl	_Z26kernel_coulomb_sph_cutoff1ILi192ELi192ELi192EEvP7double2S1_
.visible .entry _Z26kernel_coulomb_sph_cutoff1ILi192ELi192ELi192EEvP7double2S1_(
	.param .u64 _Z26kernel_coulomb_sph_cutoff1ILi192ELi192ELi192EEvP7double2S1__param_0,
	.param .u64 _Z26kernel_coulomb_sph_cutoff1ILi192ELi192ELi192EEvP7double2S1__param_1
)
{
	.local .align 4 .b8 	__local_depot2[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .b32 	%r<33>;
	.reg .f64 	%fd<81>;
	.reg .b64 	%rd<16>;


	mov.u64 	%rd15, __local_depot2;
	cvta.local.u64 	%SP, %rd15;
	ld.param.u64 	%rd5, [_Z26kernel_coulomb_sph_cutoff1ILi192ELi192ELi192EEvP7double2S1__param_0];
	ld.param.u64 	%rd6, [_Z26kernel_coulomb_sph_cutoff1ILi192ELi192ELi192EEvP7double2S1__param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.u64 	%rd8, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd8;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	cvt.u64.u32	%rd2, %r1;
	setp.eq.s32	%p1, %r1, 0;
	cvta.to.global.u64 	%rd9, %rd5;
	mul.wide.u32 	%rd10, %r1, 16;
	add.s64 	%rd3, %rd9, %rd10;
	add.s64 	%rd4, %rd7, %rd10;
	@%p1 bra 	BB2_11;

	setp.gt.u32	%p2, %r1, 3575807;
	@%p2 bra 	BB2_12;

	cvt.u32.u64	%r9, %rd2;
	mul.hi.s32 	%r10, %r1, 1889195237;
	shr.u32 	%r11, %r10, 31;
	shr.s32 	%r12, %r10, 13;
	add.s32 	%r13, %r12, %r11;
	mad.lo.s32 	%r14, %r13, -18624, %r9;
	mul.hi.s32 	%r15, %r14, 354224107;
	shr.u32 	%r16, %r15, 31;
	shr.s32 	%r17, %r15, 3;
	add.s32 	%r18, %r17, %r16;
	mad.lo.s32 	%r19, %r18, -97, %r14;
	add.s32 	%r20, %r13, -192;
	setp.lt.s32	%p3, %r1, 1787904;
	selp.b32	%r21, %r13, %r20, %p3;
	cvt.rn.f64.s32	%fd17, %r21;
	mul.f64 	%fd18, %fd17, 0d3FA0C152382D7365;
	setp.lt.s32	%p4, %r14, 9312;
	add.s32 	%r22, %r18, -192;
	selp.b32	%r23, %r18, %r22, %p4;
	cvt.rn.f64.s32	%fd19, %r23;
	mul.f64 	%fd20, %fd19, 0d3FA0C152382D7365;
	cvt.rn.f64.s32	%fd21, %r19;
	mul.f64 	%fd22, %fd21, 0d3FA0C152382D7365;
	mul.f64 	%fd23, %fd20, %fd20;
	fma.rn.f64 	%fd24, %fd18, %fd18, %fd23;
	fma.rn.f64 	%fd1, %fd22, %fd22, %fd24;
	ld.global.v2.f64 	{%fd25, %fd26}, [%rd3];
	mul.f64 	%fd27, %fd1, 0d4008000000000000;
	sqrt.rn.f64 	%fd28, %fd27;
	ld.const.f64 	%fd29, [d_lcutoff];
	mul.f64 	%fd78, %fd29, %fd28;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r24, %temp}, %fd78;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd78;
	}
	and.b32  	%r26, %r25, 2147483647;
	setp.eq.s32	%p5, %r26, 2146435072;
	setp.eq.s32	%p6, %r24, 0;
	and.pred  	%p7, %p5, %p6;
	@!%p7 bra 	BB2_4;
	bra.uni 	BB2_3;

BB2_3:
	mov.f64 	%fd30, 0d0000000000000000;
	mul.rn.f64 	%fd78, %fd78, %fd30;

BB2_4:
	mul.f64 	%fd31, %fd78, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r32, %fd31;
	st.local.u32 	[%rd1], %r32;
	cvt.rn.f64.s32	%fd32, %r32;
	neg.f64 	%fd33, %fd32;
	mov.f64 	%fd34, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd35, %fd33, %fd34, %fd78;
	mov.f64 	%fd36, 0d3C91A62633145C00;
	fma.rn.f64 	%fd37, %fd33, %fd36, %fd35;
	mov.f64 	%fd38, 0d397B839A252049C0;
	fma.rn.f64 	%fd79, %fd33, %fd38, %fd37;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd78;
	}
	and.b32  	%r28, %r27, 2145386496;
	setp.lt.u32	%p8, %r28, 1105199104;
	@%p8 bra 	BB2_6;

	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd78;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd79, [retval0+0];
	
	//{
	}// Callseq End 1
	ld.local.u32 	%r32, [%rd1];

BB2_6:
	add.s32 	%r5, %r32, 1;
	and.b32  	%r29, %r5, 1;
	shl.b32 	%r30, %r29, 3;
	setp.eq.b32	%p9, %r29, 1;
	selp.f64	%fd39, 0dBDA8FF8320FD8164, 0d3DE5DB65F9785EBA, %p9;
	mul.wide.u32 	%rd12, %r30, 8;
	mov.u64 	%rd13, __cudart_sin_cos_coeffs;
	add.s64 	%rd14, %rd12, %rd13;
	ld.const.f64 	%fd40, [%rd14+8];
	mul.rn.f64 	%fd10, %fd79, %fd79;
	fma.rn.f64 	%fd41, %fd39, %fd10, %fd40;
	ld.const.f64 	%fd42, [%rd14+16];
	fma.rn.f64 	%fd43, %fd41, %fd10, %fd42;
	ld.const.f64 	%fd44, [%rd14+24];
	fma.rn.f64 	%fd45, %fd43, %fd10, %fd44;
	ld.const.f64 	%fd46, [%rd14+32];
	fma.rn.f64 	%fd47, %fd45, %fd10, %fd46;
	ld.const.f64 	%fd48, [%rd14+40];
	fma.rn.f64 	%fd49, %fd47, %fd10, %fd48;
	ld.const.f64 	%fd50, [%rd14+48];
	fma.rn.f64 	%fd11, %fd49, %fd10, %fd50;
	fma.rn.f64 	%fd80, %fd11, %fd79, %fd79;
	setp.eq.s32	%p10, %r29, 0;
	@%p10 bra 	BB2_8;

	mov.f64 	%fd51, 0d3FF0000000000000;
	fma.rn.f64 	%fd80, %fd11, %fd10, %fd51;

BB2_8:
	and.b32  	%r31, %r5, 2;
	setp.eq.s32	%p11, %r31, 0;
	@%p11 bra 	BB2_10;

	mov.f64 	%fd52, 0d0000000000000000;
	mov.f64 	%fd53, 0dBFF0000000000000;
	fma.rn.f64 	%fd80, %fd80, %fd53, %fd52;

BB2_10:
	ld.const.f64 	%fd54, [d_charge];
	mov.f64 	%fd55, 0d3FF0000000000000;
	sub.f64 	%fd56, %fd55, %fd80;
	mul.f64 	%fd57, %fd54, %fd56;
	mul.f64 	%fd58, %fd1, 0d415B000000000000;
	div.rn.f64 	%fd59, %fd57, %fd58;
	mul.f64 	%fd60, %fd26, %fd59;
	mul.f64 	%fd61, %fd25, %fd59;
	st.global.v2.f64 	[%rd4], {%fd61, %fd60};
	bra.uni 	BB2_12;

BB2_11:
	ld.global.v2.f64 	{%fd62, %fd63}, [%rd3];
	mul.f64 	%fd66, %fd62, 0d3FF8000000000000;
	ld.const.f64 	%fd67, [d_charge];
	mul.f64 	%fd68, %fd67, %fd66;
	ld.const.f64 	%fd69, [d_lcutoff];
	mul.f64 	%fd70, %fd69, %fd68;
	mul.f64 	%fd71, %fd69, %fd70;
	mul.f64 	%fd72, %fd63, 0d3FF8000000000000;
	mul.f64 	%fd73, %fd72, %fd67;
	mul.f64 	%fd74, %fd73, %fd69;
	mul.f64 	%fd75, %fd69, %fd74;
	div.rn.f64 	%fd76, %fd75, 0d415B000000000000;
	div.rn.f64 	%fd77, %fd71, 0d415B000000000000;
	st.global.v2.f64 	[%rd4], {%fd77, %fd76};

BB2_12:
	ret;
}

	// .globl	_Z26kernel_coulomb_sph_cutoff2ILi192ELi192ELi192EEvP7double2S1_
.visible .entry _Z26kernel_coulomb_sph_cutoff2ILi192ELi192ELi192EEvP7double2S1_(
	.param .u64 _Z26kernel_coulomb_sph_cutoff2ILi192ELi192ELi192EEvP7double2S1__param_0,
	.param .u64 _Z26kernel_coulomb_sph_cutoff2ILi192ELi192ELi192EEvP7double2S1__param_1
)
{
	.local .align 4 .b8 	__local_depot3[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<56>;
	.reg .f64 	%fd<81>;
	.reg .b64 	%rd<16>;


	mov.u64 	%rd15, __local_depot3;
	cvta.local.u64 	%SP, %rd15;
	ld.param.u64 	%rd5, [_Z26kernel_coulomb_sph_cutoff2ILi192ELi192ELi192EEvP7double2S1__param_0];
	ld.param.u64 	%rd6, [_Z26kernel_coulomb_sph_cutoff2ILi192ELi192ELi192EEvP7double2S1__param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.u64 	%rd8, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd8;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	cvt.u64.u32	%rd2, %r1;
	setp.eq.s32	%p1, %r1, 0;
	cvta.to.global.u64 	%rd9, %rd5;
	mul.wide.u32 	%rd10, %r1, 16;
	add.s64 	%rd3, %rd9, %rd10;
	add.s64 	%rd4, %rd7, %rd10;
	@%p1 bra 	BB3_11;

	setp.gt.u32	%p2, %r1, 3575807;
	@%p2 bra 	BB3_12;

	cvt.u32.u64	%r9, %rd2;
	mul.hi.s32 	%r10, %r1, 1889195237;
	shr.u32 	%r11, %r10, 31;
	shr.s32 	%r12, %r10, 13;
	add.s32 	%r13, %r12, %r11;
	mad.lo.s32 	%r14, %r13, -18624, %r9;
	mul.hi.s32 	%r15, %r14, 354224107;
	shr.u32 	%r16, %r15, 31;
	shr.s32 	%r17, %r15, 3;
	add.s32 	%r18, %r17, %r16;
	mad.lo.s32 	%r19, %r18, -97, %r14;
	shl.b32 	%r20, %r13, 1;
	mul.hi.s32 	%r21, %r20, 715827883;
	shr.u32 	%r22, %r21, 31;
	shr.s32 	%r23, %r21, 5;
	add.s32 	%r24, %r23, %r22;
	mul.lo.s32 	%r25, %r24, 192;
	sub.s32 	%r26, %r20, %r25;
	sub.s32 	%r27, %r13, %r20;
	add.s32 	%r28, %r27, %r26;
	cvt.rn.f64.s32	%fd17, %r28;
	mul.f64 	%fd18, %fd17, 0d3FA0C152382D7365;
	shl.b32 	%r29, %r18, 1;
	mul.hi.s32 	%r30, %r29, 715827883;
	shr.u32 	%r31, %r30, 31;
	shr.s32 	%r32, %r30, 5;
	add.s32 	%r33, %r32, %r31;
	mul.lo.s32 	%r34, %r33, 192;
	sub.s32 	%r35, %r29, %r34;
	sub.s32 	%r36, %r18, %r29;
	add.s32 	%r37, %r36, %r35;
	cvt.rn.f64.s32	%fd19, %r37;
	mul.f64 	%fd20, %fd19, 0d3FA0C152382D7365;
	shl.b32 	%r38, %r19, 1;
	mul.hi.s32 	%r39, %r38, 715827883;
	shr.u32 	%r40, %r39, 31;
	shr.s32 	%r41, %r39, 5;
	add.s32 	%r42, %r41, %r40;
	mul.lo.s32 	%r43, %r42, 192;
	sub.s32 	%r44, %r38, %r43;
	sub.s32 	%r45, %r19, %r38;
	add.s32 	%r46, %r45, %r44;
	cvt.rn.f64.s32	%fd21, %r46;
	mul.f64 	%fd22, %fd21, 0d3FA0C152382D7365;
	mul.f64 	%fd23, %fd20, %fd20;
	fma.rn.f64 	%fd24, %fd18, %fd18, %fd23;
	fma.rn.f64 	%fd1, %fd22, %fd22, %fd24;
	ld.global.v2.f64 	{%fd25, %fd26}, [%rd3];
	mul.f64 	%fd27, %fd1, 0d4008000000000000;
	sqrt.rn.f64 	%fd28, %fd27;
	ld.const.f64 	%fd29, [d_lcutoff];
	mul.f64 	%fd78, %fd29, %fd28;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd78;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r48}, %fd78;
	}
	and.b32  	%r49, %r48, 2147483647;
	setp.eq.s32	%p3, %r49, 2146435072;
	setp.eq.s32	%p4, %r47, 0;
	and.pred  	%p5, %p3, %p4;
	@!%p5 bra 	BB3_4;
	bra.uni 	BB3_3;

BB3_3:
	mov.f64 	%fd30, 0d0000000000000000;
	mul.rn.f64 	%fd78, %fd78, %fd30;

BB3_4:
	mul.f64 	%fd31, %fd78, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r55, %fd31;
	st.local.u32 	[%rd1], %r55;
	cvt.rn.f64.s32	%fd32, %r55;
	neg.f64 	%fd33, %fd32;
	mov.f64 	%fd34, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd35, %fd33, %fd34, %fd78;
	mov.f64 	%fd36, 0d3C91A62633145C00;
	fma.rn.f64 	%fd37, %fd33, %fd36, %fd35;
	mov.f64 	%fd38, 0d397B839A252049C0;
	fma.rn.f64 	%fd79, %fd33, %fd38, %fd37;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd78;
	}
	and.b32  	%r51, %r50, 2145386496;
	setp.lt.u32	%p6, %r51, 1105199104;
	@%p6 bra 	BB3_6;

	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd78;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd79, [retval0+0];
	
	//{
	}// Callseq End 2
	ld.local.u32 	%r55, [%rd1];

BB3_6:
	add.s32 	%r5, %r55, 1;
	and.b32  	%r52, %r5, 1;
	shl.b32 	%r53, %r52, 3;
	setp.eq.b32	%p7, %r52, 1;
	selp.f64	%fd39, 0dBDA8FF8320FD8164, 0d3DE5DB65F9785EBA, %p7;
	mul.wide.u32 	%rd12, %r53, 8;
	mov.u64 	%rd13, __cudart_sin_cos_coeffs;
	add.s64 	%rd14, %rd12, %rd13;
	ld.const.f64 	%fd40, [%rd14+8];
	mul.rn.f64 	%fd10, %fd79, %fd79;
	fma.rn.f64 	%fd41, %fd39, %fd10, %fd40;
	ld.const.f64 	%fd42, [%rd14+16];
	fma.rn.f64 	%fd43, %fd41, %fd10, %fd42;
	ld.const.f64 	%fd44, [%rd14+24];
	fma.rn.f64 	%fd45, %fd43, %fd10, %fd44;
	ld.const.f64 	%fd46, [%rd14+32];
	fma.rn.f64 	%fd47, %fd45, %fd10, %fd46;
	ld.const.f64 	%fd48, [%rd14+40];
	fma.rn.f64 	%fd49, %fd47, %fd10, %fd48;
	ld.const.f64 	%fd50, [%rd14+48];
	fma.rn.f64 	%fd11, %fd49, %fd10, %fd50;
	fma.rn.f64 	%fd80, %fd11, %fd79, %fd79;
	setp.eq.s32	%p8, %r52, 0;
	@%p8 bra 	BB3_8;

	mov.f64 	%fd51, 0d3FF0000000000000;
	fma.rn.f64 	%fd80, %fd11, %fd10, %fd51;

BB3_8:
	and.b32  	%r54, %r5, 2;
	setp.eq.s32	%p9, %r54, 0;
	@%p9 bra 	BB3_10;

	mov.f64 	%fd52, 0d0000000000000000;
	mov.f64 	%fd53, 0dBFF0000000000000;
	fma.rn.f64 	%fd80, %fd80, %fd53, %fd52;

BB3_10:
	ld.const.f64 	%fd54, [d_charge];
	mov.f64 	%fd55, 0d3FF0000000000000;
	sub.f64 	%fd56, %fd55, %fd80;
	mul.f64 	%fd57, %fd54, %fd56;
	mul.f64 	%fd58, %fd1, 0d415B000000000000;
	div.rn.f64 	%fd59, %fd57, %fd58;
	mul.f64 	%fd60, %fd26, %fd59;
	mul.f64 	%fd61, %fd25, %fd59;
	st.global.v2.f64 	[%rd4], {%fd61, %fd60};
	bra.uni 	BB3_12;

BB3_11:
	ld.global.v2.f64 	{%fd62, %fd63}, [%rd3];
	mul.f64 	%fd66, %fd62, 0d3FF8000000000000;
	ld.const.f64 	%fd67, [d_charge];
	mul.f64 	%fd68, %fd67, %fd66;
	ld.const.f64 	%fd69, [d_lcutoff];
	mul.f64 	%fd70, %fd69, %fd68;
	mul.f64 	%fd71, %fd69, %fd70;
	mul.f64 	%fd72, %fd63, 0d3FF8000000000000;
	mul.f64 	%fd73, %fd72, %fd67;
	mul.f64 	%fd74, %fd73, %fd69;
	mul.f64 	%fd75, %fd69, %fd74;
	div.rn.f64 	%fd76, %fd75, 0d415B000000000000;
	div.rn.f64 	%fd77, %fd71, 0d415B000000000000;
	st.global.v2.f64 	[%rd4], {%fd77, %fd76};

BB3_12:
	ret;
}

	// .globl	_Z31kernel_coulomb_sph_cutoff_cnst0ILi192ELi192ELi192EEvP7double2S1_
.visible .entry _Z31kernel_coulomb_sph_cutoff_cnst0ILi192ELi192ELi192EEvP7double2S1_(
	.param .u64 _Z31kernel_coulomb_sph_cutoff_cnst0ILi192ELi192ELi192EEvP7double2S1__param_0,
	.param .u64 _Z31kernel_coulomb_sph_cutoff_cnst0ILi192ELi192ELi192EEvP7double2S1__param_1
)
{
	.local .align 4 .b8 	__local_depot4[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<29>;
	.reg .f64 	%fd<78>;
	.reg .b64 	%rd<25>;


	mov.u64 	%rd24, __local_depot4;
	cvta.local.u64 	%SP, %rd24;
	ld.param.u64 	%rd5, [_Z31kernel_coulomb_sph_cutoff_cnst0ILi192ELi192ELi192EEvP7double2S1__param_0];
	ld.param.u64 	%rd6, [_Z31kernel_coulomb_sph_cutoff_cnst0ILi192ELi192ELi192EEvP7double2S1__param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.u64 	%rd8, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd8;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	cvt.u64.u32	%rd2, %r1;
	setp.eq.s32	%p1, %r1, 0;
	cvta.to.global.u64 	%rd9, %rd5;
	mul.wide.u32 	%rd10, %r1, 16;
	add.s64 	%rd3, %rd9, %rd10;
	add.s64 	%rd4, %rd7, %rd10;
	@%p1 bra 	BB4_11;

	setp.gt.u32	%p2, %r1, 3575807;
	@%p2 bra 	BB4_12;

	cvt.u32.u64	%r9, %rd2;
	mul.hi.s32 	%r10, %r1, 1889195237;
	shr.u32 	%r11, %r10, 31;
	shr.s32 	%r12, %r10, 13;
	add.s32 	%r13, %r12, %r11;
	mad.lo.s32 	%r14, %r13, -18624, %r9;
	mul.hi.s32 	%r15, %r14, 354224107;
	shr.u32 	%r16, %r15, 31;
	shr.s32 	%r17, %r15, 3;
	add.s32 	%r18, %r17, %r16;
	mad.lo.s32 	%r19, %r18, -97, %r14;
	mul.wide.s32 	%rd11, %r13, 8;
	mov.u64 	%rd12, d_kkx;
	add.s64 	%rd13, %rd12, %rd11;
	ld.const.f64 	%fd15, [%rd13];
	mul.wide.s32 	%rd14, %r18, 8;
	mov.u64 	%rd15, d_kky;
	add.s64 	%rd16, %rd15, %rd14;
	ld.const.f64 	%fd16, [%rd16];
	mul.f64 	%fd17, %fd16, %fd16;
	fma.rn.f64 	%fd18, %fd15, %fd15, %fd17;
	mul.wide.s32 	%rd17, %r19, 8;
	mov.u64 	%rd18, d_kkz;
	add.s64 	%rd19, %rd18, %rd17;
	ld.const.f64 	%fd19, [%rd19];
	fma.rn.f64 	%fd1, %fd19, %fd19, %fd18;
	mul.f64 	%fd20, %fd1, 0d4008000000000000;
	sqrt.rn.f64 	%fd21, %fd20;
	ld.const.f64 	%fd22, [d_lcutoff];
	mul.f64 	%fd75, %fd22, %fd21;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r20, %temp}, %fd75;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r21}, %fd75;
	}
	and.b32  	%r22, %r21, 2147483647;
	setp.eq.s32	%p3, %r22, 2146435072;
	setp.eq.s32	%p4, %r20, 0;
	and.pred  	%p5, %p3, %p4;
	@!%p5 bra 	BB4_4;
	bra.uni 	BB4_3;

BB4_3:
	mov.f64 	%fd23, 0d0000000000000000;
	mul.rn.f64 	%fd75, %fd75, %fd23;

BB4_4:
	mul.f64 	%fd24, %fd75, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r28, %fd24;
	st.local.u32 	[%rd1], %r28;
	cvt.rn.f64.s32	%fd25, %r28;
	neg.f64 	%fd26, %fd25;
	mov.f64 	%fd27, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd28, %fd26, %fd27, %fd75;
	mov.f64 	%fd29, 0d3C91A62633145C00;
	fma.rn.f64 	%fd30, %fd26, %fd29, %fd28;
	mov.f64 	%fd31, 0d397B839A252049C0;
	fma.rn.f64 	%fd76, %fd26, %fd31, %fd30;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd75;
	}
	and.b32  	%r24, %r23, 2145386496;
	setp.lt.u32	%p6, %r24, 1105199104;
	@%p6 bra 	BB4_6;

	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd75;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd76, [retval0+0];
	
	//{
	}// Callseq End 3
	ld.local.u32 	%r28, [%rd1];

BB4_6:
	add.s32 	%r5, %r28, 1;
	and.b32  	%r25, %r5, 1;
	shl.b32 	%r26, %r25, 3;
	setp.eq.b32	%p7, %r25, 1;
	selp.f64	%fd32, 0dBDA8FF8320FD8164, 0d3DE5DB65F9785EBA, %p7;
	mul.wide.u32 	%rd21, %r26, 8;
	mov.u64 	%rd22, __cudart_sin_cos_coeffs;
	add.s64 	%rd23, %rd21, %rd22;
	ld.const.f64 	%fd33, [%rd23+8];
	mul.rn.f64 	%fd8, %fd76, %fd76;
	fma.rn.f64 	%fd34, %fd32, %fd8, %fd33;
	ld.const.f64 	%fd35, [%rd23+16];
	fma.rn.f64 	%fd36, %fd34, %fd8, %fd35;
	ld.const.f64 	%fd37, [%rd23+24];
	fma.rn.f64 	%fd38, %fd36, %fd8, %fd37;
	ld.const.f64 	%fd39, [%rd23+32];
	fma.rn.f64 	%fd40, %fd38, %fd8, %fd39;
	ld.const.f64 	%fd41, [%rd23+40];
	fma.rn.f64 	%fd42, %fd40, %fd8, %fd41;
	ld.const.f64 	%fd43, [%rd23+48];
	fma.rn.f64 	%fd9, %fd42, %fd8, %fd43;
	fma.rn.f64 	%fd77, %fd9, %fd76, %fd76;
	setp.eq.s32	%p8, %r25, 0;
	@%p8 bra 	BB4_8;

	mov.f64 	%fd44, 0d3FF0000000000000;
	fma.rn.f64 	%fd77, %fd9, %fd8, %fd44;

BB4_8:
	and.b32  	%r27, %r5, 2;
	setp.eq.s32	%p9, %r27, 0;
	@%p9 bra 	BB4_10;

	mov.f64 	%fd45, 0d0000000000000000;
	mov.f64 	%fd46, 0dBFF0000000000000;
	fma.rn.f64 	%fd77, %fd77, %fd46, %fd45;

BB4_10:
	ld.const.f64 	%fd47, [d_charge];
	mov.f64 	%fd48, 0d3FF0000000000000;
	sub.f64 	%fd49, %fd48, %fd77;
	mul.f64 	%fd50, %fd47, %fd49;
	mul.f64 	%fd51, %fd1, 0d415B000000000000;
	div.rn.f64 	%fd52, %fd50, %fd51;
	ld.global.v2.f64 	{%fd53, %fd54}, [%rd3];
	mul.f64 	%fd57, %fd52, %fd54;
	mul.f64 	%fd58, %fd52, %fd53;
	st.global.v2.f64 	[%rd4], {%fd58, %fd57};
	bra.uni 	BB4_12;

BB4_11:
	ld.global.v2.f64 	{%fd59, %fd60}, [%rd3];
	mul.f64 	%fd63, %fd59, 0d3FF8000000000000;
	ld.const.f64 	%fd64, [d_charge];
	mul.f64 	%fd65, %fd64, %fd63;
	ld.const.f64 	%fd66, [d_lcutoff];
	mul.f64 	%fd67, %fd66, %fd65;
	mul.f64 	%fd68, %fd66, %fd67;
	mul.f64 	%fd69, %fd60, 0d3FF8000000000000;
	mul.f64 	%fd70, %fd69, %fd64;
	mul.f64 	%fd71, %fd70, %fd66;
	mul.f64 	%fd72, %fd66, %fd71;
	div.rn.f64 	%fd73, %fd72, 0d415B000000000000;
	div.rn.f64 	%fd74, %fd68, 0d415B000000000000;
	st.global.v2.f64 	[%rd4], {%fd74, %fd73};

BB4_12:
	ret;
}

	// .globl	_Z31kernel_coulomb_sph_cutoff_cnst1ILi192ELi192ELi192EEvP7double2S1_
.visible .entry _Z31kernel_coulomb_sph_cutoff_cnst1ILi192ELi192ELi192EEvP7double2S1_(
	.param .u64 _Z31kernel_coulomb_sph_cutoff_cnst1ILi192ELi192ELi192EEvP7double2S1__param_0,
	.param .u64 _Z31kernel_coulomb_sph_cutoff_cnst1ILi192ELi192ELi192EEvP7double2S1__param_1
)
{
	.local .align 4 .b8 	__local_depot5[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<11>;
	.reg .b32 	%r<29>;
	.reg .f64 	%fd<76>;
	.reg .b64 	%rd<28>;


	mov.u64 	%rd27, __local_depot5;
	cvta.local.u64 	%SP, %rd27;
	ld.param.u64 	%rd7, [_Z31kernel_coulomb_sph_cutoff_cnst1ILi192ELi192ELi192EEvP7double2S1__param_0];
	ld.param.u64 	%rd8, [_Z31kernel_coulomb_sph_cutoff_cnst1ILi192ELi192ELi192EEvP7double2S1__param_1];
	cvta.to.global.u64 	%rd1, %rd8;
	cvta.to.global.u64 	%rd2, %rd7;
	add.u64 	%rd9, %SP, 0;
	cvta.to.local.u64 	%rd3, %rd9;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.gt.u32	%p1, %r1, 3575807;
	@%p1 bra 	BB5_14;

	cvt.u64.u32	%rd26, %r1;
	ld.const.f64 	%fd1, [d_charge];
	ld.const.f64 	%fd2, [d_lcutoff];

BB5_2:
	setp.eq.s64	%p2, %rd26, 0;
	@%p2 bra 	BB5_12;
	bra.uni 	BB5_3;

BB5_12:
	ld.global.v2.f64 	{%fd59, %fd60}, [%rd2];
	mul.f64 	%fd63, %fd59, 0d3FF8000000000000;
	mul.f64 	%fd64, %fd1, %fd63;
	mul.f64 	%fd65, %fd2, %fd64;
	mul.f64 	%fd66, %fd2, %fd65;
	mul.f64 	%fd67, %fd60, 0d3FF8000000000000;
	mul.f64 	%fd68, %fd67, %fd1;
	mul.f64 	%fd69, %fd68, %fd2;
	mul.f64 	%fd70, %fd2, %fd69;
	div.rn.f64 	%fd71, %fd70, 0d415B000000000000;
	div.rn.f64 	%fd72, %fd66, 0d415B000000000000;
	st.global.v2.f64 	[%rd1], {%fd72, %fd71};
	bra.uni 	BB5_13;

BB5_3:
	cvt.u32.u64	%r9, %rd26;
	mul.hi.s32 	%r10, %r9, 1889195237;
	shr.u32 	%r11, %r10, 31;
	shr.s32 	%r12, %r10, 13;
	add.s32 	%r13, %r12, %r11;
	mad.lo.s32 	%r14, %r13, -18624, %r9;
	mul.hi.s32 	%r15, %r14, 354224107;
	shr.u32 	%r16, %r15, 31;
	shr.s32 	%r17, %r15, 3;
	add.s32 	%r18, %r17, %r16;
	mad.lo.s32 	%r19, %r18, -97, %r14;
	mul.wide.s32 	%rd10, %r13, 8;
	mov.u64 	%rd11, d_kkx;
	add.s64 	%rd12, %rd11, %rd10;
	ld.const.f64 	%fd17, [%rd12];
	mul.wide.s32 	%rd13, %r18, 8;
	mov.u64 	%rd14, d_kky;
	add.s64 	%rd15, %rd14, %rd13;
	ld.const.f64 	%fd18, [%rd15];
	mul.f64 	%fd19, %fd18, %fd18;
	fma.rn.f64 	%fd20, %fd17, %fd17, %fd19;
	mul.wide.s32 	%rd16, %r19, 8;
	mov.u64 	%rd17, d_kkz;
	add.s64 	%rd18, %rd17, %rd16;
	ld.const.f64 	%fd21, [%rd18];
	fma.rn.f64 	%fd3, %fd21, %fd21, %fd20;
	mul.f64 	%fd22, %fd3, 0d4008000000000000;
	sqrt.rn.f64 	%fd23, %fd22;
	mul.f64 	%fd73, %fd2, %fd23;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r20, %temp}, %fd73;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r21}, %fd73;
	}
	and.b32  	%r22, %r21, 2147483647;
	setp.eq.s32	%p3, %r22, 2146435072;
	setp.eq.s32	%p4, %r20, 0;
	and.pred  	%p5, %p3, %p4;
	@!%p5 bra 	BB5_5;
	bra.uni 	BB5_4;

BB5_4:
	mov.f64 	%fd24, 0d0000000000000000;
	mul.rn.f64 	%fd73, %fd73, %fd24;

BB5_5:
	mul.f64 	%fd25, %fd73, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r28, %fd25;
	st.local.u32 	[%rd3], %r28;
	cvt.rn.f64.s32	%fd26, %r28;
	neg.f64 	%fd27, %fd26;
	mov.f64 	%fd28, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd29, %fd27, %fd28, %fd73;
	mov.f64 	%fd30, 0d3C91A62633145C00;
	fma.rn.f64 	%fd31, %fd27, %fd30, %fd29;
	mov.f64 	%fd32, 0d397B839A252049C0;
	fma.rn.f64 	%fd74, %fd27, %fd32, %fd31;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd73;
	}
	and.b32  	%r24, %r23, 2145386496;
	setp.lt.u32	%p6, %r24, 1105199104;
	@%p6 bra 	BB5_7;

	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd73;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd74, [retval0+0];
	
	//{
	}// Callseq End 4
	ld.local.u32 	%r28, [%rd3];

BB5_7:
	add.s32 	%r5, %r28, 1;
	and.b32  	%r25, %r5, 1;
	shl.b32 	%r26, %r25, 3;
	setp.eq.b32	%p7, %r25, 1;
	selp.f64	%fd33, 0dBDA8FF8320FD8164, 0d3DE5DB65F9785EBA, %p7;
	mul.wide.u32 	%rd20, %r26, 8;
	mov.u64 	%rd21, __cudart_sin_cos_coeffs;
	add.s64 	%rd22, %rd20, %rd21;
	ld.const.f64 	%fd34, [%rd22+8];
	mul.rn.f64 	%fd10, %fd74, %fd74;
	fma.rn.f64 	%fd35, %fd33, %fd10, %fd34;
	ld.const.f64 	%fd36, [%rd22+16];
	fma.rn.f64 	%fd37, %fd35, %fd10, %fd36;
	ld.const.f64 	%fd38, [%rd22+24];
	fma.rn.f64 	%fd39, %fd37, %fd10, %fd38;
	ld.const.f64 	%fd40, [%rd22+32];
	fma.rn.f64 	%fd41, %fd39, %fd10, %fd40;
	ld.const.f64 	%fd42, [%rd22+40];
	fma.rn.f64 	%fd43, %fd41, %fd10, %fd42;
	ld.const.f64 	%fd44, [%rd22+48];
	fma.rn.f64 	%fd11, %fd43, %fd10, %fd44;
	fma.rn.f64 	%fd75, %fd11, %fd74, %fd74;
	setp.eq.s32	%p8, %r25, 0;
	@%p8 bra 	BB5_9;

	mov.f64 	%fd45, 0d3FF0000000000000;
	fma.rn.f64 	%fd75, %fd11, %fd10, %fd45;

BB5_9:
	and.b32  	%r27, %r5, 2;
	setp.eq.s32	%p9, %r27, 0;
	@%p9 bra 	BB5_11;

	mov.f64 	%fd46, 0d0000000000000000;
	mov.f64 	%fd47, 0dBFF0000000000000;
	fma.rn.f64 	%fd75, %fd75, %fd47, %fd46;

BB5_11:
	mov.f64 	%fd48, 0d3FF0000000000000;
	sub.f64 	%fd49, %fd48, %fd75;
	mul.f64 	%fd50, %fd1, %fd49;
	mul.f64 	%fd51, %fd3, 0d415B000000000000;
	div.rn.f64 	%fd52, %fd50, %fd51;
	shl.b64 	%rd23, %rd26, 4;
	add.s64 	%rd24, %rd2, %rd23;
	ld.global.v2.f64 	{%fd53, %fd54}, [%rd24];
	add.s64 	%rd25, %rd1, %rd23;
	mul.f64 	%fd57, %fd52, %fd54;
	mul.f64 	%fd58, %fd52, %fd53;
	st.global.v2.f64 	[%rd25], {%fd58, %fd57};

BB5_13:
	add.s64 	%rd26, %rd26, 1787904;
	setp.lt.u64	%p10, %rd26, 3575808;
	@%p10 bra 	BB5_2;

BB5_14:
	ret;
}

	// .globl	_Z31kernel_coulomb_sph_cutoff_cnst2ILi192ELi192ELi192EEvP7double2S1_
.visible .entry _Z31kernel_coulomb_sph_cutoff_cnst2ILi192ELi192ELi192EEvP7double2S1_(
	.param .u64 _Z31kernel_coulomb_sph_cutoff_cnst2ILi192ELi192ELi192EEvP7double2S1__param_0,
	.param .u64 _Z31kernel_coulomb_sph_cutoff_cnst2ILi192ELi192ELi192EEvP7double2S1__param_1
)
{
	.local .align 4 .b8 	__local_depot6[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<11>;
	.reg .b32 	%r<29>;
	.reg .f64 	%fd<76>;
	.reg .b64 	%rd<28>;


	mov.u64 	%rd27, __local_depot6;
	cvta.local.u64 	%SP, %rd27;
	ld.param.u64 	%rd7, [_Z31kernel_coulomb_sph_cutoff_cnst2ILi192ELi192ELi192EEvP7double2S1__param_0];
	ld.param.u64 	%rd8, [_Z31kernel_coulomb_sph_cutoff_cnst2ILi192ELi192ELi192EEvP7double2S1__param_1];
	cvta.to.global.u64 	%rd1, %rd8;
	cvta.to.global.u64 	%rd2, %rd7;
	add.u64 	%rd9, %SP, 0;
	cvta.to.local.u64 	%rd3, %rd9;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.gt.u32	%p1, %r1, 3575807;
	@%p1 bra 	BB6_14;

	cvt.u64.u32	%rd26, %r1;
	ld.const.f64 	%fd1, [d_charge];
	ld.const.f64 	%fd2, [d_lcutoff];

BB6_2:
	setp.eq.s64	%p2, %rd26, 0;
	@%p2 bra 	BB6_12;
	bra.uni 	BB6_3;

BB6_12:
	ld.global.v2.f64 	{%fd59, %fd60}, [%rd2];
	mul.f64 	%fd63, %fd59, 0d3FF8000000000000;
	mul.f64 	%fd64, %fd1, %fd63;
	mul.f64 	%fd65, %fd2, %fd64;
	mul.f64 	%fd66, %fd2, %fd65;
	mul.f64 	%fd67, %fd60, 0d3FF8000000000000;
	mul.f64 	%fd68, %fd67, %fd1;
	mul.f64 	%fd69, %fd68, %fd2;
	mul.f64 	%fd70, %fd2, %fd69;
	div.rn.f64 	%fd71, %fd70, 0d415B000000000000;
	div.rn.f64 	%fd72, %fd66, 0d415B000000000000;
	st.global.v2.f64 	[%rd1], {%fd72, %fd71};
	bra.uni 	BB6_13;

BB6_3:
	cvt.u32.u64	%r9, %rd26;
	mul.hi.s32 	%r10, %r9, 1889195237;
	shr.u32 	%r11, %r10, 31;
	shr.s32 	%r12, %r10, 13;
	add.s32 	%r13, %r12, %r11;
	mad.lo.s32 	%r14, %r13, -18624, %r9;
	mul.hi.s32 	%r15, %r14, 354224107;
	shr.u32 	%r16, %r15, 31;
	shr.s32 	%r17, %r15, 3;
	add.s32 	%r18, %r17, %r16;
	mad.lo.s32 	%r19, %r18, -97, %r14;
	mul.wide.s32 	%rd10, %r13, 8;
	mov.u64 	%rd11, d_kkx;
	add.s64 	%rd12, %rd11, %rd10;
	ld.const.f64 	%fd17, [%rd12];
	mul.wide.s32 	%rd13, %r18, 8;
	mov.u64 	%rd14, d_kky;
	add.s64 	%rd15, %rd14, %rd13;
	ld.const.f64 	%fd18, [%rd15];
	mul.f64 	%fd19, %fd18, %fd18;
	fma.rn.f64 	%fd20, %fd17, %fd17, %fd19;
	mul.wide.s32 	%rd16, %r19, 8;
	mov.u64 	%rd17, d_kkz;
	add.s64 	%rd18, %rd17, %rd16;
	ld.const.f64 	%fd21, [%rd18];
	fma.rn.f64 	%fd3, %fd21, %fd21, %fd20;
	mul.f64 	%fd22, %fd3, 0d4008000000000000;
	sqrt.rn.f64 	%fd23, %fd22;
	mul.f64 	%fd73, %fd2, %fd23;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r20, %temp}, %fd73;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r21}, %fd73;
	}
	and.b32  	%r22, %r21, 2147483647;
	setp.eq.s32	%p3, %r22, 2146435072;
	setp.eq.s32	%p4, %r20, 0;
	and.pred  	%p5, %p3, %p4;
	@!%p5 bra 	BB6_5;
	bra.uni 	BB6_4;

BB6_4:
	mov.f64 	%fd24, 0d0000000000000000;
	mul.rn.f64 	%fd73, %fd73, %fd24;

BB6_5:
	mul.f64 	%fd25, %fd73, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r28, %fd25;
	st.local.u32 	[%rd3], %r28;
	cvt.rn.f64.s32	%fd26, %r28;
	neg.f64 	%fd27, %fd26;
	mov.f64 	%fd28, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd29, %fd27, %fd28, %fd73;
	mov.f64 	%fd30, 0d3C91A62633145C00;
	fma.rn.f64 	%fd31, %fd27, %fd30, %fd29;
	mov.f64 	%fd32, 0d397B839A252049C0;
	fma.rn.f64 	%fd74, %fd27, %fd32, %fd31;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd73;
	}
	and.b32  	%r24, %r23, 2145386496;
	setp.lt.u32	%p6, %r24, 1105199104;
	@%p6 bra 	BB6_7;

	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd73;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd74, [retval0+0];
	
	//{
	}// Callseq End 5
	ld.local.u32 	%r28, [%rd3];

BB6_7:
	add.s32 	%r5, %r28, 1;
	and.b32  	%r25, %r5, 1;
	shl.b32 	%r26, %r25, 3;
	setp.eq.b32	%p7, %r25, 1;
	selp.f64	%fd33, 0dBDA8FF8320FD8164, 0d3DE5DB65F9785EBA, %p7;
	mul.wide.u32 	%rd20, %r26, 8;
	mov.u64 	%rd21, __cudart_sin_cos_coeffs;
	add.s64 	%rd22, %rd20, %rd21;
	ld.const.f64 	%fd34, [%rd22+8];
	mul.rn.f64 	%fd10, %fd74, %fd74;
	fma.rn.f64 	%fd35, %fd33, %fd10, %fd34;
	ld.const.f64 	%fd36, [%rd22+16];
	fma.rn.f64 	%fd37, %fd35, %fd10, %fd36;
	ld.const.f64 	%fd38, [%rd22+24];
	fma.rn.f64 	%fd39, %fd37, %fd10, %fd38;
	ld.const.f64 	%fd40, [%rd22+32];
	fma.rn.f64 	%fd41, %fd39, %fd10, %fd40;
	ld.const.f64 	%fd42, [%rd22+40];
	fma.rn.f64 	%fd43, %fd41, %fd10, %fd42;
	ld.const.f64 	%fd44, [%rd22+48];
	fma.rn.f64 	%fd11, %fd43, %fd10, %fd44;
	fma.rn.f64 	%fd75, %fd11, %fd74, %fd74;
	setp.eq.s32	%p8, %r25, 0;
	@%p8 bra 	BB6_9;

	mov.f64 	%fd45, 0d3FF0000000000000;
	fma.rn.f64 	%fd75, %fd11, %fd10, %fd45;

BB6_9:
	and.b32  	%r27, %r5, 2;
	setp.eq.s32	%p9, %r27, 0;
	@%p9 bra 	BB6_11;

	mov.f64 	%fd46, 0d0000000000000000;
	mov.f64 	%fd47, 0dBFF0000000000000;
	fma.rn.f64 	%fd75, %fd75, %fd47, %fd46;

BB6_11:
	mov.f64 	%fd48, 0d3FF0000000000000;
	sub.f64 	%fd49, %fd48, %fd75;
	mul.f64 	%fd50, %fd1, %fd49;
	mul.f64 	%fd51, %fd3, 0d415B000000000000;
	div.rn.f64 	%fd52, %fd50, %fd51;
	shl.b64 	%rd23, %rd26, 4;
	add.s64 	%rd24, %rd2, %rd23;
	ld.global.v2.f64 	{%fd53, %fd54}, [%rd24];
	add.s64 	%rd25, %rd1, %rd23;
	mul.f64 	%fd57, %fd52, %fd54;
	mul.f64 	%fd58, %fd52, %fd53;
	st.global.v2.f64 	[%rd25], {%fd58, %fd57};

BB6_13:
	add.s64 	%rd26, %rd26, 893952;
	setp.lt.u64	%p10, %rd26, 3575808;
	@%p10 bra 	BB6_2;

BB6_14:
	ret;
}

	// .globl	_Z28__kernel_lessen_1Dindexing__ILj64ELj48ELj32ELj64ELj72ELj80EEvPdS0_
.visible .entry _Z28__kernel_lessen_1Dindexing__ILj64ELj48ELj32ELj64ELj72ELj80EEvPdS0_(
	.param .u64 _Z28__kernel_lessen_1Dindexing__ILj64ELj48ELj32ELj64ELj72ELj80EEvPdS0__param_0,
	.param .u64 _Z28__kernel_lessen_1Dindexing__ILj64ELj48ELj32ELj64ELj72ELj80EEvPdS0__param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<22>;


	ld.param.u64 	%rd1, [_Z28__kernel_lessen_1Dindexing__ILj64ELj48ELj32ELj64ELj72ELj80EEvPdS0__param_0];
	ld.param.u64 	%rd2, [_Z28__kernel_lessen_1Dindexing__ILj64ELj48ELj32ELj64ELj72ELj80EEvPdS0__param_1];
	mov.u32 	%r2, %tid.x;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r2;
	setp.gt.u32	%p1, %r1, 98303;
	@%p1 bra 	BB7_2;

	cvt.u64.u32	%rd3, %r1;
	mul.wide.u32 	%rd4, %r1, -1431655765;
	shr.u64 	%rd5, %rd4, 42;
	cvt.u32.u64	%r5, %rd5;
	mul.lo.s64 	%rd6, %rd5, -1536;
	add.s64 	%rd7, %rd6, %rd3;
	shr.u64 	%rd8, %rd7, 5;
	shl.b64 	%rd9, %rd8, 5;
	mul.lo.s64 	%rd10, %rd8, 192;
	mul.wide.u32 	%rd11, %r5, 36864;
	add.s64 	%rd12, %rd11, %rd7;
	add.s64 	%rd13, %rd12, 2373200;
	sub.s64 	%rd14, %rd13, %rd9;
	add.s64 	%rd15, %rd14, %rd10;
	cvta.to.global.u64 	%rd16, %rd1;
	shl.b64 	%rd17, %rd15, 3;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.f64 	%fd1, [%rd18];
	cvta.to.global.u64 	%rd19, %rd2;
	mul.wide.u32 	%rd20, %r1, 8;
	add.s64 	%rd21, %rd19, %rd20;
	st.global.f64 	[%rd21], %fd1;

BB7_2:
	ret;
}

.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot8[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<9>;
	.reg .b32 	%r<42>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<101>;


	mov.u64 	%rd100, __local_depot8;
	cvta.local.u64 	%SP, %rd100;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd37, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd38, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd38;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	and.b32  	%r40, %r1, -2147483648;
	shr.u32 	%r3, %r1, 20;
	bfe.u32 	%r4, %r1, 20, 11;
	setp.eq.s32	%p1, %r4, 2047;
	@%p1 bra 	BB8_13;

	add.s32 	%r16, %r4, -1024;
	shr.u32 	%r17, %r16, 6;
	mov.u32 	%r18, 16;
	sub.s32 	%r5, %r18, %r17;
	mov.u32 	%r19, 19;
	sub.s32 	%r20, %r19, %r17;
	mov.u32 	%r21, 18;
	min.s32 	%r6, %r21, %r20;
	setp.gt.s32	%p2, %r5, %r6;
	mov.u64 	%rd94, 0;
	mov.u64 	%rd93, %rd1;
	@%p2 bra 	BB8_4;

	mov.b64 	 %rd41, %fd4;
	shl.b64 	%rd42, %rd41, 11;
	or.b64  	%rd3, %rd42, -9223372036854775808;
	add.s32 	%r7, %r5, -1;
	mov.u64 	%rd92, %rd1;
	bfe.u32 	%r22, %r1, 20, 11;
	add.s32 	%r23, %r22, -1024;
	shr.u32 	%r24, %r23, 6;
	neg.s32 	%r25, %r24;
	mul.wide.s32 	%rd43, %r25, 8;
	mov.u64 	%rd44, __cudart_i2opi_d;
	add.s64 	%rd45, %rd43, %rd44;
	add.s64 	%rd90, %rd45, 120;
	mov.u64 	%rd94, 0;
	mov.u64 	%rd91, %rd1;
	mov.u32 	%r39, %r7;

BB8_3:
	.pragma "nounroll";
	mov.u32 	%r8, %r39;
	mov.u64 	%rd7, %rd91;
	ld.const.u64 	%rd48, [%rd90];
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi, clo, chi;
	mov.b64         {alo,ahi}, %rd48;    
	mov.b64         {blo,bhi}, %rd3;    
	mov.b64         {clo,chi}, %rd94;    
	mad.lo.cc.u32   r0, alo, blo, clo;
	madc.hi.cc.u32  r1, alo, blo, chi;
	madc.hi.u32     r2, alo, bhi,   0;
	mad.lo.cc.u32   r1, alo, bhi,  r1;
	madc.hi.cc.u32  r2, ahi, blo,  r2;
	madc.hi.u32     r3, ahi, bhi,   0;
	mad.lo.cc.u32   r1, ahi, blo,  r1;
	madc.lo.cc.u32  r2, ahi, bhi,  r2;
	addc.u32        r3,  r3,   0;     
	mov.b64         %rd46, {r0,r1};      
	mov.b64         %rd94, {r2,r3};      
	}
	// inline asm
	st.local.u64 	[%rd92], %rd46;
	add.s32 	%r9, %r8, 1;
	sub.s32 	%r26, %r9, %r7;
	mul.wide.s32 	%rd51, %r26, 8;
	add.s64 	%rd92, %rd1, %rd51;
	add.s64 	%rd13, %rd7, 8;
	mov.u64 	%rd93, %rd13;
	add.s64 	%rd90, %rd90, 8;
	setp.lt.s32	%p3, %r9, %r6;
	mov.u64 	%rd91, %rd13;
	mov.u32 	%r39, %r9;
	@%p3 bra 	BB8_3;

BB8_4:
	st.local.u64 	[%rd93], %rd94;
	ld.local.u64 	%rd95, [%rd1+16];
	ld.local.u64 	%rd96, [%rd1+24];
	and.b32  	%r10, %r3, 63;
	setp.eq.s32	%p4, %r10, 0;
	@%p4 bra 	BB8_6;

	mov.u32 	%r27, 64;
	sub.s32 	%r28, %r27, %r10;
	shl.b64 	%rd52, %rd96, %r10;
	shr.u64 	%rd53, %rd95, %r28;
	or.b64  	%rd96, %rd52, %rd53;
	shl.b64 	%rd54, %rd95, %r10;
	ld.local.u64 	%rd55, [%rd1+8];
	shr.u64 	%rd56, %rd55, %r28;
	or.b64  	%rd95, %rd56, %rd54;

BB8_6:
	cvta.to.local.u64 	%rd57, %rd37;
	shr.u64 	%rd58, %rd96, 62;
	cvt.u32.u64	%r29, %rd58;
	shr.u64 	%rd59, %rd95, 62;
	shl.b64 	%rd60, %rd96, 2;
	or.b64  	%rd98, %rd60, %rd59;
	shl.b64 	%rd97, %rd95, 2;
	shr.u64 	%rd61, %rd96, 61;
	cvt.u32.u64	%r30, %rd61;
	and.b32  	%r31, %r30, 1;
	add.s32 	%r32, %r31, %r29;
	neg.s32 	%r33, %r32;
	setp.ne.s32	%p5, %r40, 0;
	selp.b32	%r34, %r33, %r32, %p5;
	st.local.u32 	[%rd57], %r34;
	setp.eq.s32	%p6, %r31, 0;
	@%p6 bra 	BB8_8;

	mov.u64 	%rd65, 0;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd65;
	mov.b64         {a2,a3}, %rd65;
	mov.b64         {b0,b1}, %rd97;
	mov.b64         {b2,b3}, %rd98;
	sub.cc.u32      r0, a0, b0; 
	subc.cc.u32     r1, a1, b1; 
	subc.cc.u32     r2, a2, b2; 
	subc.u32        r3, a3, b3; 
	mov.b64         %rd97, {r0,r1};
	mov.b64         %rd98, {r2,r3};
	}
	// inline asm
	xor.b32  	%r40, %r40, -2147483648;

BB8_8:
	clz.b64 	%r41, %rd98;
	setp.eq.s32	%p7, %r41, 0;
	@%p7 bra 	BB8_10;

	shl.b64 	%rd68, %rd98, %r41;
	mov.u32 	%r35, 64;
	sub.s32 	%r36, %r35, %r41;
	shr.u64 	%rd69, %rd97, %r36;
	or.b64  	%rd98, %rd69, %rd68;

BB8_10:
	mov.u64 	%rd73, -3958705157555305931;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi;
	mov.b64         {alo,ahi}, %rd98;   
	mov.b64         {blo,bhi}, %rd73;   
	mul.lo.u32      r0, alo, blo;    
	mul.hi.u32      r1, alo, blo;    
	mad.lo.cc.u32   r1, alo, bhi, r1;
	madc.hi.u32     r2, alo, bhi,  0;
	mad.lo.cc.u32   r1, ahi, blo, r1;
	madc.hi.cc.u32  r2, ahi, blo, r2;
	madc.hi.u32     r3, ahi, bhi,  0;
	mad.lo.cc.u32   r2, ahi, bhi, r2;
	addc.u32        r3, r3,  0;      
	mov.b64         %rd70, {r0,r1};     
	mov.b64         %rd99, {r2,r3};     
	}
	// inline asm
	setp.lt.s64	%p8, %rd99, 1;
	@%p8 bra 	BB8_12;

	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd70;
	mov.b64         {a2,a3}, %rd99;
	mov.b64         {b0,b1}, %rd70;
	mov.b64         {b2,b3}, %rd99;
	add.cc.u32      r0, a0, b0; 
	addc.cc.u32     r1, a1, b1; 
	addc.cc.u32     r2, a2, b2; 
	addc.u32        r3, a3, b3; 
	mov.b64         %rd74, {r0,r1};
	mov.b64         %rd99, {r2,r3};
	}
	// inline asm
	add.s32 	%r41, %r41, 1;

BB8_12:
	cvt.u64.u32	%rd80, %r40;
	shl.b64 	%rd81, %rd80, 32;
	mov.u32 	%r37, 1022;
	sub.s32 	%r38, %r37, %r41;
	cvt.u64.u32	%rd82, %r38;
	shl.b64 	%rd83, %rd82, 52;
	add.s64 	%rd84, %rd99, 1;
	shr.u64 	%rd85, %rd84, 10;
	add.s64 	%rd86, %rd85, 1;
	shr.u64 	%rd87, %rd86, 1;
	add.s64 	%rd88, %rd87, %rd83;
	or.b64  	%rd89, %rd88, %rd81;
	mov.b64 	 %fd4, %rd89;

BB8_13:
	st.param.f64	[func_retval0+0], %fd4;
	ret;
}


