

================================================================
== Vivado HLS Report for 'AddWeighted'
================================================================
* Date:           Fri May 29 14:37:08 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sobel_edge
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.334|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2099521|    1|  2099521|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2099520| 3 ~ 1944 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1941|        23|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1492|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     28|    2008|   2798|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    144|    -|
|Register         |        0|      -|     667|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     28|    2675|   4466|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      7|       1|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |sobel_accel_dadd_sc4_U91  |sobel_accel_dadd_sc4  |        0|      3|  445|  781|    0|
    |sobel_accel_dadd_sc4_U92  |sobel_accel_dadd_sc4  |        0|      3|  445|  781|    0|
    |sobel_accel_dmul_tde_U93  |sobel_accel_dmul_tde  |        0|     11|  299|  203|    0|
    |sobel_accel_dmul_tde_U94  |sobel_accel_dmul_tde  |        0|     11|  299|  203|    0|
    |sobel_accel_uitodudo_U95  |sobel_accel_uitodudo  |        0|      0|  260|  415|    0|
    |sobel_accel_uitodudo_U96  |sobel_accel_uitodudo  |        0|      0|  260|  415|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     28| 2008| 2798|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln591_fu_529_p2                 |     +    |      0|  0|   19|           2|          12|
    |i_V_fu_311_p2                       |     +    |      0|  0|   39|          32|           1|
    |j_V_fu_322_p2                       |     +    |      0|  0|   39|          32|           1|
    |p_Val2_16_fu_567_p2                 |     +    |      0|  0|   15|           8|           8|
    |pos1_fu_691_p2                      |     +    |      0|  0|   19|           4|          12|
    |pos2_fu_701_p2                      |     +    |      0|  0|   19|           4|          12|
    |F2_fu_413_p2                        |     -    |      0|  0|   19|          11|          12|
    |man_V_1_fu_393_p2                   |     -    |      0|  0|   61|           1|          54|
    |sub_ln581_fu_425_p2                 |     -    |      0|  0|   19|           1|          12|
    |Range1_all_ones_1_fu_759_p2         |    and   |      0|  0|    2|           1|           1|
    |Range1_all_ones_fu_827_p2           |    and   |      0|  0|    2|           1|           1|
    |and_ln340_1_fu_1059_p2              |    and   |      0|  0|    2|           1|           1|
    |and_ln340_fu_992_p2                 |    and   |      0|  0|    2|           1|           1|
    |and_ln403_1_fu_627_p2               |    and   |      0|  0|    2|           1|           1|
    |and_ln403_fu_607_p2                 |    and   |      0|  0|    2|           1|           1|
    |and_ln428_1_fu_1015_p2              |    and   |      0|  0|    2|           1|           1|
    |and_ln428_fu_983_p2                 |    and   |      0|  0|    2|           1|           1|
    |and_ln557_fu_957_p2                 |    and   |      0|  0|    2|           1|           1|
    |and_ln571_fu_1025_p2                |    and   |      0|  0|    2|           1|           1|
    |and_ln581_fu_601_p2                 |    and   |      0|  0|    2|           1|           1|
    |and_ln603_1_fu_679_p2               |    and   |      0|  0|    2|           1|           1|
    |and_ln603_2_fu_685_p2               |    and   |      0|  0|    2|           1|           1|
    |and_ln603_fu_653_p2                 |    and   |      0|  0|    2|           1|           1|
    |and_ln621_2_fu_945_p2               |    and   |      0|  0|    2|           1|           1|
    |and_ln621_3_fu_951_p2               |    and   |      0|  0|    2|           1|           1|
    |and_ln621_fu_753_p2                 |    and   |      0|  0|    2|           1|           1|
    |and_ln631_fu_785_p2                 |    and   |      0|  0|    2|           1|           1|
    |and_ln639_fu_821_p2                 |    and   |      0|  0|    2|           1|           1|
    |and_ln641_fu_845_p2                 |    and   |      0|  0|    2|           1|           1|
    |and_ln642_fu_881_p2                 |    and   |      0|  0|    2|           1|           1|
    |and_ln654_fu_927_p2                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state25_pp0_stage0_iter22  |    and   |      0|  0|    2|           1|           1|
    |ashr_ln586_fu_483_p2                |   ashr   |      0|  0|  167|          54|          54|
    |ashr_ln623_fu_743_p2                |   ashr   |      0|  0|  167|          54|          54|
    |Range1_all_zeros_1_fu_857_p2        |   icmp   |      0|  0|   29|          54|           1|
    |Range2_all_ones_fu_807_p2           |   icmp   |      0|  0|   29|          54|          54|
    |icmp_ln354_fu_306_p2                |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln355_fu_317_p2                |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln571_fu_407_p2                |   icmp   |      0|  0|   29|          63|           1|
    |icmp_ln581_fu_419_p2                |   icmp   |      0|  0|   13|          12|           1|
    |icmp_ln582_fu_447_p2                |   icmp   |      0|  0|   13|          11|          11|
    |icmp_ln585_fu_457_p2                |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln591_fu_523_p2                |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln603_fu_473_p2                |   icmp   |      0|  0|   13|           9|           1|
    |icmp_ln621_fu_719_p2                |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln631_fu_779_p2                |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln641_fu_833_p2                |   icmp   |      0|  0|   29|          54|           1|
    |icmp_ln642_fu_851_p2                |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln833_fu_353_p2                |   icmp   |      0|  0|   13|          11|           2|
    |icmp_ln837_fu_359_p2                |   icmp   |      0|  0|   29|          52|           1|
    |Range2_V_1_fu_795_p2                |   lshr   |      0|  0|  167|          54|          54|
    |r_V_fu_801_p2                       |   lshr   |      0|  0|  167|           2|          54|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|    2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1    |    or    |      0|  0|    2|           1|           1|
    |or_ln340_fu_1002_p2                 |    or    |      0|  0|    2|           1|           1|
    |or_ln571_1_fu_1048_p2               |    or    |      0|  0|    2|           1|           1|
    |or_ln571_2_fu_1036_p2               |    or    |      0|  0|    2|           1|           1|
    |or_ln571_fu_1030_p2                 |    or    |      0|  0|    2|           1|           1|
    |or_ln581_fu_641_p2                  |    or    |      0|  0|    2|           1|           1|
    |or_ln603_fu_673_p2                  |    or    |      0|  0|    2|           1|           1|
    |or_ln639_fu_875_p2                  |    or    |      0|  0|    2|           1|           1|
    |or_ln645_fu_863_p2                  |    or    |      0|  0|    2|           1|           1|
    |or_ln658_1_fu_977_p2                |    or    |      0|  0|    2|           1|           1|
    |or_ln658_fu_971_p2                  |    or    |      0|  0|    2|           1|           1|
    |F2_2_fu_431_p3                      |  select  |      0|  0|   12|           1|          12|
    |deleted_zeros_fu_919_p3             |  select  |      0|  0|    2|           1|           1|
    |dst_data_stream_V_din               |  select  |      0|  0|    8|           1|           8|
    |p_Val2_15_fu_515_p3                 |  select  |      0|  0|    8|           1|           8|
    |p_Val2_17_fu_659_p3                 |  select  |      0|  0|    8|           1|           8|
    |p_Val2_s_fu_399_p3                  |  select  |      0|  0|   55|           1|          54|
    |qb_fu_547_p3                        |  select  |      0|  0|    2|           1|           1|
    |select_ln340_fu_1008_p3             |  select  |      0|  0|    8|           1|           8|
    |select_ln403_1_fu_633_p3            |  select  |      0|  0|    8|           1|           8|
    |select_ln403_fu_613_p3              |  select  |      0|  0|    8|           1|           8|
    |select_ln571_fu_1041_p3             |  select  |      0|  0|    8|           1|           1|
    |select_ln582_fu_587_p3              |  select  |      0|  0|    8|           1|           8|
    |select_ln588_fu_501_p3              |  select  |      0|  0|    2|           1|           2|
    |select_ln631_fu_813_p3              |  select  |      0|  0|    2|           1|           1|
    |select_ln639_1_fu_911_p3            |  select  |      0|  0|    2|           1|           1|
    |select_ln639_fu_895_p3              |  select  |      0|  0|    2|           1|           1|
    |select_ln642_1_fu_903_p3            |  select  |      0|  0|    2|           1|           1|
    |select_ln642_fu_887_p3              |  select  |      0|  0|    2|           1|           1|
    |underflow_fu_963_p3                 |  select  |      0|  0|    2|           1|           1|
    |shl_ln604_fu_509_p2                 |    shl   |      0|  0|   18|           8|           8|
    |Range1_all_zeros_fu_839_p2          |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|    2|           2|           1|
    |empty_109_fu_933_p2                 |    xor   |      0|  0|    2|           2|           1|
    |xor_ln340_1_fu_997_p2               |    xor   |      0|  0|    2|           1|           2|
    |xor_ln340_fu_987_p2                 |    xor   |      0|  0|    2|           1|           2|
    |xor_ln403_fu_621_p2                 |    xor   |      0|  0|    2|           1|           2|
    |xor_ln416_fu_581_p2                 |    xor   |      0|  0|    2|           1|           2|
    |xor_ln428_fu_1019_p2                |    xor   |      0|  0|    2|           2|           1|
    |xor_ln571_fu_1053_p2                |    xor   |      0|  0|    2|           1|           2|
    |xor_ln581_fu_647_p2                 |    xor   |      0|  0|    2|           1|           2|
    |xor_ln582_fu_595_p2                 |    xor   |      0|  0|    2|           1|           2|
    |xor_ln603_fu_667_p2                 |    xor   |      0|  0|    2|           1|           2|
    |xor_ln621_1_fu_733_p2               |    xor   |      0|  0|    2|           1|           2|
    |xor_ln621_fu_939_p2                 |    xor   |      0|  0|    2|           1|           2|
    |xor_ln631_fu_773_p2                 |    xor   |      0|  0|    2|           1|           2|
    |xor_ln639_1_fu_869_p2               |    xor   |      0|  0|    2|           1|           2|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                               |          |      0|  0| 1492|         787|         714|
    +------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  27|          5|    1|          5|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter22  |   9|          2|    1|          2|
    |dst_cols_V_blk_n          |   9|          2|    1|          2|
    |dst_cols_V_out_blk_n      |   9|          2|    1|          2|
    |dst_data_stream_V_blk_n   |   9|          2|    1|          2|
    |dst_rows_V_blk_n          |   9|          2|    1|          2|
    |dst_rows_V_out_blk_n      |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    |src1_data_stream_V_blk_n  |   9|          2|    1|          2|
    |src2_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_4_reg_262             |   9|          2|   32|         64|
    |t_V_reg_251               |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 144|         31|   76|        155|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |cols_V_reg_1079           |  32|   0|   32|          0|
    |i_V_reg_1088              |  32|   0|   32|          0|
    |icmp_ln355_reg_1093       |   1|   0|    1|          0|
    |icmp_ln571_reg_1164       |   1|   0|    1|          0|
    |icmp_ln833_reg_1152       |   1|   0|    1|          0|
    |icmp_ln837_reg_1158       |   1|   0|    1|          0|
    |or_ln658_1_reg_1182       |   1|   0|    1|          0|
    |p_Val2_17_reg_1170        |   8|   0|    8|          0|
    |rows_V_reg_1074           |  32|   0|   32|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |sum_reg_1147              |  64|   0|   64|          0|
    |t1_reg_1132               |  64|   0|   64|          0|
    |t2_reg_1137               |  64|   0|   64|          0|
    |t_V_4_reg_262             |  32|   0|   32|          0|
    |t_V_reg_251               |  32|   0|   32|          0|
    |tmp_51_reg_1107           |   8|   0|    8|          0|
    |tmp_8_i_i_reg_1127        |  64|   0|   64|          0|
    |tmp_9_i_i_reg_1142        |  64|   0|   64|          0|
    |tmp_i_i_reg_1122          |  64|   0|   64|          0|
    |tmp_reg_1102              |   8|   0|    8|          0|
    |underflow_reg_1176        |   1|   0|    1|          0|
    |icmp_ln355_reg_1093       |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 667|  32|  604|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_done                     | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|start_out                   | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|start_write                 | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|src1_data_stream_V_dout     |  in |    8|   ap_fifo  | src1_data_stream_V |    pointer   |
|src1_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src1_data_stream_V |    pointer   |
|src1_data_stream_V_read     | out |    1|   ap_fifo  | src1_data_stream_V |    pointer   |
|src2_data_stream_V_dout     |  in |    8|   ap_fifo  | src2_data_stream_V |    pointer   |
|src2_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src2_data_stream_V |    pointer   |
|src2_data_stream_V_read     | out |    1|   ap_fifo  | src2_data_stream_V |    pointer   |
|dst_rows_V_dout             |  in |   12|   ap_fifo  |     dst_rows_V     |    pointer   |
|dst_rows_V_empty_n          |  in |    1|   ap_fifo  |     dst_rows_V     |    pointer   |
|dst_rows_V_read             | out |    1|   ap_fifo  |     dst_rows_V     |    pointer   |
|dst_cols_V_dout             |  in |   12|   ap_fifo  |     dst_cols_V     |    pointer   |
|dst_cols_V_empty_n          |  in |    1|   ap_fifo  |     dst_cols_V     |    pointer   |
|dst_cols_V_read             | out |    1|   ap_fifo  |     dst_cols_V     |    pointer   |
|dst_data_stream_V_din       | out |    8|   ap_fifo  |  dst_data_stream_V |    pointer   |
|dst_data_stream_V_full_n    |  in |    1|   ap_fifo  |  dst_data_stream_V |    pointer   |
|dst_data_stream_V_write     | out |    1|   ap_fifo  |  dst_data_stream_V |    pointer   |
|dst_rows_V_out_din          | out |   12|   ap_fifo  |   dst_rows_V_out   |    pointer   |
|dst_rows_V_out_full_n       |  in |    1|   ap_fifo  |   dst_rows_V_out   |    pointer   |
|dst_rows_V_out_write        | out |    1|   ap_fifo  |   dst_rows_V_out   |    pointer   |
|dst_cols_V_out_din          | out |   12|   ap_fifo  |   dst_cols_V_out   |    pointer   |
|dst_cols_V_out_full_n       |  in |    1|   ap_fifo  |   dst_cols_V_out   |    pointer   |
|dst_cols_V_out_write        | out |    1|   ap_fifo  |   dst_cols_V_out   |    pointer   |
+----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 1, D = 23, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 26 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 3 
26 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str363, i32 0, i32 0, [1 x i8]* @p_str364, [1 x i8]* @p_str365, [1 x i8]* @p_str366, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str367, [1 x i8]* @p_str368)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src2_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str356, i32 0, i32 0, [1 x i8]* @p_str357, [1 x i8]* @p_str358, [1 x i8]* @p_str359, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str360, [1 x i8]* @p_str361)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str349, i32 0, i32 0, [1 x i8]* @p_str350, [1 x i8]* @p_str351, [1 x i8]* @p_str352, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str353, [1 x i8]* @p_str354)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %dst_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str495, i32 0, i32 0, [1 x i8]* @p_str496, [1 x i8]* @p_str497, [1 x i8]* @p_str498, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str499, [11 x i8]* @ScalarProp_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %dst_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str490, i32 0, i32 0, [1 x i8]* @p_str491, [1 x i8]* @p_str492, [1 x i8]* @p_str493, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str494, [11 x i8]* @ScalarProp_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.16ns)   --->   "%dst_rows_V_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %dst_rows_V)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:869]   --->   Operation 32 'read' 'dst_rows_V_read' <Predicate = true> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (2.16ns)   --->   "%dst_cols_V_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %dst_cols_V)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:869]   --->   Operation 33 'read' 'dst_cols_V_read' <Predicate = true> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %dst_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str500, i32 0, i32 0, [1 x i8]* @p_str501, [1 x i8]* @p_str502, [1 x i8]* @p_str503, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str504, [11 x i8]* @ScalarProp_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.16ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i12P(i12* %dst_rows_V_out, i12 %dst_rows_V_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:869]   --->   Operation 35 'write' <Predicate = true> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %dst_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str505, i32 0, i32 0, [1 x i8]* @p_str506, [1 x i8]* @p_str507, [1 x i8]* @p_str508, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str509, [11 x i8]* @ScalarProp_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.16ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i12P(i12* %dst_cols_V_out, i12 %dst_cols_V_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:869]   --->   Operation 37 'write' <Predicate = true> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%rows_V = sext i12 %dst_rows_V_read to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 38 'sext' 'rows_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%cols_V = sext i12 %dst_cols_V_read to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 39 'sext' 'cols_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.75ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.44>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %i_V, %loop_height_end ]"   --->   Operation 41 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.11ns)   --->   "%icmp_ln354 = icmp eq i32 %t_V, %rows_V" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 42 'icmp' 'icmp_ln354' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)"   --->   Operation 43 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.20ns)   --->   "%i_V = add i32 %t_V, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 44 'add' 'i_V' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln354, label %.exit, label %loop_height_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 47 'specregionbegin' 'tmp_4_i_i' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.75ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 48 'br' <Predicate = (!icmp_ln354)> <Delay = 0.75>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 49 'ret' <Predicate = (icmp_ln354)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%t_V_4 = phi i32 [ 0, %loop_height_begin ], [ %j_V, %loop_width_begin ]"   --->   Operation 50 'phi' 't_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.11ns)   --->   "%icmp_ln355 = icmp eq i32 %t_V_4, %cols_V" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 51 'icmp' 'icmp_ln355' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)"   --->   Operation 52 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.20ns)   --->   "%j_V = add i32 %t_V_4, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 53 'add' 'j_V' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln355, label %loop_height_end, label %loop_width_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.16>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_6_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:672->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:358->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 55 'specregionbegin' 'tmp_6_i_i' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:676->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:358->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 56 'specprotocol' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (2.16ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src1_data_stream_V)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:358->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 57 'read' 'tmp' <Predicate = (!icmp_ln355)> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_6_i_i)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:681->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:358->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 58 'specregionend' 'empty' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_7_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:672->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:359->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 59 'specregionbegin' 'tmp_7_i_i' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:676->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:359->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 60 'specprotocol' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.16ns)   --->   "%tmp_51 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src2_data_stream_V)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:359->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 61 'read' 'tmp_51' <Predicate = (!icmp_ln355)> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_7_i_i)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:681->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:359->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 62 'specregionend' 'empty_108' <Predicate = (!icmp_ln355)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.09>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1429 = zext i8 %tmp to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 63 'zext' 'zext_ln1429' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_5 : Operation 64 [4/4] (7.09ns)   --->   "%tmp_i_i = uitofp i32 %zext_ln1429 to double" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 64 'uitodp' 'tmp_i_i' <Predicate = (!icmp_ln355)> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1429_1 = zext i8 %tmp_51 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 65 'zext' 'zext_ln1429_1' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_5 : Operation 66 [4/4] (7.09ns)   --->   "%tmp_8_i_i = uitofp i32 %zext_ln1429_1 to double" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 66 'uitodp' 'tmp_8_i_i' <Predicate = (!icmp_ln355)> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.09>
ST_6 : Operation 67 [3/4] (7.09ns)   --->   "%tmp_i_i = uitofp i32 %zext_ln1429 to double" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 67 'uitodp' 'tmp_i_i' <Predicate = (!icmp_ln355)> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 68 [3/4] (7.09ns)   --->   "%tmp_8_i_i = uitofp i32 %zext_ln1429_1 to double" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 68 'uitodp' 'tmp_8_i_i' <Predicate = (!icmp_ln355)> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.09>
ST_7 : Operation 69 [2/4] (7.09ns)   --->   "%tmp_i_i = uitofp i32 %zext_ln1429 to double" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 69 'uitodp' 'tmp_i_i' <Predicate = (!icmp_ln355)> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 70 [2/4] (7.09ns)   --->   "%tmp_8_i_i = uitofp i32 %zext_ln1429_1 to double" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 70 'uitodp' 'tmp_8_i_i' <Predicate = (!icmp_ln355)> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.09>
ST_8 : Operation 71 [1/4] (7.09ns)   --->   "%tmp_i_i = uitofp i32 %zext_ln1429 to double" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 71 'uitodp' 'tmp_i_i' <Predicate = (!icmp_ln355)> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 72 [1/4] (7.09ns)   --->   "%tmp_8_i_i = uitofp i32 %zext_ln1429_1 to double" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 72 'uitodp' 'tmp_8_i_i' <Predicate = (!icmp_ln355)> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.33>
ST_9 : Operation 73 [5/5] (8.33ns)   --->   "%t1 = fmul double %tmp_i_i, 5.000000e-01" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 73 'dmul' 't1' <Predicate = (!icmp_ln355)> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [5/5] (8.33ns)   --->   "%t2 = fmul double %tmp_8_i_i, 5.000000e-01" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 74 'dmul' 't2' <Predicate = (!icmp_ln355)> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.33>
ST_10 : Operation 75 [4/5] (8.33ns)   --->   "%t1 = fmul double %tmp_i_i, 5.000000e-01" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 75 'dmul' 't1' <Predicate = (!icmp_ln355)> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [4/5] (8.33ns)   --->   "%t2 = fmul double %tmp_8_i_i, 5.000000e-01" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 76 'dmul' 't2' <Predicate = (!icmp_ln355)> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.33>
ST_11 : Operation 77 [3/5] (8.33ns)   --->   "%t1 = fmul double %tmp_i_i, 5.000000e-01" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 77 'dmul' 't1' <Predicate = (!icmp_ln355)> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 78 [3/5] (8.33ns)   --->   "%t2 = fmul double %tmp_8_i_i, 5.000000e-01" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 78 'dmul' 't2' <Predicate = (!icmp_ln355)> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.33>
ST_12 : Operation 79 [2/5] (8.33ns)   --->   "%t1 = fmul double %tmp_i_i, 5.000000e-01" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 79 'dmul' 't1' <Predicate = (!icmp_ln355)> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [2/5] (8.33ns)   --->   "%t2 = fmul double %tmp_8_i_i, 5.000000e-01" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 80 'dmul' 't2' <Predicate = (!icmp_ln355)> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.33>
ST_13 : Operation 81 [1/5] (8.33ns)   --->   "%t1 = fmul double %tmp_i_i, 5.000000e-01" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 81 'dmul' 't1' <Predicate = (!icmp_ln355)> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 82 [1/5] (8.33ns)   --->   "%t2 = fmul double %tmp_8_i_i, 5.000000e-01" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 82 'dmul' 't2' <Predicate = (!icmp_ln355)> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 83 [5/5] (6.91ns)   --->   "%tmp_9_i_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 83 'dadd' 'tmp_9_i_i' <Predicate = (!icmp_ln355)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 84 [4/5] (6.91ns)   --->   "%tmp_9_i_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 84 'dadd' 'tmp_9_i_i' <Predicate = (!icmp_ln355)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 85 [3/5] (6.91ns)   --->   "%tmp_9_i_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 85 'dadd' 'tmp_9_i_i' <Predicate = (!icmp_ln355)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 86 [2/5] (6.91ns)   --->   "%tmp_9_i_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 86 'dadd' 'tmp_9_i_i' <Predicate = (!icmp_ln355)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 87 [1/5] (6.91ns)   --->   "%tmp_9_i_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 87 'dadd' 'tmp_9_i_i' <Predicate = (!icmp_ln355)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 88 [5/5] (6.91ns)   --->   "%sum = fadd double %tmp_9_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 88 'dadd' 'sum' <Predicate = (!icmp_ln355)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.91>
ST_20 : Operation 89 [4/5] (6.91ns)   --->   "%sum = fadd double %tmp_9_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 89 'dadd' 'sum' <Predicate = (!icmp_ln355)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.91>
ST_21 : Operation 90 [3/5] (6.91ns)   --->   "%sum = fadd double %tmp_9_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 90 'dadd' 'sum' <Predicate = (!icmp_ln355)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.91>
ST_22 : Operation 91 [2/5] (6.91ns)   --->   "%sum = fadd double %tmp_9_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 91 'dadd' 'sum' <Predicate = (!icmp_ln355)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 92 [1/5] (6.91ns)   --->   "%sum = fadd double %tmp_9_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 92 'dadd' 'sum' <Predicate = (!icmp_ln355)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.31>
ST_24 : Operation 93 [1/1] (0.00ns)   --->   "%p_Val2_14 = bitcast double %sum to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:17->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 93 'bitcast' 'p_Val2_14' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_14, i32 52, i32 62) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:17->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 94 'partselect' 'tmp_V' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i64 %p_Val2_14 to i52" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:17->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 95 'trunc' 'tmp_V_3' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 96 [1/1] (0.85ns)   --->   "%icmp_ln833 = icmp eq i11 %tmp_V, -1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 96 'icmp' 'icmp_ln833' <Predicate = (!icmp_ln355)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 97 [1/1] (1.34ns)   --->   "%icmp_ln837 = icmp ne i52 %tmp_V_3, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 97 'icmp' 'icmp_ln837' <Predicate = (!icmp_ln355)> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %p_Val2_14 to i63" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 98 'trunc' 'trunc_ln556' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_14, i32 63)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 99 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %tmp_V to i12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 100 'zext' 'zext_ln461' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_1_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_V_3) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 101 'bitconcatenate' 'tmp_1_i' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_8 = zext i53 %tmp_1_i to i54" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 102 'zext' 'p_Result_8' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 103 [1/1] (1.31ns)   --->   "%man_V_1 = sub i54 0, %p_Result_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 103 'sub' 'man_V_1' <Predicate = (!icmp_ln355)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 104 [1/1] (0.41ns)   --->   "%p_Val2_s = select i1 %p_Result_7, i54 %man_V_1, i54 %p_Result_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 104 'select' 'p_Val2_s' <Predicate = (!icmp_ln355)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 105 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 105 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln355)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 106 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 106 'sub' 'F2' <Predicate = (!icmp_ln355)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 107 [1/1] (0.86ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 107 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln355)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 108 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 0, %F2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 108 'sub' 'sub_ln581' <Predicate = (!icmp_ln355)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 109 [1/1] (0.43ns)   --->   "%F2_2 = select i1 %icmp_ln581, i12 %F2, i12 %sub_ln581" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 109 'select' 'F2_2' <Predicate = (!icmp_ln355)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%trunc_ln581 = trunc i12 %F2_2 to i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 110 'trunc' 'trunc_ln581' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15)   --->   "%sext_ln581 = sext i12 %F2_2 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 111 'sext' 'sext_ln581' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 112 [1/1] (0.85ns)   --->   "%icmp_ln582 = icmp eq i11 %tmp_V, -973" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 112 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln355)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %p_Val2_s to i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 113 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 114 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp ult i12 %F2_2, 54" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 114 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln355)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_53 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %F2_2, i32 3, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 115 'partselect' 'tmp_53' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 116 [1/1] (0.85ns)   --->   "%icmp_ln603 = icmp eq i9 %tmp_53, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 116 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln355)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 117 'zext' 'zext_ln586' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15)   --->   "%ashr_ln586 = ashr i54 %p_Val2_s, %zext_ln586" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 118 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 119 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_14, i32 63)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 120 'bitselect' 'tmp_54' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15)   --->   "%select_ln588 = select i1 %tmp_54, i8 -1, i8 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 121 'select' 'select_ln588' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%shl_ln604 = shl i8 %trunc_ln583, %trunc_ln581" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 122 'shl' 'shl_ln604' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 123 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_15 = select i1 %icmp_ln585, i8 %trunc_ln586, i8 %select_ln588" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 123 'select' 'p_Val2_15' <Predicate = (!icmp_ln355)> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 124 [1/1] (0.86ns)   --->   "%icmp_ln591 = icmp sgt i12 %F2, 54" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 124 'icmp' 'icmp_ln591' <Predicate = (!icmp_ln355)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 125 [1/1] (0.96ns)   --->   "%add_ln591 = add i12 -1, %F2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 125 'add' 'add_ln591' <Predicate = (!icmp_ln355)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%zext_ln591 = zext i12 %add_ln591 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 126 'zext' 'zext_ln591' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_s, i32 %zext_ln591) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 127 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%qb = select i1 %icmp_ln591, i1 %p_Result_7, i1 %p_Result_s" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 128 'select' 'qb' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_15, i32 7)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 129 'bitselect' 'p_Result_9' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%zext_ln415 = zext i1 %qb to i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 130 'zext' 'zext_ln415' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 131 [1/1] (0.90ns) (out node of the LUT)   --->   "%p_Val2_16 = add i8 %p_Val2_15, %zext_ln415" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 131 'add' 'p_Val2_16' <Predicate = (!icmp_ln355)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_16, i32 7)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 132 'bitselect' 'tmp_56' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%xor_ln416 = xor i1 %tmp_56, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 133 'xor' 'xor_ln416' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln403)   --->   "%select_ln582 = select i1 %icmp_ln582, i8 %trunc_ln583, i8 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 134 'select' 'select_ln582' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %icmp_ln582, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 135 'xor' 'xor_ln582' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 136 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 136 'and' 'and_ln581' <Predicate = (!icmp_ln355)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 137 [1/1] (0.33ns)   --->   "%and_ln403 = and i1 %and_ln581, %p_Result_9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 137 'and' 'and_ln403' <Predicate = (!icmp_ln355)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 138 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln403 = select i1 %and_ln403, i8 %p_Val2_16, i8 %select_ln582" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 138 'select' 'select_ln403' <Predicate = (!icmp_ln355)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_1)   --->   "%xor_ln403 = xor i1 %p_Result_9, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 139 'xor' 'xor_ln403' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_1)   --->   "%and_ln403_1 = and i1 %and_ln581, %xor_ln403" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 140 'and' 'and_ln403_1' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 141 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln403_1 = select i1 %and_ln403_1, i8 %p_Val2_16, i8 %select_ln403" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 141 'select' 'select_ln403_1' <Predicate = (!icmp_ln355)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 142 [1/1] (0.33ns)   --->   "%or_ln581 = or i1 %icmp_ln582, %icmp_ln581" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 142 'or' 'or_ln581' <Predicate = (!icmp_ln355)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 143 'xor' 'xor_ln581' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 144 'and' 'and_ln603' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 145 [1/1] (0.94ns) (out node of the LUT)   --->   "%p_Val2_17 = select i1 %and_ln603, i8 %shl_ln604, i8 %select_ln403_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 145 'select' 'p_Val2_17' <Predicate = (!icmp_ln355)> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%xor_ln603 = xor i1 %icmp_ln603, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 146 'xor' 'xor_ln603' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%or_ln603 = or i1 %or_ln581, %xor_ln603" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 147 'or' 'or_ln603' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%and_ln603_1 = and i1 %or_ln603, %xor_ln416" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 148 'and' 'and_ln603_1' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 149 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603_2 = and i1 %and_ln603_1, %and_ln403" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 149 'and' 'and_ln603_2' <Predicate = (!icmp_ln355)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 150 [1/1] (0.96ns)   --->   "%pos1 = add i12 8, %F2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 150 'add' 'pos1' <Predicate = (!icmp_ln355)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%sext_ln618 = sext i12 %pos1 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 151 'sext' 'sext_ln618' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 152 [1/1] (0.96ns)   --->   "%pos2 = add i12 9, %F2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 152 'add' 'pos2' <Predicate = (!icmp_ln355)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln619 = sext i12 %pos2 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 153 'sext' 'sext_ln619' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln621_3)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_17, i32 7)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 154 'bitselect' 'p_Result_10' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.86ns)   --->   "%icmp_ln621 = icmp slt i12 %pos1, 54" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 155 'icmp' 'icmp_ln621' <Predicate = (!icmp_ln355)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 156 'bitselect' 'tmp_58' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 157 [1/1] (0.33ns)   --->   "%xor_ln621_1 = xor i1 %tmp_58, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 157 'xor' 'xor_ln621_1' <Predicate = (!icmp_ln355)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%zext_ln623 = zext i32 %sext_ln618 to i54" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 158 'zext' 'zext_ln623' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%ashr_ln623 = ashr i54 %p_Val2_s, %zext_ln623" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 159 'ashr' 'ashr_ln623' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%lD = trunc i54 %ashr_ln623 to i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 160 'trunc' 'lD' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%and_ln621 = and i1 %lD, %xor_ln621_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 161 'and' 'and_ln621' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 162 [1/1] (1.69ns) (out node of the LUT)   --->   "%Range1_all_ones_1 = and i1 %and_ln621, %icmp_ln621" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 162 'and' 'Range1_all_ones_1' <Predicate = (!icmp_ln355)> <Delay = 1.69> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 163 'bitselect' 'tmp_59' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (0.33ns)   --->   "%xor_ln631 = xor i1 %tmp_59, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 164 'xor' 'xor_ln631' <Predicate = (!icmp_ln355)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 165 [1/1] (0.86ns)   --->   "%icmp_ln631 = icmp slt i12 %pos2, 54" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 165 'icmp' 'icmp_ln631' <Predicate = (!icmp_ln355)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%and_ln631 = and i1 %icmp_ln631, %xor_ln631" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 166 'and' 'and_ln631' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln635 = zext i32 %sext_ln619 to i54" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 167 'zext' 'zext_ln635' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (1.69ns)   --->   "%Range2_V_1 = lshr i54 %p_Val2_s, %zext_ln635" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 168 'lshr' 'Range2_V_1' <Predicate = (!icmp_ln355)> <Delay = 1.69> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones)   --->   "%r_V = lshr i54 -1, %zext_ln635" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 169 'lshr' 'r_V' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 170 [1/1] (1.45ns) (out node of the LUT)   --->   "%Range2_all_ones = icmp eq i54 %Range2_V_1, %r_V" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 170 'icmp' 'Range2_all_ones' <Predicate = (!icmp_ln355)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%select_ln631 = select i1 %and_ln631, i1 %Range2_all_ones, i1 %xor_ln631" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 171 'select' 'select_ln631' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 172 [1/1] (0.33ns)   --->   "%and_ln639 = and i1 %icmp_ln631, %xor_ln621_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 172 'and' 'and_ln639' <Predicate = (!icmp_ln355)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 173 [1/1] (0.33ns) (out node of the LUT)   --->   "%Range1_all_ones = and i1 %select_ln631, %Range1_all_ones_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 173 'and' 'Range1_all_ones' <Predicate = (!icmp_ln355)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 174 [1/1] (1.36ns)   --->   "%icmp_ln641 = icmp eq i54 %Range2_V_1, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 174 'icmp' 'icmp_ln641' <Predicate = (!icmp_ln355)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 175 [1/1] (0.33ns)   --->   "%Range1_all_zeros = xor i1 %Range1_all_ones_1, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 175 'xor' 'Range1_all_zeros' <Predicate = (!icmp_ln355)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node deleted_zeros)   --->   "%and_ln641 = and i1 %icmp_ln641, %Range1_all_zeros" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 176 'and' 'and_ln641' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 177 [1/1] (0.86ns)   --->   "%icmp_ln642 = icmp eq i12 %pos2, 54" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 177 'icmp' 'icmp_ln642' <Predicate = (!icmp_ln355)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 178 [1/1] (1.36ns)   --->   "%Range1_all_zeros_1 = icmp eq i54 %p_Val2_s, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 178 'icmp' 'Range1_all_zeros_1' <Predicate = (!icmp_ln355)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln642_1)   --->   "%or_ln645 = or i1 %Range1_all_zeros_1, %xor_ln621_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 179 'or' 'or_ln645' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln642)   --->   "%xor_ln639_1 = xor i1 %icmp_ln631, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 180 'xor' 'xor_ln639_1' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln642)   --->   "%or_ln639 = or i1 %tmp_58, %xor_ln639_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 181 'or' 'or_ln639' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 182 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln642 = and i1 %icmp_ln642, %or_ln639" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 182 'and' 'and_ln642' <Predicate = (!icmp_ln355)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln639)   --->   "%select_ln642 = select i1 %and_ln642, i1 %Range1_all_ones_1, i1 %xor_ln621_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 183 'select' 'select_ln642' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 184 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln639 = select i1 %and_ln639, i1 %Range1_all_ones, i1 %select_ln642" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 184 'select' 'select_ln639' <Predicate = (!icmp_ln355)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 185 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln642_1 = select i1 %and_ln642, i1 %Range1_all_zeros, i1 %or_ln645" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 185 'select' 'select_ln642_1' <Predicate = (!icmp_ln355)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node deleted_zeros)   --->   "%select_ln639_1 = select i1 %and_ln639, i1 %and_ln641, i1 %select_ln642_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 186 'select' 'select_ln639_1' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 187 [1/1] (0.33ns) (out node of the LUT)   --->   "%deleted_zeros = select i1 %and_ln603_2, i1 %select_ln639, i1 %select_ln639_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 187 'select' 'deleted_zeros' <Predicate = (!icmp_ln355)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%and_ln654 = and i1 %and_ln603_2, %select_ln639" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 188 'and' 'and_ln654' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%empty_109 = xor i1 %and_ln654, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 189 'xor' 'empty_109' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 190 [1/1] (0.33ns)   --->   "%xor_ln621 = xor i1 %icmp_ln621, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 190 'xor' 'xor_ln621' <Predicate = (!icmp_ln355)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln621_3)   --->   "%and_ln621_2 = and i1 %p_Result_10, %xor_ln621" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 191 'and' 'and_ln621_2' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 192 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln621_3 = and i1 %and_ln621_2, %p_Result_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 192 'and' 'and_ln621_3' <Predicate = (!icmp_ln355)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%and_ln557 = and i1 %icmp_ln621, %p_Result_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 193 'and' 'and_ln557' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 194 [1/1] (0.33ns) (out node of the LUT)   --->   "%underflow = select i1 %and_ln557, i1 %empty_109, i1 %and_ln621_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 194 'select' 'underflow' <Predicate = (!icmp_ln355)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node or_ln658_1)   --->   "%or_ln658 = or i1 %p_Result_7, %xor_ln621" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 195 'or' 'or_ln658' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 196 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln658_1 = or i1 %or_ln658, %deleted_zeros" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 196 'or' 'or_ln658_1' <Predicate = (!icmp_ln355)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.38>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 197 'specloopname' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_5_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 198 'specregionbegin' 'tmp_5_i_i' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:357->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 199 'specpipeline' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str11) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:360->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 200 'specloopname' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_25 : Operation 201 [1/1] (0.33ns)   --->   "%and_ln428 = and i1 %icmp_ln833, %icmp_ln837" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 201 'and' 'and_ln428' <Predicate = (!icmp_ln355)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 202 [1/1] (0.33ns)   --->   "%xor_ln340 = xor i1 %underflow, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 202 'xor' 'xor_ln340' <Predicate = (!icmp_ln355)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%and_ln340 = and i1 %or_ln658_1, %xor_ln340" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 203 'and' 'and_ln340' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%xor_ln340_1 = xor i1 %or_ln658_1, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 204 'xor' 'xor_ln340_1' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%or_ln340 = or i1 %xor_ln340, %xor_ln340_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 205 'or' 'or_ln340' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%select_ln340 = select i1 %and_ln340, i8 %p_Val2_17, i8 -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 206 'select' 'select_ln340' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%and_ln428_1 = and i1 %icmp_ln833, %icmp_ln837" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 207 'and' 'and_ln428_1' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%xor_ln428 = xor i1 %and_ln428_1, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 208 'xor' 'xor_ln428' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%and_ln571 = and i1 %icmp_ln571, %xor_ln428" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 209 'and' 'and_ln571' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%or_ln571 = or i1 %and_ln571, %and_ln428" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 210 'or' 'or_ln571' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%or_ln571_2 = or i1 %or_ln571, %underflow" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 211 'or' 'or_ln571_2' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 212 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln571 = select i1 %or_ln571_2, i8 0, i8 %p_Val2_17" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 212 'select' 'select_ln571' <Predicate = (!icmp_ln355)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%or_ln571_1 = or i1 %and_ln428, %icmp_ln571" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 213 'or' 'or_ln571_1' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%xor_ln571 = xor i1 %or_ln571_1, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 214 'xor' 'xor_ln571' <Predicate = (!icmp_ln355)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 215 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_1 = and i1 %or_ln340, %xor_ln571" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 215 'and' 'and_ln340_1' <Predicate = (!icmp_ln355)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 216 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_60 = select i1 %and_ln340_1, i8 %select_ln340, i8 %select_ln571" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 216 'select' 'tmp_60' <Predicate = (!icmp_ln355)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_10_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:696->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:363->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 217 'specregionbegin' 'tmp_10_i_i' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_25 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:700->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:363->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 218 'specprotocol' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_25 : Operation 219 [1/1] (2.16ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_V, i8 %tmp_60)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:363->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 219 'write' <Predicate = (!icmp_ln355)> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_25 : Operation 220 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_10_i_i)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:705->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:363->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 220 'specregionend' 'empty_110' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_25 : Operation 221 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_5_i_i)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:364->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 221 'specregionend' 'empty_111' <Predicate = (!icmp_ln355)> <Delay = 0.00>
ST_25 : Operation 222 [1/1] (0.00ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 222 'br' <Predicate = (!icmp_ln355)> <Delay = 0.00>

State 26 <SV = 3> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_4_i_i)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:365->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 223 'specregionend' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 224 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src1_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src2_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000]
dst_rows_V_read       (read             ) [ 000000000000000000000000000]
dst_cols_V_read       (read             ) [ 000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000]
write_ln869           (write            ) [ 000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000]
write_ln869           (write            ) [ 000000000000000000000000000]
rows_V                (sext             ) [ 001111111111111111111111111]
cols_V                (sext             ) [ 001111111111111111111111111]
br_ln354              (br               ) [ 011111111111111111111111111]
t_V                   (phi              ) [ 001000000000000000000000000]
icmp_ln354            (icmp             ) [ 001111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000]
i_V                   (add              ) [ 011111111111111111111111111]
br_ln354              (br               ) [ 000000000000000000000000000]
specloopname_ln354    (specloopname     ) [ 000000000000000000000000000]
tmp_4_i_i             (specregionbegin  ) [ 000111111111111111111111111]
br_ln355              (br               ) [ 001111111111111111111111111]
ret_ln0               (ret              ) [ 000000000000000000000000000]
t_V_4                 (phi              ) [ 000100000000000000000000000]
icmp_ln355            (icmp             ) [ 001111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000]
j_V                   (add              ) [ 001111111111111111111111111]
br_ln355              (br               ) [ 000000000000000000000000000]
tmp_6_i_i             (specregionbegin  ) [ 000000000000000000000000000]
specprotocol_ln676    (specprotocol     ) [ 000000000000000000000000000]
tmp                   (read             ) [ 000101000000000000000000000]
empty                 (specregionend    ) [ 000000000000000000000000000]
tmp_7_i_i             (specregionbegin  ) [ 000000000000000000000000000]
specprotocol_ln676    (specprotocol     ) [ 000000000000000000000000000]
tmp_51                (read             ) [ 000101000000000000000000000]
empty_108             (specregionend    ) [ 000000000000000000000000000]
zext_ln1429           (zext             ) [ 000100111000000000000000000]
zext_ln1429_1         (zext             ) [ 000100111000000000000000000]
tmp_i_i               (uitodp           ) [ 000100000111110000000000000]
tmp_8_i_i             (uitodp           ) [ 000100000111110000000000000]
t1                    (dmul             ) [ 000100000000001111100000000]
t2                    (dmul             ) [ 000100000000001111100000000]
tmp_9_i_i             (dadd             ) [ 000100000000000000011111000]
sum                   (dadd             ) [ 000100000000000000000000100]
p_Val2_14             (bitcast          ) [ 000000000000000000000000000]
tmp_V                 (partselect       ) [ 000000000000000000000000000]
tmp_V_3               (trunc            ) [ 000000000000000000000000000]
icmp_ln833            (icmp             ) [ 000100000000000000000000010]
icmp_ln837            (icmp             ) [ 000100000000000000000000010]
trunc_ln556           (trunc            ) [ 000000000000000000000000000]
p_Result_7            (bitselect        ) [ 000000000000000000000000000]
zext_ln461            (zext             ) [ 000000000000000000000000000]
tmp_1_i               (bitconcatenate   ) [ 000000000000000000000000000]
p_Result_8            (zext             ) [ 000000000000000000000000000]
man_V_1               (sub              ) [ 000000000000000000000000000]
p_Val2_s              (select           ) [ 000000000000000000000000000]
icmp_ln571            (icmp             ) [ 000100000000000000000000010]
F2                    (sub              ) [ 000000000000000000000000000]
icmp_ln581            (icmp             ) [ 000000000000000000000000000]
sub_ln581             (sub              ) [ 000000000000000000000000000]
F2_2                  (select           ) [ 000000000000000000000000000]
trunc_ln581           (trunc            ) [ 000000000000000000000000000]
sext_ln581            (sext             ) [ 000000000000000000000000000]
icmp_ln582            (icmp             ) [ 000000000000000000000000000]
trunc_ln583           (trunc            ) [ 000000000000000000000000000]
icmp_ln585            (icmp             ) [ 000000000000000000000000000]
tmp_53                (partselect       ) [ 000000000000000000000000000]
icmp_ln603            (icmp             ) [ 000000000000000000000000000]
zext_ln586            (zext             ) [ 000000000000000000000000000]
ashr_ln586            (ashr             ) [ 000000000000000000000000000]
trunc_ln586           (trunc            ) [ 000000000000000000000000000]
tmp_54                (bitselect        ) [ 000000000000000000000000000]
select_ln588          (select           ) [ 000000000000000000000000000]
shl_ln604             (shl              ) [ 000000000000000000000000000]
p_Val2_15             (select           ) [ 000000000000000000000000000]
icmp_ln591            (icmp             ) [ 000000000000000000000000000]
add_ln591             (add              ) [ 000000000000000000000000000]
zext_ln591            (zext             ) [ 000000000000000000000000000]
p_Result_s            (bitselect        ) [ 000000000000000000000000000]
qb                    (select           ) [ 000000000000000000000000000]
p_Result_9            (bitselect        ) [ 000000000000000000000000000]
zext_ln415            (zext             ) [ 000000000000000000000000000]
p_Val2_16             (add              ) [ 000000000000000000000000000]
tmp_56                (bitselect        ) [ 000000000000000000000000000]
xor_ln416             (xor              ) [ 000000000000000000000000000]
select_ln582          (select           ) [ 000000000000000000000000000]
xor_ln582             (xor              ) [ 000000000000000000000000000]
and_ln581             (and              ) [ 000000000000000000000000000]
and_ln403             (and              ) [ 000000000000000000000000000]
select_ln403          (select           ) [ 000000000000000000000000000]
xor_ln403             (xor              ) [ 000000000000000000000000000]
and_ln403_1           (and              ) [ 000000000000000000000000000]
select_ln403_1        (select           ) [ 000000000000000000000000000]
or_ln581              (or               ) [ 000000000000000000000000000]
xor_ln581             (xor              ) [ 000000000000000000000000000]
and_ln603             (and              ) [ 000000000000000000000000000]
p_Val2_17             (select           ) [ 000100000000000000000000010]
xor_ln603             (xor              ) [ 000000000000000000000000000]
or_ln603              (or               ) [ 000000000000000000000000000]
and_ln603_1           (and              ) [ 000000000000000000000000000]
and_ln603_2           (and              ) [ 000000000000000000000000000]
pos1                  (add              ) [ 000000000000000000000000000]
sext_ln618            (sext             ) [ 000000000000000000000000000]
pos2                  (add              ) [ 000000000000000000000000000]
sext_ln619            (sext             ) [ 000000000000000000000000000]
p_Result_10           (bitselect        ) [ 000000000000000000000000000]
icmp_ln621            (icmp             ) [ 000000000000000000000000000]
tmp_58                (bitselect        ) [ 000000000000000000000000000]
xor_ln621_1           (xor              ) [ 000000000000000000000000000]
zext_ln623            (zext             ) [ 000000000000000000000000000]
ashr_ln623            (ashr             ) [ 000000000000000000000000000]
lD                    (trunc            ) [ 000000000000000000000000000]
and_ln621             (and              ) [ 000000000000000000000000000]
Range1_all_ones_1     (and              ) [ 000000000000000000000000000]
tmp_59                (bitselect        ) [ 000000000000000000000000000]
xor_ln631             (xor              ) [ 000000000000000000000000000]
icmp_ln631            (icmp             ) [ 000000000000000000000000000]
and_ln631             (and              ) [ 000000000000000000000000000]
zext_ln635            (zext             ) [ 000000000000000000000000000]
Range2_V_1            (lshr             ) [ 000000000000000000000000000]
r_V                   (lshr             ) [ 000000000000000000000000000]
Range2_all_ones       (icmp             ) [ 000000000000000000000000000]
select_ln631          (select           ) [ 000000000000000000000000000]
and_ln639             (and              ) [ 000000000000000000000000000]
Range1_all_ones       (and              ) [ 000000000000000000000000000]
icmp_ln641            (icmp             ) [ 000000000000000000000000000]
Range1_all_zeros      (xor              ) [ 000000000000000000000000000]
and_ln641             (and              ) [ 000000000000000000000000000]
icmp_ln642            (icmp             ) [ 000000000000000000000000000]
Range1_all_zeros_1    (icmp             ) [ 000000000000000000000000000]
or_ln645              (or               ) [ 000000000000000000000000000]
xor_ln639_1           (xor              ) [ 000000000000000000000000000]
or_ln639              (or               ) [ 000000000000000000000000000]
and_ln642             (and              ) [ 000000000000000000000000000]
select_ln642          (select           ) [ 000000000000000000000000000]
select_ln639          (select           ) [ 000000000000000000000000000]
select_ln642_1        (select           ) [ 000000000000000000000000000]
select_ln639_1        (select           ) [ 000000000000000000000000000]
deleted_zeros         (select           ) [ 000000000000000000000000000]
and_ln654             (and              ) [ 000000000000000000000000000]
empty_109             (xor              ) [ 000000000000000000000000000]
xor_ln621             (xor              ) [ 000000000000000000000000000]
and_ln621_2           (and              ) [ 000000000000000000000000000]
and_ln621_3           (and              ) [ 000000000000000000000000000]
and_ln557             (and              ) [ 000000000000000000000000000]
underflow             (select           ) [ 000100000000000000000000010]
or_ln658              (or               ) [ 000000000000000000000000000]
or_ln658_1            (or               ) [ 000100000000000000000000010]
specloopname_ln355    (specloopname     ) [ 000000000000000000000000000]
tmp_5_i_i             (specregionbegin  ) [ 000000000000000000000000000]
specpipeline_ln357    (specpipeline     ) [ 000000000000000000000000000]
specloopname_ln360    (specloopname     ) [ 000000000000000000000000000]
and_ln428             (and              ) [ 000000000000000000000000000]
xor_ln340             (xor              ) [ 000000000000000000000000000]
and_ln340             (and              ) [ 000000000000000000000000000]
xor_ln340_1           (xor              ) [ 000000000000000000000000000]
or_ln340              (or               ) [ 000000000000000000000000000]
select_ln340          (select           ) [ 000000000000000000000000000]
and_ln428_1           (and              ) [ 000000000000000000000000000]
xor_ln428             (xor              ) [ 000000000000000000000000000]
and_ln571             (and              ) [ 000000000000000000000000000]
or_ln571              (or               ) [ 000000000000000000000000000]
or_ln571_2            (or               ) [ 000000000000000000000000000]
select_ln571          (select           ) [ 000000000000000000000000000]
or_ln571_1            (or               ) [ 000000000000000000000000000]
xor_ln571             (xor              ) [ 000000000000000000000000000]
and_ln340_1           (and              ) [ 000000000000000000000000000]
tmp_60                (select           ) [ 000000000000000000000000000]
tmp_10_i_i            (specregionbegin  ) [ 000000000000000000000000000]
specprotocol_ln700    (specprotocol     ) [ 000000000000000000000000000]
write_ln703           (write            ) [ 000000000000000000000000000]
empty_110             (specregionend    ) [ 000000000000000000000000000]
empty_111             (specregionend    ) [ 000000000000000000000000000]
br_ln355              (br               ) [ 001111111111111111111111111]
empty_112             (specregionend    ) [ 000000000000000000000000000]
br_ln354              (br               ) [ 011111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src1_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src2_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src2_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_rows_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_rows_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_cols_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_cols_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst_data_stream_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst_rows_V_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dst_cols_V_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str363"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str364"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str365"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str366"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str367"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str368"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str356"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str357"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str358"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str359"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str360"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str361"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str349"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str350"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str351"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str352"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str353"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str354"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str495"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str496"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str497"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str498"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str499"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str490"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str491"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str492"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str493"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str494"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i12P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str500"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str501"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str502"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str503"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str504"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i12P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str505"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str506"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str507"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str508"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str509"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="dst_rows_V_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="12" slack="0"/>
<pin id="206" dir="0" index="1" bw="12" slack="0"/>
<pin id="207" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_rows_V_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="dst_cols_V_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="0" index="1" bw="12" slack="0"/>
<pin id="213" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_cols_V_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln869_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="12" slack="0"/>
<pin id="219" dir="0" index="2" bw="12" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln869/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="write_ln869_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="12" slack="0"/>
<pin id="227" dir="0" index="2" bw="12" slack="0"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln869/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_51_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="write_ln703_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="0" index="2" bw="8" slack="0"/>
<pin id="248" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/25 "/>
</bind>
</comp>

<comp id="251" class="1005" name="t_V_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="t_V_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="262" class="1005" name="t_V_4_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_4 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="t_V_4_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_4/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="1"/>
<pin id="275" dir="0" index="1" bw="64" slack="1"/>
<pin id="276" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_9_i_i/14 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="1"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum/19 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="1"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t1/9 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="1"/>
<pin id="289" dir="0" index="1" bw="64" slack="0"/>
<pin id="290" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t2/9 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="tmp_i_i/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="tmp_8_i_i/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="rows_V_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rows_V/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="cols_V_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="12" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="cols_V/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln354_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="1"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln354/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="i_V_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln355_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="2"/>
<pin id="320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln355/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="j_V_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln1429_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1429/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln1429_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1429_1/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_Val2_14_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_14/24 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_V_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="11" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="0"/>
<pin id="342" dir="0" index="2" bw="7" slack="0"/>
<pin id="343" dir="0" index="3" bw="7" slack="0"/>
<pin id="344" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/24 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_V_3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="0"/>
<pin id="351" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_3/24 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln833_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="0" index="1" bw="11" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833/24 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln837_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="52" slack="0"/>
<pin id="361" dir="0" index="1" bw="52" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln837/24 "/>
</bind>
</comp>

<comp id="365" class="1004" name="trunc_ln556_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/24 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_Result_7_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="64" slack="0"/>
<pin id="372" dir="0" index="2" bw="7" slack="0"/>
<pin id="373" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/24 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln461_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="11" slack="0"/>
<pin id="379" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/24 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_1_i_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="53" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="52" slack="0"/>
<pin id="385" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_i/24 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_Result_8_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="53" slack="0"/>
<pin id="391" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_8/24 "/>
</bind>
</comp>

<comp id="393" class="1004" name="man_V_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="53" slack="0"/>
<pin id="396" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/24 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_Val2_s_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="54" slack="0"/>
<pin id="402" dir="0" index="2" bw="54" slack="0"/>
<pin id="403" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/24 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln571_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="63" slack="0"/>
<pin id="409" dir="0" index="1" bw="63" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/24 "/>
</bind>
</comp>

<comp id="413" class="1004" name="F2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="12" slack="0"/>
<pin id="415" dir="0" index="1" bw="11" slack="0"/>
<pin id="416" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/24 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln581_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="12" slack="0"/>
<pin id="421" dir="0" index="1" bw="12" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/24 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sub_ln581_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="12" slack="0"/>
<pin id="428" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/24 "/>
</bind>
</comp>

<comp id="431" class="1004" name="F2_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="12" slack="0"/>
<pin id="434" dir="0" index="2" bw="12" slack="0"/>
<pin id="435" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="F2_2/24 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln581_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="12" slack="0"/>
<pin id="441" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln581/24 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sext_ln581_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="0"/>
<pin id="445" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/24 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln582_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="11" slack="0"/>
<pin id="449" dir="0" index="1" bw="11" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/24 "/>
</bind>
</comp>

<comp id="453" class="1004" name="trunc_ln583_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="54" slack="0"/>
<pin id="455" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/24 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln585_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="12" slack="0"/>
<pin id="459" dir="0" index="1" bw="12" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/24 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_53_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="0"/>
<pin id="465" dir="0" index="1" bw="12" slack="0"/>
<pin id="466" dir="0" index="2" bw="3" slack="0"/>
<pin id="467" dir="0" index="3" bw="5" slack="0"/>
<pin id="468" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/24 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln603_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="0"/>
<pin id="475" dir="0" index="1" bw="9" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/24 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln586_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="12" slack="0"/>
<pin id="481" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/24 "/>
</bind>
</comp>

<comp id="483" class="1004" name="ashr_ln586_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="54" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/24 "/>
</bind>
</comp>

<comp id="489" class="1004" name="trunc_ln586_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="54" slack="0"/>
<pin id="491" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/24 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_54_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="64" slack="0"/>
<pin id="496" dir="0" index="2" bw="7" slack="0"/>
<pin id="497" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/24 "/>
</bind>
</comp>

<comp id="501" class="1004" name="select_ln588_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="8" slack="0"/>
<pin id="504" dir="0" index="2" bw="8" slack="0"/>
<pin id="505" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/24 "/>
</bind>
</comp>

<comp id="509" class="1004" name="shl_ln604_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="0" index="1" bw="8" slack="0"/>
<pin id="512" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/24 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_Val2_15_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="0"/>
<pin id="518" dir="0" index="2" bw="8" slack="0"/>
<pin id="519" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_15/24 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln591_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="12" slack="0"/>
<pin id="525" dir="0" index="1" bw="12" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln591/24 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln591_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="12" slack="0"/>
<pin id="532" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln591/24 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln591_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="12" slack="0"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln591/24 "/>
</bind>
</comp>

<comp id="539" class="1004" name="p_Result_s_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="54" slack="0"/>
<pin id="542" dir="0" index="2" bw="12" slack="0"/>
<pin id="543" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/24 "/>
</bind>
</comp>

<comp id="547" class="1004" name="qb_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="0" index="2" bw="1" slack="0"/>
<pin id="551" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qb/24 "/>
</bind>
</comp>

<comp id="555" class="1004" name="p_Result_9_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="8" slack="0"/>
<pin id="558" dir="0" index="2" bw="4" slack="0"/>
<pin id="559" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/24 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln415_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/24 "/>
</bind>
</comp>

<comp id="567" class="1004" name="p_Val2_16_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_16/24 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_56_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="8" slack="0"/>
<pin id="576" dir="0" index="2" bw="4" slack="0"/>
<pin id="577" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/24 "/>
</bind>
</comp>

<comp id="581" class="1004" name="xor_ln416_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/24 "/>
</bind>
</comp>

<comp id="587" class="1004" name="select_ln582_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="0"/>
<pin id="590" dir="0" index="2" bw="8" slack="0"/>
<pin id="591" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln582/24 "/>
</bind>
</comp>

<comp id="595" class="1004" name="xor_ln582_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/24 "/>
</bind>
</comp>

<comp id="601" class="1004" name="and_ln581_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/24 "/>
</bind>
</comp>

<comp id="607" class="1004" name="and_ln403_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln403/24 "/>
</bind>
</comp>

<comp id="613" class="1004" name="select_ln403_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="0"/>
<pin id="616" dir="0" index="2" bw="8" slack="0"/>
<pin id="617" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln403/24 "/>
</bind>
</comp>

<comp id="621" class="1004" name="xor_ln403_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln403/24 "/>
</bind>
</comp>

<comp id="627" class="1004" name="and_ln403_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln403_1/24 "/>
</bind>
</comp>

<comp id="633" class="1004" name="select_ln403_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="8" slack="0"/>
<pin id="636" dir="0" index="2" bw="8" slack="0"/>
<pin id="637" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln403_1/24 "/>
</bind>
</comp>

<comp id="641" class="1004" name="or_ln581_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/24 "/>
</bind>
</comp>

<comp id="647" class="1004" name="xor_ln581_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/24 "/>
</bind>
</comp>

<comp id="653" class="1004" name="and_ln603_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/24 "/>
</bind>
</comp>

<comp id="659" class="1004" name="p_Val2_17_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="8" slack="0"/>
<pin id="662" dir="0" index="2" bw="8" slack="0"/>
<pin id="663" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_17/24 "/>
</bind>
</comp>

<comp id="667" class="1004" name="xor_ln603_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln603/24 "/>
</bind>
</comp>

<comp id="673" class="1004" name="or_ln603_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/24 "/>
</bind>
</comp>

<comp id="679" class="1004" name="and_ln603_1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603_1/24 "/>
</bind>
</comp>

<comp id="685" class="1004" name="and_ln603_2_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603_2/24 "/>
</bind>
</comp>

<comp id="691" class="1004" name="pos1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="5" slack="0"/>
<pin id="693" dir="0" index="1" bw="12" slack="0"/>
<pin id="694" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos1/24 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sext_ln618_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="12" slack="0"/>
<pin id="699" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln618/24 "/>
</bind>
</comp>

<comp id="701" class="1004" name="pos2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="5" slack="0"/>
<pin id="703" dir="0" index="1" bw="12" slack="0"/>
<pin id="704" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos2/24 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sext_ln619_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="12" slack="0"/>
<pin id="709" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln619/24 "/>
</bind>
</comp>

<comp id="711" class="1004" name="p_Result_10_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="8" slack="0"/>
<pin id="714" dir="0" index="2" bw="4" slack="0"/>
<pin id="715" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/24 "/>
</bind>
</comp>

<comp id="719" class="1004" name="icmp_ln621_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="12" slack="0"/>
<pin id="721" dir="0" index="1" bw="12" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln621/24 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_58_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="12" slack="0"/>
<pin id="728" dir="0" index="2" bw="5" slack="0"/>
<pin id="729" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_58/24 "/>
</bind>
</comp>

<comp id="733" class="1004" name="xor_ln621_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln621_1/24 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln623_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="12" slack="0"/>
<pin id="741" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln623/24 "/>
</bind>
</comp>

<comp id="743" class="1004" name="ashr_ln623_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="54" slack="0"/>
<pin id="745" dir="0" index="1" bw="32" slack="0"/>
<pin id="746" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln623/24 "/>
</bind>
</comp>

<comp id="749" class="1004" name="lD_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="54" slack="0"/>
<pin id="751" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lD/24 "/>
</bind>
</comp>

<comp id="753" class="1004" name="and_ln621_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln621/24 "/>
</bind>
</comp>

<comp id="759" class="1004" name="Range1_all_ones_1_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones_1/24 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_59_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="12" slack="0"/>
<pin id="768" dir="0" index="2" bw="5" slack="0"/>
<pin id="769" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/24 "/>
</bind>
</comp>

<comp id="773" class="1004" name="xor_ln631_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln631/24 "/>
</bind>
</comp>

<comp id="779" class="1004" name="icmp_ln631_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="12" slack="0"/>
<pin id="781" dir="0" index="1" bw="12" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln631/24 "/>
</bind>
</comp>

<comp id="785" class="1004" name="and_ln631_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln631/24 "/>
</bind>
</comp>

<comp id="791" class="1004" name="zext_ln635_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="12" slack="0"/>
<pin id="793" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln635/24 "/>
</bind>
</comp>

<comp id="795" class="1004" name="Range2_V_1_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="54" slack="0"/>
<pin id="797" dir="0" index="1" bw="32" slack="0"/>
<pin id="798" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="Range2_V_1/24 "/>
</bind>
</comp>

<comp id="801" class="1004" name="r_V_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="32" slack="0"/>
<pin id="804" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/24 "/>
</bind>
</comp>

<comp id="807" class="1004" name="Range2_all_ones_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="54" slack="0"/>
<pin id="809" dir="0" index="1" bw="54" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/24 "/>
</bind>
</comp>

<comp id="813" class="1004" name="select_ln631_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="0" index="2" bw="1" slack="0"/>
<pin id="817" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln631/24 "/>
</bind>
</comp>

<comp id="821" class="1004" name="and_ln639_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln639/24 "/>
</bind>
</comp>

<comp id="827" class="1004" name="Range1_all_ones_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones/24 "/>
</bind>
</comp>

<comp id="833" class="1004" name="icmp_ln641_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="54" slack="0"/>
<pin id="835" dir="0" index="1" bw="54" slack="0"/>
<pin id="836" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln641/24 "/>
</bind>
</comp>

<comp id="839" class="1004" name="Range1_all_zeros_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Range1_all_zeros/24 "/>
</bind>
</comp>

<comp id="845" class="1004" name="and_ln641_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln641/24 "/>
</bind>
</comp>

<comp id="851" class="1004" name="icmp_ln642_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="12" slack="0"/>
<pin id="853" dir="0" index="1" bw="12" slack="0"/>
<pin id="854" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln642/24 "/>
</bind>
</comp>

<comp id="857" class="1004" name="Range1_all_zeros_1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="54" slack="0"/>
<pin id="859" dir="0" index="1" bw="54" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/24 "/>
</bind>
</comp>

<comp id="863" class="1004" name="or_ln645_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln645/24 "/>
</bind>
</comp>

<comp id="869" class="1004" name="xor_ln639_1_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln639_1/24 "/>
</bind>
</comp>

<comp id="875" class="1004" name="or_ln639_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln639/24 "/>
</bind>
</comp>

<comp id="881" class="1004" name="and_ln642_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="1" slack="0"/>
<pin id="884" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln642/24 "/>
</bind>
</comp>

<comp id="887" class="1004" name="select_ln642_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="0" index="2" bw="1" slack="0"/>
<pin id="891" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln642/24 "/>
</bind>
</comp>

<comp id="895" class="1004" name="select_ln639_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="0" index="2" bw="1" slack="0"/>
<pin id="899" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln639/24 "/>
</bind>
</comp>

<comp id="903" class="1004" name="select_ln642_1_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="1" slack="0"/>
<pin id="906" dir="0" index="2" bw="1" slack="0"/>
<pin id="907" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln642_1/24 "/>
</bind>
</comp>

<comp id="911" class="1004" name="select_ln639_1_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="0" index="2" bw="1" slack="0"/>
<pin id="915" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln639_1/24 "/>
</bind>
</comp>

<comp id="919" class="1004" name="deleted_zeros_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="0" index="2" bw="1" slack="0"/>
<pin id="923" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/24 "/>
</bind>
</comp>

<comp id="927" class="1004" name="and_ln654_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="1" slack="0"/>
<pin id="930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln654/24 "/>
</bind>
</comp>

<comp id="933" class="1004" name="empty_109_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="0" index="1" bw="1" slack="0"/>
<pin id="936" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="empty_109/24 "/>
</bind>
</comp>

<comp id="939" class="1004" name="xor_ln621_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="0"/>
<pin id="941" dir="0" index="1" bw="1" slack="0"/>
<pin id="942" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln621/24 "/>
</bind>
</comp>

<comp id="945" class="1004" name="and_ln621_2_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="0"/>
<pin id="947" dir="0" index="1" bw="1" slack="0"/>
<pin id="948" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln621_2/24 "/>
</bind>
</comp>

<comp id="951" class="1004" name="and_ln621_3_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="0" index="1" bw="1" slack="0"/>
<pin id="954" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln621_3/24 "/>
</bind>
</comp>

<comp id="957" class="1004" name="and_ln557_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln557/24 "/>
</bind>
</comp>

<comp id="963" class="1004" name="underflow_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="0" index="1" bw="1" slack="0"/>
<pin id="966" dir="0" index="2" bw="1" slack="0"/>
<pin id="967" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="underflow/24 "/>
</bind>
</comp>

<comp id="971" class="1004" name="or_ln658_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="0"/>
<pin id="973" dir="0" index="1" bw="1" slack="0"/>
<pin id="974" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln658/24 "/>
</bind>
</comp>

<comp id="977" class="1004" name="or_ln658_1_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="0"/>
<pin id="979" dir="0" index="1" bw="1" slack="0"/>
<pin id="980" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln658_1/24 "/>
</bind>
</comp>

<comp id="983" class="1004" name="and_ln428_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="1"/>
<pin id="985" dir="0" index="1" bw="1" slack="1"/>
<pin id="986" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln428/25 "/>
</bind>
</comp>

<comp id="987" class="1004" name="xor_ln340_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="1"/>
<pin id="989" dir="0" index="1" bw="1" slack="0"/>
<pin id="990" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/25 "/>
</bind>
</comp>

<comp id="992" class="1004" name="and_ln340_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="1"/>
<pin id="994" dir="0" index="1" bw="1" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln340/25 "/>
</bind>
</comp>

<comp id="997" class="1004" name="xor_ln340_1_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="1"/>
<pin id="999" dir="0" index="1" bw="1" slack="0"/>
<pin id="1000" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/25 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="or_ln340_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="0" index="1" bw="1" slack="0"/>
<pin id="1005" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/25 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="select_ln340_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="8" slack="1"/>
<pin id="1011" dir="0" index="2" bw="8" slack="0"/>
<pin id="1012" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/25 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="and_ln428_1_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="1"/>
<pin id="1017" dir="0" index="1" bw="1" slack="1"/>
<pin id="1018" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln428_1/25 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="xor_ln428_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="1" slack="0"/>
<pin id="1022" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln428/25 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="and_ln571_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="1"/>
<pin id="1027" dir="0" index="1" bw="1" slack="0"/>
<pin id="1028" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln571/25 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="or_ln571_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="0"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln571/25 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="or_ln571_2_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="0"/>
<pin id="1038" dir="0" index="1" bw="1" slack="1"/>
<pin id="1039" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln571_2/25 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="select_ln571_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="0"/>
<pin id="1043" dir="0" index="1" bw="8" slack="0"/>
<pin id="1044" dir="0" index="2" bw="8" slack="1"/>
<pin id="1045" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln571/25 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="or_ln571_1_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="1" slack="1"/>
<pin id="1051" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln571_1/25 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="xor_ln571_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="0"/>
<pin id="1055" dir="0" index="1" bw="1" slack="0"/>
<pin id="1056" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/25 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="and_ln340_1_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="1" slack="0"/>
<pin id="1062" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln340_1/25 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_60_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="0"/>
<pin id="1067" dir="0" index="1" bw="8" slack="0"/>
<pin id="1068" dir="0" index="2" bw="8" slack="0"/>
<pin id="1069" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_60/25 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="rows_V_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="1"/>
<pin id="1076" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_V "/>
</bind>
</comp>

<comp id="1079" class="1005" name="cols_V_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="32" slack="2"/>
<pin id="1081" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_V "/>
</bind>
</comp>

<comp id="1084" class="1005" name="icmp_ln354_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="1"/>
<pin id="1086" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln354 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="i_V_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="32" slack="0"/>
<pin id="1090" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1093" class="1005" name="icmp_ln355_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="1"/>
<pin id="1095" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln355 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="j_V_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="0"/>
<pin id="1099" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1102" class="1005" name="tmp_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="8" slack="1"/>
<pin id="1104" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1107" class="1005" name="tmp_51_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="8" slack="1"/>
<pin id="1109" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="zext_ln1429_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="1"/>
<pin id="1114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1429 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="zext_ln1429_1_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="1"/>
<pin id="1119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1429_1 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="tmp_i_i_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="64" slack="1"/>
<pin id="1124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="1127" class="1005" name="tmp_8_i_i_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="64" slack="1"/>
<pin id="1129" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i_i "/>
</bind>
</comp>

<comp id="1132" class="1005" name="t1_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="64" slack="1"/>
<pin id="1134" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t1 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="t2_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="64" slack="1"/>
<pin id="1139" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t2 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="tmp_9_i_i_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="64" slack="1"/>
<pin id="1144" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i_i "/>
</bind>
</comp>

<comp id="1147" class="1005" name="sum_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="64" slack="1"/>
<pin id="1149" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="1152" class="1005" name="icmp_ln833_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="1"/>
<pin id="1154" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln833 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="icmp_ln837_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="1"/>
<pin id="1160" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln837 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="icmp_ln571_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="1"/>
<pin id="1166" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="p_Val2_17_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="8" slack="1"/>
<pin id="1172" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_17 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="underflow_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="1"/>
<pin id="1178" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1182" class="1005" name="or_ln658_1_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="1"/>
<pin id="1184" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln658_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="208"><net_src comp="82" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="82" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="94" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="10" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="204" pin="2"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="94" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="12" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="210" pin="2"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="128" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="0" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="128" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="2" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="202" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="8" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="18" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="134" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="132" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="132" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="301"><net_src comp="204" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="210" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="255" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="255" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="112" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="266" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="266" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="112" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="328" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="335"><net_src comp="332" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="345"><net_src comp="136" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="138" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="140" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="352"><net_src comp="336" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="339" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="142" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="349" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="144" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="336" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="146" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="336" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="148" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="339" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="150" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="152" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="349" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="392"><net_src comp="381" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="154" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="369" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="389" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="411"><net_src comp="365" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="156" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="158" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="377" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="160" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="160" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="413" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="419" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="413" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="425" pin="2"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="431" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="431" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="339" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="162" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="399" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="431" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="164" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="166" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="431" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="168" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="170" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="477"><net_src comp="463" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="172" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="443" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="399" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="479" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="146" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="336" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="148" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="506"><net_src comp="493" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="174" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="176" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="513"><net_src comp="453" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="439" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="457" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="489" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="501" pin="3"/><net_sink comp="515" pin=2"/></net>

<net id="527"><net_src comp="413" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="164" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="178" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="413" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="180" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="399" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="535" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="552"><net_src comp="523" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="369" pin="3"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="539" pin="3"/><net_sink comp="547" pin=2"/></net>

<net id="560"><net_src comp="182" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="515" pin="3"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="184" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="566"><net_src comp="547" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="515" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="563" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="578"><net_src comp="182" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="567" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="184" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="585"><net_src comp="573" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="152" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="592"><net_src comp="447" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="453" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="176" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="599"><net_src comp="447" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="152" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="419" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="595" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="601" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="555" pin="3"/><net_sink comp="607" pin=1"/></net>

<net id="618"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="567" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="587" pin="3"/><net_sink comp="613" pin=2"/></net>

<net id="625"><net_src comp="555" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="152" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="601" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="621" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="567" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="613" pin="3"/><net_sink comp="633" pin=2"/></net>

<net id="645"><net_src comp="447" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="419" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="152" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="473" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="647" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="664"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="509" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="633" pin="3"/><net_sink comp="659" pin=2"/></net>

<net id="671"><net_src comp="473" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="152" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="641" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="667" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="673" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="581" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="679" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="607" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="186" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="413" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="691" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="188" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="413" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="701" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="182" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="659" pin="3"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="184" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="691" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="164" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="190" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="691" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="170" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="737"><net_src comp="725" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="152" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="697" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="399" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="739" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="743" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="749" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="733" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="753" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="719" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="770"><net_src comp="190" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="701" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="170" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="777"><net_src comp="765" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="152" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="701" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="164" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="789"><net_src comp="779" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="773" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="794"><net_src comp="707" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="799"><net_src comp="399" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="791" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="192" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="791" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="795" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="801" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="818"><net_src comp="785" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="807" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="820"><net_src comp="773" pin="2"/><net_sink comp="813" pin=2"/></net>

<net id="825"><net_src comp="779" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="733" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="813" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="759" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="795" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="154" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="759" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="152" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="833" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="839" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="701" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="164" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="399" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="154" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="733" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="779" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="152" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="725" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="869" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="885"><net_src comp="851" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="875" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="892"><net_src comp="881" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="893"><net_src comp="759" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="894"><net_src comp="733" pin="2"/><net_sink comp="887" pin=2"/></net>

<net id="900"><net_src comp="821" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="901"><net_src comp="827" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="902"><net_src comp="887" pin="3"/><net_sink comp="895" pin=2"/></net>

<net id="908"><net_src comp="881" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="909"><net_src comp="839" pin="2"/><net_sink comp="903" pin=1"/></net>

<net id="910"><net_src comp="863" pin="2"/><net_sink comp="903" pin=2"/></net>

<net id="916"><net_src comp="821" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="845" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="903" pin="3"/><net_sink comp="911" pin=2"/></net>

<net id="924"><net_src comp="685" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="895" pin="3"/><net_sink comp="919" pin=1"/></net>

<net id="926"><net_src comp="911" pin="3"/><net_sink comp="919" pin=2"/></net>

<net id="931"><net_src comp="685" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="895" pin="3"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="927" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="152" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="943"><net_src comp="719" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="152" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="949"><net_src comp="711" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="939" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="955"><net_src comp="945" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="369" pin="3"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="719" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="369" pin="3"/><net_sink comp="957" pin=1"/></net>

<net id="968"><net_src comp="957" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="933" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="951" pin="2"/><net_sink comp="963" pin=2"/></net>

<net id="975"><net_src comp="369" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="939" pin="2"/><net_sink comp="971" pin=1"/></net>

<net id="981"><net_src comp="971" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="919" pin="3"/><net_sink comp="977" pin=1"/></net>

<net id="991"><net_src comp="152" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="996"><net_src comp="987" pin="2"/><net_sink comp="992" pin=1"/></net>

<net id="1001"><net_src comp="152" pin="0"/><net_sink comp="997" pin=1"/></net>

<net id="1006"><net_src comp="987" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="997" pin="2"/><net_sink comp="1002" pin=1"/></net>

<net id="1013"><net_src comp="992" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="174" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1023"><net_src comp="1015" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="152" pin="0"/><net_sink comp="1019" pin=1"/></net>

<net id="1029"><net_src comp="1019" pin="2"/><net_sink comp="1025" pin=1"/></net>

<net id="1034"><net_src comp="1025" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="983" pin="2"/><net_sink comp="1030" pin=1"/></net>

<net id="1040"><net_src comp="1030" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1046"><net_src comp="1036" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="176" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1052"><net_src comp="983" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1057"><net_src comp="1048" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="152" pin="0"/><net_sink comp="1053" pin=1"/></net>

<net id="1063"><net_src comp="1002" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="1053" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1070"><net_src comp="1059" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1071"><net_src comp="1008" pin="3"/><net_sink comp="1065" pin=1"/></net>

<net id="1072"><net_src comp="1041" pin="3"/><net_sink comp="1065" pin=2"/></net>

<net id="1073"><net_src comp="1065" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="1077"><net_src comp="298" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="1082"><net_src comp="302" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1087"><net_src comp="306" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1091"><net_src comp="311" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1096"><net_src comp="317" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1100"><net_src comp="322" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1105"><net_src comp="232" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1110"><net_src comp="238" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1115"><net_src comp="328" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="1120"><net_src comp="332" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="1125"><net_src comp="292" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="1130"><net_src comp="295" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1135"><net_src comp="282" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="1140"><net_src comp="287" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="1145"><net_src comp="273" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1150"><net_src comp="277" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1155"><net_src comp="353" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1161"><net_src comp="359" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1167"><net_src comp="407" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1173"><net_src comp="659" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1175"><net_src comp="1170" pin="1"/><net_sink comp="1041" pin=2"/></net>

<net id="1179"><net_src comp="963" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1181"><net_src comp="1176" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1185"><net_src comp="977" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="997" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_V | {25 }
	Port: dst_rows_V_out | {1 }
	Port: dst_cols_V_out | {1 }
 - Input state : 
	Port: AddWeighted : src1_data_stream_V | {4 }
	Port: AddWeighted : src2_data_stream_V | {4 }
	Port: AddWeighted : dst_rows_V | {1 }
	Port: AddWeighted : dst_cols_V | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln354 : 1
		i_V : 1
		br_ln354 : 2
	State 3
		icmp_ln355 : 1
		j_V : 1
		br_ln355 : 2
	State 4
		empty : 1
		empty_108 : 1
	State 5
		tmp_i_i : 1
		tmp_8_i_i : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		tmp_V : 1
		tmp_V_3 : 1
		icmp_ln833 : 2
		icmp_ln837 : 2
		trunc_ln556 : 1
		p_Result_7 : 1
		zext_ln461 : 2
		tmp_1_i : 2
		p_Result_8 : 3
		man_V_1 : 4
		p_Val2_s : 5
		icmp_ln571 : 2
		F2 : 3
		icmp_ln581 : 4
		sub_ln581 : 4
		F2_2 : 5
		trunc_ln581 : 6
		sext_ln581 : 6
		icmp_ln582 : 2
		trunc_ln583 : 6
		icmp_ln585 : 6
		tmp_53 : 6
		icmp_ln603 : 7
		zext_ln586 : 7
		ashr_ln586 : 8
		trunc_ln586 : 9
		tmp_54 : 1
		select_ln588 : 2
		shl_ln604 : 7
		p_Val2_15 : 10
		icmp_ln591 : 4
		add_ln591 : 4
		zext_ln591 : 5
		p_Result_s : 6
		qb : 7
		p_Result_9 : 11
		zext_ln415 : 8
		p_Val2_16 : 11
		tmp_56 : 12
		xor_ln416 : 13
		select_ln582 : 7
		xor_ln582 : 3
		and_ln581 : 5
		and_ln403 : 12
		select_ln403 : 12
		xor_ln403 : 12
		and_ln403_1 : 12
		select_ln403_1 : 12
		or_ln581 : 5
		xor_ln581 : 5
		and_ln603 : 8
		p_Val2_17 : 13
		xor_ln603 : 8
		or_ln603 : 8
		and_ln603_1 : 13
		and_ln603_2 : 13
		pos1 : 4
		sext_ln618 : 5
		pos2 : 4
		sext_ln619 : 5
		p_Result_10 : 14
		icmp_ln621 : 5
		tmp_58 : 5
		xor_ln621_1 : 6
		zext_ln623 : 6
		ashr_ln623 : 7
		lD : 8
		and_ln621 : 9
		Range1_all_ones_1 : 9
		tmp_59 : 5
		xor_ln631 : 6
		icmp_ln631 : 5
		and_ln631 : 6
		zext_ln635 : 6
		Range2_V_1 : 7
		r_V : 7
		Range2_all_ones : 8
		select_ln631 : 9
		and_ln639 : 6
		Range1_all_ones : 9
		icmp_ln641 : 8
		Range1_all_zeros : 9
		and_ln641 : 9
		icmp_ln642 : 5
		Range1_all_zeros_1 : 6
		or_ln645 : 7
		xor_ln639_1 : 6
		or_ln639 : 6
		and_ln642 : 6
		select_ln642 : 9
		select_ln639 : 10
		select_ln642_1 : 9
		select_ln639_1 : 10
		deleted_zeros : 13
		and_ln654 : 13
		empty_109 : 13
		xor_ln621 : 6
		and_ln621_2 : 15
		and_ln621_3 : 15
		and_ln557 : 6
		underflow : 15
		or_ln658 : 6
		or_ln658_1 : 14
	State 25
		tmp_60 : 1
		write_ln703 : 2
		empty_110 : 1
		empty_111 : 1
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   dadd   |          grp_fu_273         |    3    |   445   |   781   |
|          |          grp_fu_277         |    3    |   445   |   781   |
|----------|-----------------------------|---------|---------|---------|
|  uitodp  |          grp_fu_292         |    0    |   260   |   415   |
|          |          grp_fu_295         |    0    |   260   |   415   |
|----------|-----------------------------|---------|---------|---------|
|   dmul   |          grp_fu_282         |    11   |   299   |   203   |
|          |          grp_fu_287         |    11   |   299   |   203   |
|----------|-----------------------------|---------|---------|---------|
|   ashr   |      ashr_ln586_fu_483      |    0    |    0    |   167   |
|          |      ashr_ln623_fu_743      |    0    |    0    |   167   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln354_fu_306      |    0    |    0    |    20   |
|          |      icmp_ln355_fu_317      |    0    |    0    |    20   |
|          |      icmp_ln833_fu_353      |    0    |    0    |    13   |
|          |      icmp_ln837_fu_359      |    0    |    0    |    29   |
|          |      icmp_ln571_fu_407      |    0    |    0    |    29   |
|          |      icmp_ln581_fu_419      |    0    |    0    |    13   |
|          |      icmp_ln582_fu_447      |    0    |    0    |    13   |
|   icmp   |      icmp_ln585_fu_457      |    0    |    0    |    13   |
|          |      icmp_ln603_fu_473      |    0    |    0    |    13   |
|          |      icmp_ln591_fu_523      |    0    |    0    |    13   |
|          |      icmp_ln621_fu_719      |    0    |    0    |    13   |
|          |      icmp_ln631_fu_779      |    0    |    0    |    13   |
|          |    Range2_all_ones_fu_807   |    0    |    0    |    29   |
|          |      icmp_ln641_fu_833      |    0    |    0    |    29   |
|          |      icmp_ln642_fu_851      |    0    |    0    |    13   |
|          |  Range1_all_zeros_1_fu_857  |    0    |    0    |    29   |
|----------|-----------------------------|---------|---------|---------|
|   lshr   |      Range2_V_1_fu_795      |    0    |    0    |   167   |
|          |          r_V_fu_801         |    0    |    0    |   101   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_s_fu_399       |    0    |    0    |    55   |
|          |         F2_2_fu_431         |    0    |    0    |    12   |
|          |     select_ln588_fu_501     |    0    |    0    |    8    |
|          |       p_Val2_15_fu_515      |    0    |    0    |    8    |
|          |          qb_fu_547          |    0    |    0    |    2    |
|          |     select_ln582_fu_587     |    0    |    0    |    8    |
|          |     select_ln403_fu_613     |    0    |    0    |    8    |
|          |    select_ln403_1_fu_633    |    0    |    0    |    8    |
|          |       p_Val2_17_fu_659      |    0    |    0    |    8    |
|  select  |     select_ln631_fu_813     |    0    |    0    |    2    |
|          |     select_ln642_fu_887     |    0    |    0    |    2    |
|          |     select_ln639_fu_895     |    0    |    0    |    2    |
|          |    select_ln642_1_fu_903    |    0    |    0    |    2    |
|          |    select_ln639_1_fu_911    |    0    |    0    |    2    |
|          |     deleted_zeros_fu_919    |    0    |    0    |    2    |
|          |       underflow_fu_963      |    0    |    0    |    2    |
|          |     select_ln340_fu_1008    |    0    |    0    |    8    |
|          |     select_ln571_fu_1041    |    0    |    0    |    8    |
|          |        tmp_60_fu_1065       |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |          i_V_fu_311         |    0    |    0    |    39   |
|          |          j_V_fu_322         |    0    |    0    |    39   |
|    add   |       add_ln591_fu_529      |    0    |    0    |    19   |
|          |       p_Val2_16_fu_567      |    0    |    0    |    15   |
|          |         pos1_fu_691         |    0    |    0    |    19   |
|          |         pos2_fu_701         |    0    |    0    |    19   |
|----------|-----------------------------|---------|---------|---------|
|          |        man_V_1_fu_393       |    0    |    0    |    60   |
|    sub   |          F2_fu_413          |    0    |    0    |    19   |
|          |       sub_ln581_fu_425      |    0    |    0    |    19   |
|----------|-----------------------------|---------|---------|---------|
|          |       and_ln581_fu_601      |    0    |    0    |    2    |
|          |       and_ln403_fu_607      |    0    |    0    |    2    |
|          |      and_ln403_1_fu_627     |    0    |    0    |    2    |
|          |       and_ln603_fu_653      |    0    |    0    |    2    |
|          |      and_ln603_1_fu_679     |    0    |    0    |    2    |
|          |      and_ln603_2_fu_685     |    0    |    0    |    2    |
|          |       and_ln621_fu_753      |    0    |    0    |    2    |
|          |   Range1_all_ones_1_fu_759  |    0    |    0    |    2    |
|          |       and_ln631_fu_785      |    0    |    0    |    2    |
|          |       and_ln639_fu_821      |    0    |    0    |    2    |
|    and   |    Range1_all_ones_fu_827   |    0    |    0    |    2    |
|          |       and_ln641_fu_845      |    0    |    0    |    2    |
|          |       and_ln642_fu_881      |    0    |    0    |    2    |
|          |       and_ln654_fu_927      |    0    |    0    |    2    |
|          |      and_ln621_2_fu_945     |    0    |    0    |    2    |
|          |      and_ln621_3_fu_951     |    0    |    0    |    2    |
|          |       and_ln557_fu_957      |    0    |    0    |    2    |
|          |       and_ln428_fu_983      |    0    |    0    |    2    |
|          |       and_ln340_fu_992      |    0    |    0    |    2    |
|          |     and_ln428_1_fu_1015     |    0    |    0    |    2    |
|          |      and_ln571_fu_1025      |    0    |    0    |    2    |
|          |     and_ln340_1_fu_1059     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln416_fu_581      |    0    |    0    |    2    |
|          |       xor_ln582_fu_595      |    0    |    0    |    2    |
|          |       xor_ln403_fu_621      |    0    |    0    |    2    |
|          |       xor_ln581_fu_647      |    0    |    0    |    2    |
|          |       xor_ln603_fu_667      |    0    |    0    |    2    |
|          |      xor_ln621_1_fu_733     |    0    |    0    |    2    |
|          |       xor_ln631_fu_773      |    0    |    0    |    2    |
|    xor   |   Range1_all_zeros_fu_839   |    0    |    0    |    2    |
|          |      xor_ln639_1_fu_869     |    0    |    0    |    2    |
|          |       empty_109_fu_933      |    0    |    0    |    2    |
|          |       xor_ln621_fu_939      |    0    |    0    |    2    |
|          |       xor_ln340_fu_987      |    0    |    0    |    2    |
|          |      xor_ln340_1_fu_997     |    0    |    0    |    2    |
|          |      xor_ln428_fu_1019      |    0    |    0    |    2    |
|          |      xor_ln571_fu_1053      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln581_fu_641       |    0    |    0    |    2    |
|          |       or_ln603_fu_673       |    0    |    0    |    2    |
|          |       or_ln645_fu_863       |    0    |    0    |    2    |
|          |       or_ln639_fu_875       |    0    |    0    |    2    |
|    or    |       or_ln658_fu_971       |    0    |    0    |    2    |
|          |      or_ln658_1_fu_977      |    0    |    0    |    2    |
|          |       or_ln340_fu_1002      |    0    |    0    |    2    |
|          |       or_ln571_fu_1030      |    0    |    0    |    2    |
|          |      or_ln571_2_fu_1036     |    0    |    0    |    2    |
|          |      or_ln571_1_fu_1048     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |       shl_ln604_fu_509      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          | dst_rows_V_read_read_fu_204 |    0    |    0    |    0    |
|   read   | dst_cols_V_read_read_fu_210 |    0    |    0    |    0    |
|          |       tmp_read_fu_232       |    0    |    0    |    0    |
|          |      tmp_51_read_fu_238     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   write_ln869_write_fu_216  |    0    |    0    |    0    |
|   write  |   write_ln869_write_fu_224  |    0    |    0    |    0    |
|          |   write_ln703_write_fu_244  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        rows_V_fu_298        |    0    |    0    |    0    |
|          |        cols_V_fu_302        |    0    |    0    |    0    |
|   sext   |      sext_ln581_fu_443      |    0    |    0    |    0    |
|          |      sext_ln618_fu_697      |    0    |    0    |    0    |
|          |      sext_ln619_fu_707      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln1429_fu_328     |    0    |    0    |    0    |
|          |     zext_ln1429_1_fu_332    |    0    |    0    |    0    |
|          |      zext_ln461_fu_377      |    0    |    0    |    0    |
|          |      p_Result_8_fu_389      |    0    |    0    |    0    |
|   zext   |      zext_ln586_fu_479      |    0    |    0    |    0    |
|          |      zext_ln591_fu_535      |    0    |    0    |    0    |
|          |      zext_ln415_fu_563      |    0    |    0    |    0    |
|          |      zext_ln623_fu_739      |    0    |    0    |    0    |
|          |      zext_ln635_fu_791      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|         tmp_V_fu_339        |    0    |    0    |    0    |
|          |        tmp_53_fu_463        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_V_3_fu_349       |    0    |    0    |    0    |
|          |      trunc_ln556_fu_365     |    0    |    0    |    0    |
|   trunc  |      trunc_ln581_fu_439     |    0    |    0    |    0    |
|          |      trunc_ln583_fu_453     |    0    |    0    |    0    |
|          |      trunc_ln586_fu_489     |    0    |    0    |    0    |
|          |          lD_fu_749          |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_Result_7_fu_369      |    0    |    0    |    0    |
|          |        tmp_54_fu_493        |    0    |    0    |    0    |
|          |      p_Result_s_fu_539      |    0    |    0    |    0    |
| bitselect|      p_Result_9_fu_555      |    0    |    0    |    0    |
|          |        tmp_56_fu_573        |    0    |    0    |    0    |
|          |      p_Result_10_fu_711     |    0    |    0    |    0    |
|          |        tmp_58_fu_725        |    0    |    0    |    0    |
|          |        tmp_59_fu_765        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_1_i_fu_381       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    28   |   2008  |   4217  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    cols_V_reg_1079   |   32   |
|     i_V_reg_1088     |   32   |
|  icmp_ln354_reg_1084 |    1   |
|  icmp_ln355_reg_1093 |    1   |
|  icmp_ln571_reg_1164 |    1   |
|  icmp_ln833_reg_1152 |    1   |
|  icmp_ln837_reg_1158 |    1   |
|     j_V_reg_1097     |   32   |
|  or_ln658_1_reg_1182 |    1   |
|  p_Val2_17_reg_1170  |    8   |
|    rows_V_reg_1074   |   32   |
|     sum_reg_1147     |   64   |
|      t1_reg_1132     |   64   |
|      t2_reg_1137     |   64   |
|     t_V_4_reg_262    |   32   |
|      t_V_reg_251     |   32   |
|    tmp_51_reg_1107   |    8   |
|  tmp_8_i_i_reg_1127  |   64   |
|  tmp_9_i_i_reg_1142  |   64   |
|   tmp_i_i_reg_1122   |   64   |
|     tmp_reg_1102     |    8   |
|  underflow_reg_1176  |    1   |
|zext_ln1429_1_reg_1117|   32   |
| zext_ln1429_reg_1112 |   32   |
+----------------------+--------+
|         Total        |   671  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_292 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_295 |  p0  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   32   ||   1.51  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    -   |  2008  |  4217  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   671  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |    1   |  2679  |  4235  |
+-----------+--------+--------+--------+--------+
