<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREAXI4DMACONTROLLER</name><vendor>Actel</vendor><library>DirectCore</library><version>2.1.102</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>rtl\vlog\test\coreaxi4dmacontroller_firmware_driver_model.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/></vendorExtensions></file><file fileid="1"><name>rtl\vlog\test\coreaxi4dmacontroller_application.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/></vendorExtensions></file><file fileid="2"><name>rtl\vlog\test\axi4_master.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="3"><name>rtl\vlog\test\axi4_stream_master.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="4"><name>rtl\vlog\test\axi4_stream_master_application.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/></vendorExtensions></file><file fileid="5"><name>rtl\vlog\test\axi4_slave_ram.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="6"><name>rtl\vlog\test\axi4_to_axi4_lite_bridge.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="7"><name>rtl\vlog\test\axi4_interconnect_readAddressChannel.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="8"><name>rtl\vlog\test\axi4_interconnect_readDataChannel.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="9"><name>rtl\vlog\test\axi4_interconnect_writeAddressChannel.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="10"><name>rtl\vlog\test\axi4_interconnect_writeDataChannel.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="11"><name>rtl\vlog\test\axi4_interconnect_writeResponseChannel.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="12"><name>rtl\vlog\test\axi4_interconnect.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="13"><name>rtl\vlog\test\axi_mstr_ram_init.mem</name><userFileType>MEM</userFileType></file><file fileid="14"><name>rtl\vlog\test\slave_0_ram_init.mem</name><userFileType>MEM</userFileType></file><file fileid="15"><name>rtl\vlog\test\slave_1_ram_init.mem</name><userFileType>MEM</userFileType></file><file fileid="16"><name>rtl\vlog\test\slave_2_ram_init.mem</name><userFileType>MEM</userFileType></file><file fileid="17"><name>rtl\vlog\test\stream_ram_init.mem</name><userFileType>MEM</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"/></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>