#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jun 28 12:57:48 2023
# Process ID: 1232748
# Current directory: /home/weigao/PHY-Project
# Command line: vivado
# Log file: /home/weigao/PHY-Project/vivado.log
# Journal file: /home/weigao/PHY-Project/vivado.jou
# Running On: atlas3, OS: Linux, CPU Frequency: 3899.879 MHz, CPU Physical cores: 21, Host memory: 201351 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/weigao/project_JUNE/project_JUNE.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/weigao/project_JUNE/project_JUNE.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_buf' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_buf_behav -key {Behavioral:sim_1:Functional:test_buf} -tclbatch {test_buf.tcl} -view {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
source test_buf.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_buf_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 7429.949 ; gain = 50.223 ; free physical = 171648 ; free virtual = 231809
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_buf' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:70]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:72]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 75
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7649.074 ; gain = 0.000 ; free physical = 171769 ; free virtual = 231933
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq/array_reg}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 75
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7652.238 ; gain = 1.000 ; free physical = 171760 ; free virtual = 231923
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq_write}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 75
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7657.238 ; gain = 0.000 ; free physical = 171745 ; free virtual = 231909
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:73]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:75]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 10 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7715.164 ; gain = 0.016 ; free physical = 171760 ; free virtual = 231924
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:73]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:75]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 10 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7740.176 ; gain = 7.996 ; free physical = 171765 ; free virtual = 231929
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:73]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:75]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 10 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7758.184 ; gain = 0.000 ; free physical = 171753 ; free virtual = 231918
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq_write}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:73]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:75]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 10 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7796.215 ; gain = 16.012 ; free physical = 171751 ; free virtual = 231915
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:73]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:75]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 10 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7987.352 ; gain = 0.977 ; free physical = 171691 ; free virtual = 231865
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:73]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:75]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 12 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8042.379 ; gain = 3.996 ; free physical = 171724 ; free virtual = 231899
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:73]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:75]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 12 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8090.426 ; gain = 0.000 ; free physical = 171742 ; free virtual = 231917
update_compile_order -fileset sources_1
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq/wr_en}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 12 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8560.629 ; gain = 0.000 ; free physical = 171723 ; free virtual = 231899
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:79]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:85]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:107]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'r_data_c' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:159]
ERROR: [VRFC 10-3180] cannot find port 'r_data_d' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:158]
ERROR: [VRFC 10-3180] cannot find port 'wr' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:155]
ERROR: [VRFC 10-3180] cannot find port 'rd' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:154]
ERROR: [VRFC 10-3180] cannot find port 'w_data_c' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:152]
ERROR: [VRFC 10-3180] cannot find port 'w_data_d' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:151]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'r_data_c' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:159]
ERROR: [VRFC 10-3180] cannot find port 'r_data_d' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:158]
ERROR: [VRFC 10-3180] cannot find port 'wr' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:155]
ERROR: [VRFC 10-3180] cannot find port 'rd' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:154]
ERROR: [VRFC 10-3180] cannot find port 'w_data_c' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:152]
ERROR: [VRFC 10-3180] cannot find port 'w_data_d' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:151]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'r_data_c' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:159]
ERROR: [VRFC 10-3180] cannot find port 'r_data_d' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:158]
ERROR: [VRFC 10-3180] cannot find port 'wr' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:155]
ERROR: [VRFC 10-3180] cannot find port 'rd' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:154]
ERROR: [VRFC 10-3180] cannot find port 'w_data_c' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:152]
ERROR: [VRFC 10-3180] cannot find port 'w_data_d' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:151]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

save_wave_config {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_buf' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
ERROR: [VRFC 10-1280] procedural assignment to a non-register netfin is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v:53]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netfin is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netfin is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v:73]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netfin is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v:76]
ERROR: [VRFC 10-8530] module 'net_fifo_buf' is ignored due to previous errors [/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_buf' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:79]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:85]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:107]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'w_data_c' [/home/weigao/PHY-Project/IPG_TB/test_buf.v:152]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'r_data_c' [/home/weigao/PHY-Project/IPG_TB/test_buf.v:159]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'memq_read' is not permitted [/home/weigao/PHY-Project/IPG_TB/test_buf.v:171]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'memq_reset' is not permitted [/home/weigao/PHY-Project/IPG_TB/test_buf.v:172]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'memq_reset' is not permitted [/home/weigao/PHY-Project/IPG_TB/test_buf.v:175]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_buf' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:79]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:85]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:107]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:113]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'w_data_c' [/home/weigao/PHY-Project/IPG_TB/test_buf.v:152]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'r_data_c' [/home/weigao/PHY-Project/IPG_TB/test_buf.v:159]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'memq_read' is not permitted [/home/weigao/PHY-Project/IPG_TB/test_buf.v:171]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'memq_reset' is not permitted [/home/weigao/PHY-Project/IPG_TB/test_buf.v:172]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'memq_reset' is not permitted [/home/weigao/PHY-Project/IPG_TB/test_buf.v:175]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_buf' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:82]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:86]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:88]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:110]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:116]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_buf_behav -key {Behavioral:sim_1:Functional:test_buf} -tclbatch {test_buf.tcl} -view {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
source test_buf.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 129
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_buf_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 9665.160 ; gain = 48.832 ; free physical = 171611 ; free virtual = 231790
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/ipg_en}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netfin}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:82]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:86]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:88]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:110]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:114]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:116]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9671.160 ; gain = 0.000 ; free physical = 171619 ; free virtual = 231798
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/tx_ipg_data}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/encoded_tx_data_next}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9671.160 ; gain = 0.000 ; free physical = 171623 ; free virtual = 231803
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq_outd}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 9677.164 ; gain = 6.004 ; free physical = 171615 ; free virtual = 231794
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:143]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 12 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 147
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9805.227 ; gain = 0.000 ; free physical = 171636 ; free virtual = 231815
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:143]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 12 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 147
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:143]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 12 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 147
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9948.297 ; gain = 6.996 ; free physical = 171623 ; free virtual = 231803
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:143]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 12 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 147
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9964.305 ; gain = 6.996 ; free physical = 171635 ; free virtual = 231815
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:146]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 12 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 148
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9972.309 ; gain = 7.996 ; free physical = 171627 ; free virtual = 231807
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:147]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 12 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 149
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 9980.312 ; gain = 0.000 ; free physical = 171628 ; free virtual = 231808
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:147]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:150]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 152
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10001.320 ; gain = 0.000 ; free physical = 171632 ; free virtual = 231812
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:147]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:150]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 152
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10029.336 ; gain = 6.996 ; free physical = 171618 ; free virtual = 231798
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:148]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:151]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 153
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10041.340 ; gain = 11.996 ; free physical = 171625 ; free virtual = 231806
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
ERROR: [VRFC 10-2989] 'memq_write' is not declared [/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v:35]
ERROR: [VRFC 10-2989] 'netq_write' is not declared [/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v:37]
ERROR: [VRFC 10-8530] module 'buf_mon' is ignored due to previous errors [/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:148]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:151]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 153
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10125.383 ; gain = 20.012 ; free physical = 171622 ; free virtual = 231803
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:148]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:151]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 153
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10132.387 ; gain = 6.996 ; free physical = 171627 ; free virtual = 231809
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:148]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:151]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 16 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 154
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10140.391 ; gain = 7.996 ; free physical = 171631 ; free virtual = 231813
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:148]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:151]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 16 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 155
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10148.395 ; gain = 0.000 ; free physical = 171635 ; free virtual = 231817
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:148]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:151]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 155
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq/w_ptr_reg}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq/r_ptr_reg}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 155
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 10162.398 ; gain = 0.855 ; free physical = 171627 ; free virtual = 231808
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:148]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:151]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 155
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 10200.414 ; gain = 2.996 ; free physical = 171635 ; free virtual = 231817
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:148]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:151]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 155
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10279.453 ; gain = 6.996 ; free physical = 171625 ; free virtual = 231807
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:145]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:148]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:151]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 155
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10296.461 ; gain = 1.000 ; free physical = 171622 ; free virtual = 231804
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111100 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:166]
WARNING: [VRFC 10-8497] literal value 'h11111111111111100 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:169]
WARNING: [VRFC 10-8497] literal value 'h11111111111111199 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:172]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netq_reset is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:160]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netq_reset is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:162]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netq_read is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:164]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netq_read is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:175]
ERROR: [VRFC 10-8530] module 'test_buf' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_TB/test_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
ERROR: [VRFC 10-1280] procedural assignment to a non-register netq_read is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:164]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netq_read is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:175]
ERROR: [VRFC 10-8530] module 'test_buf' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_TB/test_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'netq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-9364] second declaration of 'netq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 177
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10472.547 ; gain = 16.008 ; free physical = 171604 ; free virtual = 231788
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq_outd}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'netq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-9364] second declaration of 'netq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 177
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10520.594 ; gain = 0.000 ; free physical = 171617 ; free virtual = 231801
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq_read}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 177
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10520.594 ; gain = 0.000 ; free physical = 171617 ; free virtual = 231801
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq/w_data_d}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 177
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10520.594 ; gain = 0.000 ; free physical = 171600 ; free virtual = 231783
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq/darray_reg}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 177
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 10524.570 ; gain = 3.977 ; free physical = 171613 ; free virtual = 231797
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'netq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-9364] second declaration of 'netq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 177
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10543.582 ; gain = 2.996 ; free physical = 171609 ; free virtual = 231792
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'netq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-9364] second declaration of 'netq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 177
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10640.629 ; gain = 8.996 ; free physical = 171606 ; free virtual = 231789
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'netq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-9364] second declaration of 'netq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
rdata 1111111111111199
rdata 1111111111111199
$finish called at time : 22 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 177
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10647.633 ; gain = 6.996 ; free physical = 171610 ; free virtual = 231794
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'netq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-9364] second declaration of 'netq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:87]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:89]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:115]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:117]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'memq_read' is not permitted [/home/weigao/PHY-Project/IPG_TB/test_buf.v:215]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'memq_reset' is not permitted [/home/weigao/PHY-Project/IPG_TB/test_buf.v:216]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'netq_read' is not permitted [/home/weigao/PHY-Project/IPG_TB/test_buf.v:218]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'memq_reset' is not permitted [/home/weigao/PHY-Project/IPG_TB/test_buf.v:219]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:87]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:89]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:115]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:117]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 130
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 10697.656 ; gain = 8.004 ; free physical = 171598 ; free virtual = 231782
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:84]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:88]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:90]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:112]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:116]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:118]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 131
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10729.672 ; gain = 7.996 ; free physical = 171603 ; free virtual = 231787
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:84]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:88]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:90]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:112]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:116]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:118]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 131
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10729.672 ; gain = 0.000 ; free physical = 171598 ; free virtual = 231782
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq_reset}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq_reset}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:87]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:89]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:115]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:117]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 130
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10762.688 ; gain = 0.000 ; free physical = 171597 ; free virtual = 231781
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:87]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:89]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:115]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:117]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 130
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 10778.719 ; gain = 0.000 ; free physical = 171600 ; free virtual = 231785
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:87]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:89]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:115]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:117]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 130
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10825.719 ; gain = 7.996 ; free physical = 171597 ; free virtual = 231782
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:87]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:89]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:115]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:117]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 130
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10826.719 ; gain = 0.000 ; free physical = 171610 ; free virtual = 231795
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:87]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:89]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:115]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:117]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 130
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10858.734 ; gain = 0.000 ; free physical = 171601 ; free virtual = 231786
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:87]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:89]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:115]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:117]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 130
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10898.754 ; gain = 1.000 ; free physical = 171602 ; free virtual = 231787
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:87]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:89]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:115]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:117]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 130
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 11137.871 ; gain = 6.996 ; free physical = 171581 ; free virtual = 231766
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:86]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:91]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:121]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:128]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:130]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 148
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 11297.949 ; gain = 7.996 ; free physical = 171564 ; free virtual = 231752
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq_write}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:86]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:91]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:93]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:121]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:128]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:130]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 148
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 11297.949 ; gain = 0.000 ; free physical = 171575 ; free virtual = 231763
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:86]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:92]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:125]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:132]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 152
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11321.961 ; gain = 6.996 ; free physical = 171564 ; free virtual = 231752
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq_outd}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 152
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11333.961 ; gain = 0.000 ; free physical = 171557 ; free virtual = 231745
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq/array_reg}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 152
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 11333.961 ; gain = 0.000 ; free physical = 171555 ; free virtual = 231744
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq/r_ptr_reg}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 152
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 11345.961 ; gain = 0.000 ; free physical = 171540 ; free virtual = 231728
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:86]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:92]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:125]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:132]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 152
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11356.969 ; gain = 6.996 ; free physical = 171544 ; free virtual = 231733
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:86]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:92]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:125]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:132]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 152
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 11535.055 ; gain = 0.000 ; free physical = 171549 ; free virtual = 231739
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq/w_ptr_reg}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:86]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:92]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:125]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:132]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 152
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 11588.078 ; gain = 5.000 ; free physical = 171558 ; free virtual = 231748
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:86]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:92]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:125]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:132]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 152
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 11604.109 ; gain = 0.000 ; free physical = 171555 ; free virtual = 231745
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:86]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:92]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:94]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:125]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:132]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 52 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 152
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11631.102 ; gain = 7.996 ; free physical = 171553 ; free virtual = 231743
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/netq_read}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-3248] data object 'memq_write' is already declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-9364] second declaration of 'memq_write' is ignored [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:164]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:167]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:170]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 174
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 11716.141 ; gain = 7.996 ; free physical = 171564 ; free virtual = 231754
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:163]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:166]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:169]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 173
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq_full}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq_empty}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 173
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 11740.152 ; gain = 0.000 ; free physical = 171564 ; free virtual = 231755
