--- |
  ; ModuleID = 'gcc.rtlanal.insn_dependent_p_1.ll'
  target datalayout = "E-m:m-p:32:32-i8:8:32-i16:16:32-i64:64-n32-S64"
  target triple = "mips--linux-gnu"
  
  %struct.rtx_def.150 = type { i32, [1 x %union.rtunion_def.151] }
  %union.rtunion_def.151 = type { i32 }
  
  ; Function Attrs: nounwind
  declare i32 @reg_mentioned_p(%struct.rtx_def.150*, %struct.rtx_def.150*) #0
  
  ; Function Attrs: nounwind
  define hidden void @insn_dependent_p_1(%struct.rtx_def.150* %x, %struct.rtx_def.150* nocapture readnone %pat, i8* nocapture %data) #0 {
    %1 = bitcast i8* %data to %struct.rtx_def.150**
    %2 = load %struct.rtx_def.150*, %struct.rtx_def.150** %1, align 4
    %3 = icmp eq %struct.rtx_def.150* %2, null
    br i1 %3, label %9, label %4
  
  ; <label>:4                                       ; preds = %0
    %5 = tail call i32 @reg_mentioned_p(%struct.rtx_def.150* %x, %struct.rtx_def.150* nonnull %2)
    %6 = icmp eq i32 %5, 0
    br i1 %6, label %9, label %7
  
  ; <label>:7                                       ; preds = %4
    %8 = bitcast i8* %data to %struct.rtx_def.150**
    store %struct.rtx_def.150* null, %struct.rtx_def.150** %8, align 4
    br label %9
  
  ; <label>:9                                       ; preds = %7, %4, %0
    ret void
  }
  
  attributes #0 = { nounwind "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="mips32" "target-features"="+mips32r2" "unsafe-fp-math"="false" "use-soft-float"="false" }
  
  !llvm.ident = !{!0}
  
  !0 = !{!"clang version 3.8.0 (http://llvm.org/git/clang.git 2d49f0a0ae8366964a93e3b7b26e29679bee7160) (http://llvm.org/git/llvm.git 60bc66b44837125843b58ed3e0fd2e6bb948d839)"}

...
---
name:            insn_dependent_p_1
alignment:       2
exposesReturnsTwice: false
hasInlineAsm:    false
isSSA:           false
tracksRegLiveness: false
tracksSubRegLiveness: false
liveins:         
  - { reg: '%a0' }
  - { reg: '%a2' }
  - { reg: '%t9' }
  - { reg: '%v0' }
calleeSavedRegisters: [ '%fp', '%ra', '%d10', '%d11', '%d12', '%d13', '%d14', 
                        '%d15', '%f20', '%f21', '%f22', '%f23', '%f24', 
                        '%f25', '%f26', '%f27', '%f28', '%f29', '%f30', 
                        '%f31', '%s0', '%s1', '%s2', '%s3', '%s4', '%s5', 
                        '%s6', '%s7' ]
frameInfo:       
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       24
  offsetAdjustment: 0
  maxAlignment:    4
  adjustsStack:    true
  hasCalls:        true
  maxCallFrameSize: 16
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
stack:           
  - { id: 0, type: spill-slot, offset: -4, size: 4, alignment: 4, callee-saved-register: '%ra' }
  - { id: 1, type: spill-slot, offset: -8, size: 4, alignment: 4, callee-saved-register: '%s0' }
body:             |
  bb.0 (%ir-block.0, freq 32):
    successors: %bb.1(50), %bb.5(50)
    liveins: %a0, %a2, %t9, %ra, %s0
  
    %v0 = LUi target-flags(<unknown>) $_gp_disp
    %v0 = ADDiu %v0, target-flags(<unknown>) $_gp_disp
    %sp = ADDiu %sp, -24
    CFI_INSTRUCTION .cfi_def_cfa_offset 24
    SW killed %ra, %sp, 20 :: (store 4 into %stack.0)
    SW killed %s0, %sp, 16 :: (store 4 into %stack.1)
    CFI_INSTRUCTION .cfi_offset %ra_64, -4
    CFI_INSTRUCTION .cfi_offset %s0_64, -8
    %s0 = OR %a2, %zero
    %a1 = LW %s0, 0 :: (load 4 from %ir.1)
    BEQ %a1, %zero, %bb.5, implicit-def dead %at {
      %gp = ADDu %v0, %t9
    }
  
  bb.1 (%ir-block.0, freq 16):
    successors: %bb.2(100)
  
    B %bb.2, implicit-def dead %at {
      NOP
    }
  
  bb.2 (%ir-block.4, freq 16):
    successors: %bb.3(50), %bb.5(50)
    liveins: %gp, %a0, %a1, %s0
  
    %t9 = LW %gp, target-flags(<unknown>) @reg_mentioned_p :: (load 4 from call-entry @reg_mentioned_p)
    JALRPseudo %t9, csr_o32, implicit-def dead %ra, implicit %a0, implicit %a1, implicit %gp, implicit-def %sp, implicit-def %v0 {
      NOP
    }
    BEQ killed %v0, %zero, %bb.5, implicit-def dead %at {
      NOP
    }
  
  bb.3 (%ir-block.4, freq 8):
    successors: %bb.4(100)
  
    B %bb.4, implicit-def dead %at {
      NOP
    }
  
  bb.4 (%ir-block.7, freq 8):
    successors: %bb.5(100)
    liveins: %s0
  
    SW %zero, killed %s0, 0 :: (store 4 into %ir.8)
  
  bb.5 (%ir-block.9, freq 32):
    liveouts:
  
    %s0 = LW %sp, 16 :: (load 4 from %stack.1)
    %ra = LW %sp, 20 :: (load 4 from %stack.0)
    PseudoReturn %ra {
      %sp = ADDiu %sp, 24
    }

...
