chipselect	,	V_88
ENOMEM	,	V_83
chip_select	,	V_14
spin_lock_init	,	F_39
DIV_ROUND_UP	,	F_11
writel_relaxed	,	F_2
dev_info	,	F_32
bus_num	,	V_78
spi_master_put	,	F_57
REG_IF	,	V_65
spi_master	,	V_71
"fall back to location %u\n"	,	L_8
len	,	V_54
dev	,	V_74
"%s: rx 0x%x\n"	,	L_2
SPI_CPHA	,	V_27
lock	,	V_52
id	,	V_99
REG_ROUTE_LOCATION__MASK	,	V_68
rxirq	,	V_96
REG_STATUS_RXDATAV	,	V_62
val	,	V_39
REG_STATUS	,	V_48
"memory resource too small\n"	,	L_16
clk	,	V_23
efm32_spi_txrx_bufs	,	F_16
efm32_spi_setup_transfer	,	F_8
bitbang	,	V_87
request_irq	,	F_53
SPI_BPW_RANGE_MASK	,	F_37
out_unlock	,	V_53
"failed to allocate spi master controller\n"	,	L_10
IRQ_HANDLED	,	V_63
SPI_CS_HIGH	,	V_11
REG_CTRL_CLKPHA	,	V_28
__func__	,	V_43
REG_CMD_RXEN	,	V_37
err_disable_clk	,	V_100
of_node	,	V_75
REG_CMD_MASTEREN	,	V_35
clkdiv	,	V_24
REG_ROUTE_LOCATION	,	F_52
SPI_CPOL	,	V_29
spi_bitbang_start	,	F_54
spi_master_get_devdata	,	F_6
efm32_spi_probe_dt	,	F_29
ENODEV	,	V_95
efm32_spi_ddata	,	V_1
IRQ_NONE	,	V_61
pdata	,	V_77
kfree	,	F_58
spi_master_get	,	F_38
free_irq	,	F_55
efm32_spi_rxirq	,	F_22
GPIOF_OUT_INIT_LOW	,	V_92
csgpio	,	V_13
"failed to get clock: %d\n"	,	L_11
err_free_rx_irq	,	V_104
device_node	,	V_72
"location"	,	L_6
init_completion	,	F_18
of_property_read_u32	,	F_30
EBUSY	,	V_51
mode_bits	,	V_85
REG_FRAME	,	V_32
bits_per_word	,	V_18
num_chipselect	,	V_84
setup_transfer	,	V_89
BITBANG_CS_ACTIVE	,	V_12
"failed to configure csgpio#%u (%d)\n"	,	L_14
REG_CMD	,	V_36
efm32_spi_probe	,	F_33
"csgpio#%u = %u\n"	,	L_13
clk_prepare_enable	,	F_50
spin_unlock_irq	,	F_19
"%s: txlen = %u, rxlen = %u\n"	,	L_4
REG_ROUTE_CLKPEN	,	V_103
gpio_set_value	,	F_7
devm_ioremap_resource	,	F_48
u8	,	T_2
tx_len	,	V_41
err	,	V_91
max	,	F_21
"failed to register txirq (%d)\n"	,	L_22
irq	,	V_59
i	,	V_82
spi_device	,	V_6
"failed to register rxirq (%d)\n"	,	L_20
EINVAL	,	V_33
" rx"	,	L_19
efm32_spi_txirq	,	F_26
REG_TXDATA	,	V_42
t	,	V_16
REG_CMD_TXEN	,	V_38
efm32_spi_filltx	,	F_15
complete	,	F_24
platform_device	,	V_69
"failed to get rx irq (%d)\n"	,	L_17
tx_buf	,	V_40
data	,	V_60
"failed to determine base address\n"	,	L_15
DRIVER_NAME	,	V_93
dev_dbg	,	F_31
wait_for_completion	,	F_20
dev_get_platdata	,	F_51
mode	,	V_10
devm_gpio_request_one	,	F_45
REG_CTRL_MSBF	,	V_26
pdev	,	V_70
num_cs	,	V_81
max_speed_hz	,	V_21
REG_IF_RXDATAV	,	V_57
u32	,	T_1
reg	,	V_66
"failed to get csgpio#%u (%d)\n"	,	L_12
spin_lock_irq	,	F_17
platform_get_irq	,	F_49
ret	,	V_50
"spi_bitbang_start failed (%d)\n"	,	L_23
res	,	V_80
rxdata	,	V_44
REG_ROUTE	,	V_67
REG_ROUTE_RXPEN	,	V_102
offset	,	V_4
resource	,	V_79
spi_transfer	,	V_15
rx_buf	,	V_46
spi	,	V_7
done	,	V_55
PTR_ERR	,	F_42
clk_get_rate	,	F_9
efm32_spi_get_configured_location	,	F_27
of_gpio_named_count	,	F_34
"using location %u\n"	,	L_7
readl_relaxed	,	F_4
__ffs	,	F_28
of_get_named_gpio	,	F_44
efm32_spi_write32	,	F_1
platform_get_resource	,	F_46
efm32_spi_chipselect	,	F_5
ddata	,	V_2
efm32_spi_vdbg	,	F_13
platform_set_drvdata	,	F_36
REG_RXDATAX	,	V_45
REG_CTRL_SYNC	,	V_25
np	,	V_73
platform_get_drvdata	,	F_60
"disable TXBL\n"	,	L_5
rx_len	,	V_47
efm32_spi_read32	,	F_3
speed	,	V_19
"cs-gpios"	,	L_9
dev_err	,	F_43
" tx"	,	L_21
"%s: txlen = %u, rxlen = %u, if=0x%08x, stat=0x%08x\n"	,	L_3
ien	,	V_64
REG_CTRL_CLKPOL	,	V_30
REG_CLKDIV	,	V_34
efm32_spi_tx_u8	,	F_12
REG_ROUTE_TXPEN	,	V_101
"%s: tx 0x%x\n"	,	L_1
spin_lock	,	F_23
IORESOURCE_MEM	,	V_94
value	,	V_3
devm_clk_get	,	F_40
REG_CTRL	,	V_31
efm32_spi_rx_u8	,	F_14
irqreturn_t	,	T_3
bpw	,	V_17
is_on	,	V_8
spin_unlock	,	F_25
clk_disable_unprepare	,	F_56
REG_FRAME_DATABITS	,	F_10
bits_per_word_mask	,	V_86
master	,	V_9
txrx_bufs	,	V_90
resource_size	,	F_47
speed_hz	,	V_20
clkfreq	,	V_22
REG_IEN	,	V_58
REG_IF_TXBL	,	V_56
REG_STATUS_TXBL	,	V_49
location	,	V_76
efm32_spi_remove	,	F_59
efm32_spi_pdata	,	V_98
txirq	,	V_97
"failed to enable clock (%d)\n"	,	L_18
base	,	V_5
spi_alloc_master	,	F_35
IS_ERR	,	F_41
