head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.2
	binutils-2_24-branchpoint:1.2
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2013.08.04.07.31.38;	author rsandifo;	state Exp;
branches;
next	1.1;

1.1
date	2013.05.22.18.08.26;	author rsandifo;	state Exp;
branches;
next	;


desc
@@


1.2
log
@include/opcode/
2013-08-04  Jürgen Urban  <JuergenUrban@@gmx.de>
	    Richard Sandiford  <rdsandiford@@googlemail.com>

	* mips.h: Document new VU0 operand characters.
	(OP_VU0_SUFFIX, OP_VU0_MATCH_SUFFIX): New mips_operand_types.
	(OP_REG_VF, OP_REG_VI, OP_REG_R5900_I, OP_REG_R5900_Q, OP_REG_R5900_R)
	(OP_REG_R5900_ACC): New mips_reg_operand_types.
	(INSN2_VU0_CHANNEL_SUFFIX): New macro.
	(mips_vu0_channel_mask): Declare.

opcodes/
2013-08-04  Jürgen Urban  <JuergenUrban@@gmx.de>
	    Richard Sandiford  <rdsandiford@@googlemail.com>

	* mips-dis.c (print_reg): Handle OP_REG_VI, OP_REG_VF, OP_REG_R5900_I,
	OP_REG_R5900_Q, OP_REG_R5900_R and OP_REG_R5900_ACC.
	(print_vu0_channel): New function.
	(print_insn_arg): Handle OP_VU0_SUFFIX and OP_VU0_MATCH_SUFFIX.
	(print_insn_args): Handle '#'.
	(print_insn_mips): Handle INSN2_VU0_CHANNEL_SUFFIX.
	* mips-opc.c (mips_vu0_channel_mask): New constant.
	(decode_mips_operand): Handle new VU0 operand types.
	(VU0, VU0CH): New macros.
	(mips_builtin_opcodes): Add VU0 opcodes.  Use "+7" rather than "E"
	for LQC2 and SQC2.  Use "+9" rather than "G" for EE CFC2 and CTC2.
	Use "+6" rather than "G" for QMFC2 and QMTC2.

gas/
2013-08-04  Jürgen Urban  <JuergenUrban@@gmx.de>
	    Richard Sandiford  <rdsandiford@@googlemail.com>

	* config/tc-mips.c (MAX_OPERANDS): Bump to 6.
	(RWARN): Bump to 0x8000000.
	(RTYPE_VI, RTYPE_VF, RTYPE_R5900_I, RTYPE_R5900_Q, RTYPE_R5900_R)
	(RTYPE_R5900_ACC): New register types.
	(RTYPE_MASK): Include them.
	(R5900_I_NAMES, R5900_Q_NAMES, R5900_R_NAMES, R5900_ACC_NAMES): New
	macros.
	(reg_names): Include them.
	(mips_parse_register_1): New function, split out from...
	(mips_parse_register): ...here.  Add a channels_ptr parameter.
	Look for VU0 channel suffixes when nonnull.
	(reg_lookup): Update the call to mips_parse_register.
	(mips_parse_vu0_channels): New function.
	(OT_CHANNELS, OT_DOUBLE_CHAR): New mips_operand_token_types.
	(mips_operand_token): Add a "channels" field to the union.
	Extend the comment above "ch" to OT_DOUBLE_CHAR.
	(mips_parse_base_start): Match -- and ++.  Handle channel suffixes.
	(mips_parse_argument_token): Handle channel suffixes here too.
	(validate_mips_insn): Handle INSN2_VU0_CHANNEL_SUFFIX.
	Ignore OP_VU0_MATCH_SUFFIX when calculating the used bits.
	Handle '#' formats.
	(md_begin): Register $vfN and $vfI registers.
	(operand_reg_mask): Handle OP_VU0_SUFFIX and OP_VU0_MATCH_SUFFIX.
	(convert_reg_type): Handle OP_REG_VI, OP_REG_VF, OP_REG_R5900_I,
	OP_REG_R5900_Q, OP_REG_R5900_R and OP_REG_R5900_ACC.
	(match_vu0_suffix_operand): New function.
	(match_operand): Handle OP_VU0_SUFFIX and OP_VU0_MATCH_SUFFIX.
	(macro): Use "+7" rather than "E" for LDQ2 and STQ2.
	(mips_lookup_insn): New function.
	(mips_ip): Use it.  Allow "+K" operands to be elided at the end
	of an instruction.  Handle '#' sequences.

gas/testsuite/
2013-08-04  Jürgen Urban  <JuergenUrban@@gmx.de>

	* gas/mips/r5900-vu0.d: Expect $vfN and $viN instead of numeric
	coprocessor registers.
	* gas/mips/r5900-all-vu0.s, gas/mips/r5900-all-vu0.d,
	gas/mips/r5900-full-vu0.s, gas/mips/r5900-full-vu0.d,
	gas/mips/r5900-error-vu0.s, gas/mips/r5900-error-vu0.l: New tests.
	* gas/mips/mips.exp: Run them.
@
text
@#objdump: -dr --prefix-addresses --show-raw-insn -M gpr-names=numeric -mmips:5900
#name: MIPS R5900 VU0
#as: -march=r5900

.*: +file format .*mips.*

Disassembly of section \.text:
[0-9a-f]+ <[^>]*> d8000000 	lqc2	\$vf0,0\(\$0\)
[0-9a-f]+ <[^>]*> d8217fff 	lqc2	\$vf1,32767\(\$1\)
[0-9a-f]+ <[^>]*> d9088000 	lqc2	\$vf8,-32768\(\$8\)
[0-9a-f]+ <[^>]*> dbffffff 	lqc2	\$vf31,-1\(\$31\)
[0-9a-f]+ <[^>]*> 3c010001 	lui	\$1,0x1
[0-9a-f]+ <[^>]*> 00220821 	addu	\$1,\$1,\$2
[0-9a-f]+ <[^>]*> d8208000 	lqc2	\$vf0,-32768\(\$1\)
[0-9a-f]+ <[^>]*> 3c01ffff 	lui	\$1,0xffff
[0-9a-f]+ <[^>]*> 003f0821 	addu	\$1,\$1,\$31
[0-9a-f]+ <[^>]*> d8287fff 	lqc2	\$vf8,32767\(\$1\)
[0-9a-f]+ <[^>]*> 3c01f123 	lui	\$1,0xf123
[0-9a-f]+ <[^>]*> 00240821 	addu	\$1,\$1,\$4
[0-9a-f]+ <[^>]*> d83f4567 	lqc2	\$vf31,17767\(\$1\)
[0-9a-f]+ <[^>]*> f8000000 	sqc2	\$vf0,0\(\$0\)
[0-9a-f]+ <[^>]*> f8217fff 	sqc2	\$vf1,32767\(\$1\)
[0-9a-f]+ <[^>]*> f9088000 	sqc2	\$vf8,-32768\(\$8\)
[0-9a-f]+ <[^>]*> fbffffff 	sqc2	\$vf31,-1\(\$31\)
[0-9a-f]+ <[^>]*> 3c010001 	lui	\$1,0x1
[0-9a-f]+ <[^>]*> 00220821 	addu	\$1,\$1,\$2
[0-9a-f]+ <[^>]*> f8208000 	sqc2	\$vf0,-32768\(\$1\)
[0-9a-f]+ <[^>]*> 3c01ffff 	lui	\$1,0xffff
[0-9a-f]+ <[^>]*> 003f0821 	addu	\$1,\$1,\$31
[0-9a-f]+ <[^>]*> f8287fff 	sqc2	\$vf8,32767\(\$1\)
[0-9a-f]+ <[^>]*> 3c01f123 	lui	\$1,0xf123
[0-9a-f]+ <[^>]*> 00240821 	addu	\$1,\$1,\$4
[0-9a-f]+ <[^>]*> f83f4567 	sqc2	\$vf31,17767\(\$1\)
[0-9a-f]+ <[^>]*> 48400000 	cfc2	\$0,\$vi0
[0-9a-f]+ <[^>]*> 4840f800 	cfc2	\$0,\$vi31
[0-9a-f]+ <[^>]*> 48400001 	cfc2.i	\$0,\$vi0
[0-9a-f]+ <[^>]*> 4840f801 	cfc2.i	\$0,\$vi31
[0-9a-f]+ <[^>]*> 48400000 	cfc2	\$0,\$vi0
[0-9a-f]+ <[^>]*> 4840f800 	cfc2	\$0,\$vi31
[0-9a-f]+ <[^>]*> 48c00000 	ctc2	\$0,\$vi0
[0-9a-f]+ <[^>]*> 48c0f800 	ctc2	\$0,\$vi31
[0-9a-f]+ <[^>]*> 48c00001 	ctc2.i	\$0,\$vi0
[0-9a-f]+ <[^>]*> 48c0f801 	ctc2.i	\$0,\$vi31
[0-9a-f]+ <[^>]*> 48c00000 	ctc2	\$0,\$vi0
[0-9a-f]+ <[^>]*> 48c0f800 	ctc2	\$0,\$vi31
[0-9a-f]+ <[^>]*> 48200000 	qmfc2	\$0,\$vf0
[0-9a-f]+ <[^>]*> 4820f800 	qmfc2	\$0,\$vf31
[0-9a-f]+ <[^>]*> 48200001 	qmfc2.i	\$0,\$vf0
[0-9a-f]+ <[^>]*> 4820f801 	qmfc2.i	\$0,\$vf31
[0-9a-f]+ <[^>]*> 48200000 	qmfc2	\$0,\$vf0
[0-9a-f]+ <[^>]*> 4820f800 	qmfc2	\$0,\$vf31
[0-9a-f]+ <[^>]*> 48a00000 	qmtc2	\$0,\$vf0
[0-9a-f]+ <[^>]*> 48a0f800 	qmtc2	\$0,\$vf31
[0-9a-f]+ <[^>]*> 48a00001 	qmtc2.i	\$0,\$vf0
[0-9a-f]+ <[^>]*> 48a0f801 	qmtc2.i	\$0,\$vf31
[0-9a-f]+ <[^>]*> 48a00000 	qmtc2	\$0,\$vf0
[0-9a-f]+ <[^>]*> 48a0f800 	qmtc2	\$0,\$vf31
[0-9a-f]+ <[^>]*> 4900ffff 	bc2f	[0-9a-f]+ <branch_label>
[0-9a-f]+ <[^>]*> 00000000 	nop
[0-9a-f]+ <[^>]*> 4902fffd 	bc2fl	[0-9a-f]+ <branch_label>
[0-9a-f]+ <[^>]*> 00000000 	nop
[0-9a-f]+ <[^>]*> 4901fffb 	bc2t	[0-9a-f]+ <branch_label>
[0-9a-f]+ <[^>]*> 00000000 	nop
[0-9a-f]+ <[^>]*> 4903fff9 	bc2tl	[0-9a-f]+ <branch_label>
[0-9a-f]+ <[^>]*> 00000000 	nop
	\.\.\.
@


1.1
log
@include/opcode/
2013-05-22  Jürgen Urban  <JuergenUrban@@gmx.de>

	* mips.h (M_LQC2_AB, M_SQC2_AB): New macros.

opcodes/
2013-05-22  Jürgen Urban  <JuergenUrban@@gmx.de>

	* mips-opc.c (mips_builtin_opcodes): Add R5900 VU0 instructions.

gas/
2013-05-22  Jürgen Urban  <JuergenUrban@@gmx.de>

	* config/tc-mips.c (macro): Handle M_LQC2_AB and M_SQC2_AB.

gas/testsuite/
2013-05-22  Jürgen Urban  <JuergenUrban@@gmx.de>

	* gas/mips/r5900-full.s, gas/mips/r5900-full.d: Add tests for LQ
	and SQ macros.
	* gas/mips/r5900-vu0.s, gas/mips/r5900-vu0.d: New test.
	* gas/mips/mips.exp: Run it.
@
text
@d8 4
a11 4
[0-9a-f]+ <[^>]*> d8000000 	lqc2	\$0,0\(\$0\)
[0-9a-f]+ <[^>]*> d8217fff 	lqc2	\$1,32767\(\$1\)
[0-9a-f]+ <[^>]*> d9088000 	lqc2	\$8,-32768\(\$8\)
[0-9a-f]+ <[^>]*> dbffffff 	lqc2	\$31,-1\(\$31\)
d14 1
a14 1
[0-9a-f]+ <[^>]*> d8208000 	lqc2	\$0,-32768\(\$1\)
d17 1
a17 1
[0-9a-f]+ <[^>]*> d8287fff 	lqc2	\$8,32767\(\$1\)
d20 5
a24 5
[0-9a-f]+ <[^>]*> d83f4567 	lqc2	\$31,17767\(\$1\)
[0-9a-f]+ <[^>]*> f8000000 	sqc2	\$0,0\(\$0\)
[0-9a-f]+ <[^>]*> f8217fff 	sqc2	\$1,32767\(\$1\)
[0-9a-f]+ <[^>]*> f9088000 	sqc2	\$8,-32768\(\$8\)
[0-9a-f]+ <[^>]*> fbffffff 	sqc2	\$31,-1\(\$31\)
d27 1
a27 1
[0-9a-f]+ <[^>]*> f8208000 	sqc2	\$0,-32768\(\$1\)
d30 1
a30 1
[0-9a-f]+ <[^>]*> f8287fff 	sqc2	\$8,32767\(\$1\)
d33 25
a57 25
[0-9a-f]+ <[^>]*> f83f4567 	sqc2	\$31,17767\(\$1\)
[0-9a-f]+ <[^>]*> 48400000 	cfc2	\$0,\$0
[0-9a-f]+ <[^>]*> 4840f800 	cfc2	\$0,\$31
[0-9a-f]+ <[^>]*> 48400001 	cfc2.i	\$0,\$0
[0-9a-f]+ <[^>]*> 4840f801 	cfc2.i	\$0,\$31
[0-9a-f]+ <[^>]*> 48400000 	cfc2	\$0,\$0
[0-9a-f]+ <[^>]*> 4840f800 	cfc2	\$0,\$31
[0-9a-f]+ <[^>]*> 48c00000 	ctc2	\$0,\$0
[0-9a-f]+ <[^>]*> 48c0f800 	ctc2	\$0,\$31
[0-9a-f]+ <[^>]*> 48c00001 	ctc2.i	\$0,\$0
[0-9a-f]+ <[^>]*> 48c0f801 	ctc2.i	\$0,\$31
[0-9a-f]+ <[^>]*> 48c00000 	ctc2	\$0,\$0
[0-9a-f]+ <[^>]*> 48c0f800 	ctc2	\$0,\$31
[0-9a-f]+ <[^>]*> 48200000 	qmfc2	\$0,\$0
[0-9a-f]+ <[^>]*> 4820f800 	qmfc2	\$0,\$31
[0-9a-f]+ <[^>]*> 48200001 	qmfc2.i	\$0,\$0
[0-9a-f]+ <[^>]*> 4820f801 	qmfc2.i	\$0,\$31
[0-9a-f]+ <[^>]*> 48200000 	qmfc2	\$0,\$0
[0-9a-f]+ <[^>]*> 4820f800 	qmfc2	\$0,\$31
[0-9a-f]+ <[^>]*> 48a00000 	qmtc2	\$0,\$0
[0-9a-f]+ <[^>]*> 48a0f800 	qmtc2	\$0,\$31
[0-9a-f]+ <[^>]*> 48a00001 	qmtc2.i	\$0,\$0
[0-9a-f]+ <[^>]*> 48a0f801 	qmtc2.i	\$0,\$31
[0-9a-f]+ <[^>]*> 48a00000 	qmtc2	\$0,\$0
[0-9a-f]+ <[^>]*> 48a0f800 	qmtc2	\$0,\$31
@

