{
    "ImportPassName": "VerilogVerilatorImportPass",
    "verilog_hash": "5cfaae4bac12b897c483cd592274f100daa6c9f5a2eff9deb2ced5f09ce53a6292ac607a4f11db3efecd779381a395dac4ab7770d97ad3b708b78596b4e6e9a0",
    "vl_line_trace": false,
    "vl_coverage": false,
    "vl_line_coverage": false,
    "vl_toggle_coverage": false,
    "vl_mk_dir": "obj_dir_RegIncrNstage__p_nstages_4",
    "vl_enable_assert": true,
    "vl_W_lint": true,
    "vl_W_style": true,
    "vl_W_fatal": true,
    "vl_Wno_list": [
        "UNOPTFLAT",
        "UNSIGNED",
        "WIDTH"
    ],
    "vl_xinit": "zeros",
    "vl_trace": false,
    "vl_trace_timescale": "10ps",
    "vl_trace_cycle_time": 100,
    "vl_trace_on_demand": false,
    "vl_trace_on_demand_portname": "",
    "c_flags": "",
    "c_include_path": [],
    "c_srcs": [],
    "ld_flags": "",
    "ld_libs": "-lpthread"
}