#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b435cc7690 .scope module, "AudVid_TB" "AudVid_TB" 2 5;
 .timescale -9 -12;
o0x7f6e5b762048 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b435d1ef90_0 .net "CLK", 0 0, o0x7f6e5b762048;  0 drivers
v0x55b435d52460_0 .var "MasterCLK", 0 0;
v0x55b435d52520_0 .var *"_s0", 0 0; Local signal
S_0x55b435d25140 .scope begin, "TEST_CASE" "TEST_CASE" 2 26, 2 26 0, S_0x55b435cc7690;
 .timescale -9 -12;
S_0x55b435d259d0 .scope module, "uut" "AudVid" 2 10, 3 2 0, S_0x55b435cc7690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Reset"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /INPUT 14 "TilesControlRegister"
    .port_info 3 /INPUT 5 "Track1ControlRegister"
    .port_info 4 /INPUT 5 "Track2ControlRegister"
    .port_info 5 /OUTPUT 1 "TFT_SPI_CLK"
    .port_info 6 /OUTPUT 1 "TFT_SPI_CS"
    .port_info 7 /OUTPUT 1 "TFT_SPI_MOSI"
    .port_info 8 /OUTPUT 1 "TFT_RST"
    .port_info 9 /OUTPUT 1 "TFT_RS"
    .port_info 10 /OUTPUT 1 "SD_SPI_CLK"
    .port_info 11 /OUTPUT 1 "SD_SPI_CS"
    .port_info 12 /OUTPUT 1 "SD_SPI_MOSI"
    .port_info 13 /INPUT 1 "SD_SPI_MISO"
    .port_info 14 /OUTPUT 1 "SD_SPI_COUNT_DEBUG"
    .port_info 15 /OUTPUT 1 "SD_SPI_UTILCOUNT_DEBUG"
    .port_info 16 /OUTPUT 1 "DAC_I2S_DATA"
    .port_info 17 /OUTPUT 1 "DAC_I2S_CLK"
    .port_info 18 /OUTPUT 1 "DAC_I2S_WS"
L_0x55b435d68ef0 .functor BUFZ 5, L_0x55b435d68d60, C4<00000>, C4<00000>, C4<00000>;
v0x55b435d4e620 .array "AddressOperationLUT", 0 12, 4 0;
v0x55b435d4e700_0 .net "CLK", 0 0, o0x7f6e5b762048;  alias, 0 drivers
o0x7f6e5b7624c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b435d4e7c0_0 .net "DAC_Data", 31 0, o0x7f6e5b7624c8;  0 drivers
v0x55b435d4e8c0_0 .net "DAC_DataClock", 0 0, L_0x55b435d68920;  1 drivers
v0x55b435d4e990_0 .net "DAC_I2S_CLK", 0 0, L_0x55b435d68c10;  1 drivers
v0x55b435d4ea80_0 .net "DAC_I2S_DATA", 0 0, L_0x55b435d68a30;  1 drivers
v0x55b435d4eb50_0 .net "DAC_I2S_WS", 0 0, v0x55b435d43be0_0;  1 drivers
v0x55b435d4ec20_0 .net "I2SCLK", 0 0, L_0x55b435cb18b0;  1 drivers
v0x55b435d4ed10_0 .net "MasterCLK", 0 0, L_0x55b435cac020;  1 drivers
o0x7f6e5b763218 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b435d4eec0_0 .net "Reset", 0 0, o0x7f6e5b763218;  0 drivers
v0x55b435d4ef60_0 .var "SDReadCount", 14 0;
v0x55b435d4f000_0 .net "SD_EnableDataRead", 0 0, v0x55b435d47e10_0;  1 drivers
v0x55b435d4f0d0_0 .var "SD_InputAddress", 23 0;
v0x55b435d4f1a0_0 .net "SD_InputData", 7 0, v0x55b435d45260_0;  1 drivers
v0x55b435d4f240_0 .net "SD_InputDataClock", 0 0, L_0x55b435d66bf0;  1 drivers
v0x55b435d4f2e0_0 .net "SD_SPI_CLK", 0 0, L_0x55b435d66140;  1 drivers
o0x7f6e5b763248 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b435d4f3d0_0 .net "SD_SPI_COUNT_DEBUG", 0 0, o0x7f6e5b763248;  0 drivers
v0x55b435d4f580_0 .net "SD_SPI_CS", 0 0, v0x55b435d48480_0;  1 drivers
o0x7f6e5b762978 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b435d4f650_0 .net "SD_SPI_MISO", 0 0, o0x7f6e5b762978;  0 drivers
v0x55b435d4f740_0 .net "SD_SPI_MOSI", 0 0, L_0x55b435d65d00;  1 drivers
o0x7f6e5b7632a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b435d4f830_0 .net "SD_SPI_UTILCOUNT_DEBUG", 0 0, o0x7f6e5b7632a8;  0 drivers
v0x55b435d4f8d0_0 .net "SD_WorkCLK", 0 0, L_0x55b435ca7c50;  1 drivers
v0x55b435d4f970_0 .net "TFT_Data", 15 0, L_0x55b435ca7b60;  1 drivers
v0x55b435d4fa60_0 .net "TFT_DataClock", 0 0, L_0x55b435d68610;  1 drivers
v0x55b435d4fb00_0 .var "TFT_DataEncoded", 3 0;
v0x55b435d4fba0_0 .net "TFT_RS", 0 0, L_0x55b435d681a0;  1 drivers
L_0x7f6e5b719690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b435d4fc70_0 .net "TFT_RST", 0 0, L_0x7f6e5b719690;  1 drivers
v0x55b435d4fd40_0 .net "TFT_SPI_CLK", 0 0, L_0x55b435d67750;  1 drivers
v0x55b435d4fe30_0 .net "TFT_SPI_CS", 0 0, v0x55b435d4aee0_0;  1 drivers
v0x55b435d4ff20_0 .net "TFT_SPI_MOSI", 0 0, L_0x55b435d67860;  1 drivers
v0x55b435d50010_0 .net "TFT_WorkCLK", 0 0, L_0x55b435ca7a50;  1 drivers
o0x7f6e5b764538 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0x55b435d50100_0 .net "TilesControlRegister", 13 0, o0x7f6e5b764538;  0 drivers
v0x55b435d501a0 .array "TilesPositionsRegister", 0 319, 4 0;
v0x55b435d50450 .array "TilesRegister", 0 3871, 3 0;
v0x55b435d504f0_0 .net "TilesWrite_Address", 11 0, L_0x55b435d69790;  1 drivers
v0x55b435d50590_0 .var "TilesWrite_Started", 0 0;
v0x55b435d50630_0 .net "TilesWrite_TileAddress", 4 0, L_0x55b435d68ef0;  1 drivers
v0x55b435d506d0_0 .var "TilesWrite_TilePosition", 8 0;
v0x55b435d50770_0 .var "TilesWrite_XAddress", 3 0;
v0x55b435d50830_0 .var "TilesWrite_XPosition", 7 0;
v0x55b435d50910_0 .var "TilesWrite_YAddress", 3 0;
v0x55b435d509f0_0 .var "TilesWrite_YPosition", 7 0;
o0x7f6e5b7646e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55b435d50ad0_0 .net "Track1ControlRegister", 4 0, o0x7f6e5b7646e8;  0 drivers
o0x7f6e5b764718 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55b435d50bb0_0 .net "Track2ControlRegister", 4 0, o0x7f6e5b764718;  0 drivers
v0x55b435d50c90 .array "TracksAdressRegister", 0 13, 23 0;
v0x55b435d50d50_0 .var "WriteAudio_PlayCount", 9 0;
v0x55b435d50e30_0 .var "WriteAudio_Track1BeginAddress", 23 0;
v0x55b435d50f10_0 .var "WriteAudio_Track1EnableLoop", 0 0;
v0x55b435d50fd0_0 .var "WriteAudio_Track1EnablePlay", 0 0;
v0x55b435d51090_0 .var "WriteAudio_Track1EndAddress", 23 0;
v0x55b435d51170_0 .var "WriteAudio_Track2BeginAddress", 23 0;
v0x55b435d51250_0 .var "WriteAudio_Track2EnableLoop", 0 0;
v0x55b435d51310_0 .var "WriteAudio_Track2EnablePlay", 0 0;
v0x55b435d513d0_0 .var "WriteAudio_Track2EndAddress", 23 0;
v0x55b435d514b0_0 .net *"_s0", 4 0, L_0x55b435d68d60;  1 drivers
L_0x7f6e5b719888 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55b435d51590_0 .net *"_s11", 6 0, L_0x7f6e5b719888;  1 drivers
L_0x7f6e5b7198d0 .functor BUFT 1, C4<000001111001>, C4<0>, C4<0>, C4<0>;
v0x55b435d51670_0 .net/2u *"_s12", 11 0, L_0x7f6e5b7198d0;  1 drivers
v0x55b435d51750_0 .net *"_s15", 11 0, L_0x55b435d690f0;  1 drivers
v0x55b435d51830_0 .net *"_s16", 11 0, L_0x55b435d69230;  1 drivers
L_0x7f6e5b719918 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55b435d51910_0 .net *"_s19", 7 0, L_0x7f6e5b719918;  1 drivers
v0x55b435d519f0_0 .net *"_s2", 9 0, L_0x55b435d68e00;  1 drivers
L_0x7f6e5b719960 .functor BUFT 1, C4<000000001011>, C4<0>, C4<0>, C4<0>;
v0x55b435d51ad0_0 .net/2u *"_s20", 11 0, L_0x7f6e5b719960;  1 drivers
v0x55b435d51bb0_0 .net *"_s23", 11 0, L_0x55b435d69320;  1 drivers
v0x55b435d51c90_0 .net *"_s24", 11 0, L_0x55b435d694a0;  1 drivers
v0x55b435d51d70_0 .net *"_s26", 11 0, L_0x55b435d69650;  1 drivers
L_0x7f6e5b7199a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55b435d51e50_0 .net *"_s29", 7 0, L_0x7f6e5b7199a8;  1 drivers
L_0x7f6e5b719840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b435d51f30_0 .net *"_s5", 0 0, L_0x7f6e5b719840;  1 drivers
v0x55b435d52010_0 .net *"_s8", 11 0, L_0x55b435d68fb0;  1 drivers
E_0x55b435c3cf00 .event posedge, v0x55b435d4cbc0_0;
E_0x55b435c3d540 .event posedge, v0x55b435d43f60_0;
L_0x55b435d68d60 .array/port v0x55b435d501a0, L_0x55b435d68e00;
L_0x55b435d68e00 .concat [ 9 1 0 0], v0x55b435d506d0_0, L_0x7f6e5b719840;
L_0x55b435d68fb0 .concat [ 5 7 0 0], L_0x55b435d68ef0, L_0x7f6e5b719888;
L_0x55b435d690f0 .arith/mult 12, L_0x55b435d68fb0, L_0x7f6e5b7198d0;
L_0x55b435d69230 .concat [ 4 8 0 0], v0x55b435d50910_0, L_0x7f6e5b719918;
L_0x55b435d69320 .arith/mult 12, L_0x55b435d69230, L_0x7f6e5b719960;
L_0x55b435d694a0 .arith/sum 12, L_0x55b435d690f0, L_0x55b435d69320;
L_0x55b435d69650 .concat [ 4 8 0 0], v0x55b435d50770_0, L_0x7f6e5b7199a8;
L_0x55b435d69790 .arith/sum 12, L_0x55b435d694a0, L_0x55b435d69650;
S_0x55b435d18920 .scope module, "audvid_clockmanager" "AudVid_ClockManager" 3 139, 4 1 0, S_0x55b435d259d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "MasterCLK"
    .port_info 2 /OUTPUT 1 "I2SCLK"
    .port_info 3 /OUTPUT 1 "TFTCLK"
    .port_info 4 /OUTPUT 1 "SDCLK"
L_0x55b435cac020 .functor BUFZ 1, o0x7f6e5b762048, C4<0>, C4<0>, C4<0>;
L_0x55b435cb18b0 .functor BUFZ 1, o0x7f6e5b762048, C4<0>, C4<0>, C4<0>;
L_0x55b435ca7a50 .functor BUFZ 1, o0x7f6e5b762048, C4<0>, C4<0>, C4<0>;
L_0x55b435ca7c50 .functor BUFZ 1, o0x7f6e5b762048, C4<0>, C4<0>, C4<0>;
v0x55b435d23cc0_0 .net "I2SCLK", 0 0, L_0x55b435cb18b0;  alias, 1 drivers
v0x55b435c37970_0 .net "InputCLK", 0 0, o0x7f6e5b762048;  alias, 0 drivers
v0x55b435d42510_0 .net "MasterCLK", 0 0, L_0x55b435cac020;  alias, 1 drivers
v0x55b435d425b0_0 .net "SDCLK", 0 0, L_0x55b435ca7c50;  alias, 1 drivers
v0x55b435d42670_0 .net "TFTCLK", 0 0, L_0x55b435ca7a50;  alias, 1 drivers
S_0x55b435d42820 .scope module, "colorDecoder" "ColorDecoder" 3 146, 5 1 0, S_0x55b435d259d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "Input"
    .port_info 1 /OUTPUT 16 "Output"
L_0x55b435ca7b60 .functor BUFZ 16, L_0x55b435d54f60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b435d42a10 .array "Data", 0 15, 15 0;
v0x55b435d42af0_0 .net "Input", 3 0, v0x55b435d4fb00_0;  1 drivers
v0x55b435d42bd0_0 .net "Output", 15 0, L_0x55b435ca7b60;  alias, 1 drivers
v0x55b435d42c90_0 .net *"_s0", 15 0, L_0x55b435d54f60;  1 drivers
v0x55b435d42d70_0 .net *"_s2", 5 0, L_0x55b435d55030;  1 drivers
L_0x7f6e5b719018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b435d42ea0_0 .net *"_s5", 1 0, L_0x7f6e5b719018;  1 drivers
L_0x55b435d54f60 .array/port v0x55b435d42a10, L_0x55b435d55030;
L_0x55b435d55030 .concat [ 4 2 0 0], v0x55b435d4fb00_0, L_0x7f6e5b719018;
S_0x55b435d42fe0 .scope module, "i2s" "I2S" 3 178, 6 1 0, S_0x55b435d259d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MasterCLK"
    .port_info 1 /INPUT 1 "I2SCLK"
    .port_info 2 /INPUT 32 "InputData"
    .port_info 3 /OUTPUT 1 "SyncCLK"
    .port_info 4 /OUTPUT 1 "I2S_DATA"
    .port_info 5 /OUTPUT 1 "I2S_CLK"
    .port_info 6 /OUTPUT 1 "I2S_WS"
L_0x55b435d68920 .functor NOT 1, v0x55b435d43be0_0, C4<0>, C4<0>, C4<0>;
L_0x55b435d68c10 .functor BUFZ 1, L_0x55b435cb18b0, C4<0>, C4<0>, C4<0>;
v0x55b435d438a0_0 .var "Data", 31 0;
v0x55b435d43980_0 .net "I2SCLK", 0 0, L_0x55b435cb18b0;  alias, 1 drivers
v0x55b435d43a70_0 .net "I2S_CLK", 0 0, L_0x55b435d68c10;  alias, 1 drivers
v0x55b435d43b40_0 .net "I2S_DATA", 0 0, L_0x55b435d68a30;  alias, 1 drivers
v0x55b435d43be0_0 .var "I2S_WS", 0 0;
v0x55b435d43cd0_0 .net "InputData", 31 0, o0x7f6e5b7624c8;  alias, 0 drivers
v0x55b435d43db0_0 .net "MasterCLK", 0 0, L_0x55b435cac020;  alias, 1 drivers
v0x55b435d43ea0_0 .net "SquareData", 31 0, v0x55b435d43750_0;  1 drivers
v0x55b435d43f60_0 .net "SyncCLK", 0 0, L_0x55b435d68920;  alias, 1 drivers
L_0x7f6e5b7197b0 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x55b435d44000_0 .net/2u *"_s0", 31 0, L_0x7f6e5b7197b0;  1 drivers
v0x55b435d440e0_0 .net *"_s2", 31 0, L_0x55b435d68790;  1 drivers
L_0x7f6e5b7197f8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b435d441c0_0 .net *"_s5", 26 0, L_0x7f6e5b7197f8;  1 drivers
v0x55b435d442a0_0 .net *"_s6", 31 0, L_0x55b435d68880;  1 drivers
v0x55b435d44380_0 .var "count", 4 0;
E_0x55b435d43260 .event negedge, v0x55b435d43be0_0;
E_0x55b435d432c0 .event negedge, v0x55b435d43a70_0;
L_0x55b435d68790 .concat [ 5 27 0 0], v0x55b435d44380_0, L_0x7f6e5b7197f8;
L_0x55b435d68880 .arith/sub 32, L_0x7f6e5b7197b0, L_0x55b435d68790;
L_0x55b435d68a30 .part/v v0x55b435d438a0_0, L_0x55b435d68880, 1;
S_0x55b435d43320 .scope module, "squaregenerator" "SquareGenerator" 6 27, 7 1 0, S_0x55b435d42fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /OUTPUT 32 "data"
v0x55b435d435d0_0 .net "CLK", 0 0, L_0x55b435cac020;  alias, 1 drivers
v0x55b435d43690_0 .var "count", 31 0;
v0x55b435d43750_0 .var "data", 31 0;
E_0x55b435d43550 .event posedge, v0x55b435d42510_0;
S_0x55b435d44580 .scope module, "sd_spi" "SD_SPI" 3 150, 8 1 0, S_0x55b435d259d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MasterCLK"
    .port_info 1 /INPUT 1 "WorkCLK"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "SPI_MISO"
    .port_info 4 /OUTPUT 1 "SPI_MOSI"
    .port_info 5 /OUTPUT 1 "SPI_CLK"
    .port_info 6 /OUTPUT 1 "SPI_CS"
    .port_info 7 /OUTPUT 1 "SPI_COUNT_DEBUG"
    .port_info 8 /OUTPUT 1 "SPI_UTILCOUNT_DEBUG"
    .port_info 9 /OUTPUT 8 "InputData"
    .port_info 10 /OUTPUT 1 "EnableDataRead"
    .port_info 11 /OUTPUT 1 "InputDataClock"
    .port_info 12 /INPUT 24 "InputAddress"
L_0x55b435d657b0 .functor BUFZ 1, L_0x55b435ca7c50, C4<0>, C4<0>, C4<0>;
L_0x55b435d66a20 .functor NOT 1, L_0x55b435ca7c50, C4<0>, C4<0>, C4<0>;
L_0x55b435d66bf0 .functor NOT 1, v0x55b435d451a0_0, C4<0>, C4<0>, C4<0>;
v0x55b435d47b70_0 .var "Address", 23 0;
v0x55b435d47c50_0 .net "Buffered_MasterCLK", 0 0, L_0x55b435ca7d80;  1 drivers
v0x55b435d47d10_0 .net "DataClock", 0 0, v0x55b435d451a0_0;  1 drivers
v0x55b435d47e10_0 .var "EnableDataRead", 0 0;
v0x55b435d47eb0_0 .net "InputAddress", 23 0, v0x55b435d4f0d0_0;  1 drivers
v0x55b435d47fa0_0 .net "InputData", 7 0, v0x55b435d45260_0;  alias, 1 drivers
v0x55b435d48040_0 .net "InputDataClock", 0 0, L_0x55b435d66bf0;  alias, 1 drivers
v0x55b435d480e0_0 .net "MasterCLK", 0 0, L_0x55b435cac020;  alias, 1 drivers
v0x55b435d48180_0 .var "OutputData", 7 0;
v0x55b435d48270_0 .net "Reset", 0 0, o0x7f6e5b763218;  alias, 0 drivers
v0x55b435d48310_0 .net "SPI_CLK", 0 0, L_0x55b435d66140;  alias, 1 drivers
v0x55b435d483e0_0 .net "SPI_COUNT_DEBUG", 0 0, o0x7f6e5b763248;  alias, 0 drivers
v0x55b435d48480_0 .var "SPI_CS", 0 0;
v0x55b435d48540_0 .var "SPI_Enable", 0 0;
v0x55b435d48610_0 .net "SPI_InitClock_negedge", 0 0, L_0x55b435d55380;  1 drivers
v0x55b435d486b0_0 .net "SPI_InitClock_posedge", 0 0, L_0x55b435d55220;  1 drivers
v0x55b435d487a0_0 .net "SPI_InputCLK_negedge", 0 0, L_0x55b435d66810;  1 drivers
v0x55b435d48950_0 .net "SPI_InputCLK_posedge", 0 0, L_0x55b435d66460;  1 drivers
v0x55b435d489f0_0 .net "SPI_MISO", 0 0, o0x7f6e5b762978;  alias, 0 drivers
v0x55b435d48ac0_0 .net "SPI_MOSI", 0 0, L_0x55b435d65d00;  alias, 1 drivers
v0x55b435d48b90_0 .net "SPI_UTILCOUNT_DEBUG", 0 0, o0x7f6e5b7632a8;  alias, 0 drivers
v0x55b435d48c30_0 .net "SPI_WorkClock_negedge", 0 0, L_0x55b435d66a20;  1 drivers
v0x55b435d48cd0_0 .net "SPI_WorkClock_posedge", 0 0, L_0x55b435d657b0;  1 drivers
v0x55b435d48d70_0 .var "UtilCount", 9 0;
v0x55b435d48e10_0 .var "VideoCount", 9 0;
v0x55b435d48ef0_0 .net "WorkCLK", 0 0, L_0x55b435ca7c50;  alias, 1 drivers
v0x55b435d48f90_0 .net *"_s0", 31 0, L_0x55b435d66230;  1 drivers
v0x55b435d49070_0 .net *"_s10", 31 0, L_0x55b435d665e0;  1 drivers
L_0x7f6e5b719330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b435d49150_0 .net *"_s13", 25 0, L_0x7f6e5b719330;  1 drivers
L_0x7f6e5b719378 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0x55b435d49230_0 .net/2u *"_s14", 31 0, L_0x7f6e5b719378;  1 drivers
v0x55b435d49310_0 .net *"_s16", 0 0, L_0x55b435d666d0;  1 drivers
L_0x7f6e5b7192a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b435d493d0_0 .net *"_s3", 25 0, L_0x7f6e5b7192a0;  1 drivers
L_0x7f6e5b7192e8 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0x55b435d494b0_0 .net/2u *"_s4", 31 0, L_0x7f6e5b7192e8;  1 drivers
v0x55b435d49590_0 .net *"_s6", 0 0, L_0x55b435d66320;  1 drivers
v0x55b435d49650_0 .var "count", 5 0;
E_0x55b435c3d1f0 .event posedge, v0x55b435d47e10_0;
E_0x55b435d44880 .event posedge, v0x55b435d451a0_0;
L_0x55b435d66230 .concat [ 6 26 0 0], v0x55b435d49650_0, L_0x7f6e5b7192a0;
L_0x55b435d66320 .cmp/gt 32, L_0x7f6e5b7192e8, L_0x55b435d66230;
L_0x55b435d66460 .functor MUXZ 1, L_0x55b435d657b0, L_0x55b435d55220, L_0x55b435d66320, C4<>;
L_0x55b435d665e0 .concat [ 6 26 0 0], v0x55b435d49650_0, L_0x7f6e5b719330;
L_0x55b435d666d0 .cmp/gt 32, L_0x7f6e5b719378, L_0x55b435d665e0;
L_0x55b435d66810 .functor MUXZ 1, L_0x55b435d66a20, L_0x55b435d55380, L_0x55b435d666d0, C4<>;
S_0x55b435d448e0 .scope module, "inputBuffer" "BUF" 8 47, 9 2 0, S_0x55b435d44580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I"
    .port_info 1 /OUTPUT 1 "O"
L_0x55b435ca7d80 .functor BUFZ 1, L_0x55b435cac020, C4<0>, C4<0>, C4<0>;
v0x55b435d44b30_0 .net "I", 0 0, L_0x55b435cac020;  alias, 1 drivers
v0x55b435d44bf0_0 .net "O", 0 0, L_0x55b435ca7d80;  alias, 1 drivers
S_0x55b435d44d10 .scope module, "spi" "FullSPI" 8 66, 10 1 0, S_0x55b435d44580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /INPUT 8 "OutputData"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 1 "SPI_MISO"
    .port_info 5 /INPUT 1 "MasterCLK"
    .port_info 6 /INPUT 1 "SPI_InputCLK_posedge"
    .port_info 7 /INPUT 1 "SPI_InputCLK_negedge"
    .port_info 8 /OUTPUT 1 "DataClk"
    .port_info 9 /INPUT 1 "SPI_Enable"
v0x55b435d450a0_0 .var "Data", 7 0;
v0x55b435d451a0_0 .var "DataClk", 0 0;
v0x55b435d45260_0 .var "InputData", 7 0;
v0x55b435d45320_0 .net "MasterCLK", 0 0, L_0x55b435cac020;  alias, 1 drivers
v0x55b435d453c0_0 .net "OutputData", 7 0, v0x55b435d48180_0;  1 drivers
v0x55b435d454a0_0 .net "SPI_CLK", 0 0, L_0x55b435d66140;  alias, 1 drivers
v0x55b435d45560_0 .net "SPI_Enable", 0 0, v0x55b435d48540_0;  1 drivers
v0x55b435d45620_0 .net "SPI_InputCLK_negedge", 0 0, L_0x55b435d66810;  alias, 1 drivers
v0x55b435d456e0_0 .net "SPI_InputCLK_posedge", 0 0, L_0x55b435d66460;  alias, 1 drivers
v0x55b435d457a0_0 .net "SPI_MISO", 0 0, o0x7f6e5b762978;  alias, 0 drivers
v0x55b435d45860_0 .net "SPI_MOSI", 0 0, L_0x55b435d65d00;  alias, 1 drivers
L_0x7f6e5b7190f0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55b435d45920_0 .net/2u *"_s0", 31 0, L_0x7f6e5b7190f0;  1 drivers
v0x55b435d45a00_0 .net *"_s10", 1 0, L_0x55b435d65a00;  1 drivers
L_0x7f6e5b719180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b435d45ae0_0 .net *"_s13", 0 0, L_0x7f6e5b719180;  1 drivers
L_0x7f6e5b7191c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55b435d45bc0_0 .net/2u *"_s14", 1 0, L_0x7f6e5b7191c8;  1 drivers
v0x55b435d45ca0_0 .net *"_s16", 1 0, L_0x55b435d65b70;  1 drivers
v0x55b435d45d80_0 .net *"_s2", 31 0, L_0x55b435d655f0;  1 drivers
v0x55b435d45e60_0 .net *"_s20", 1 0, L_0x55b435d65e30;  1 drivers
L_0x7f6e5b719210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b435d45f40_0 .net *"_s23", 0 0, L_0x7f6e5b719210;  1 drivers
L_0x7f6e5b719258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55b435d46020_0 .net/2u *"_s24", 1 0, L_0x7f6e5b719258;  1 drivers
v0x55b435d46100_0 .net *"_s26", 1 0, L_0x55b435d66000;  1 drivers
L_0x7f6e5b719138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b435d461e0_0 .net *"_s5", 28 0, L_0x7f6e5b719138;  1 drivers
v0x55b435d462c0_0 .net *"_s6", 31 0, L_0x55b435d65710;  1 drivers
v0x55b435d463a0_0 .net *"_s9", 0 0, L_0x55b435d658c0;  1 drivers
v0x55b435d46480_0 .var "count", 2 0;
E_0x55b435d44fe0 .event posedge, v0x55b435d456e0_0;
E_0x55b435d45040 .event posedge, v0x55b435d45620_0;
L_0x55b435d655f0 .concat [ 3 29 0 0], v0x55b435d46480_0, L_0x7f6e5b719138;
L_0x55b435d65710 .arith/sub 32, L_0x7f6e5b7190f0, L_0x55b435d655f0;
L_0x55b435d658c0 .part/v v0x55b435d48180_0, L_0x55b435d65710, 1;
L_0x55b435d65a00 .concat [ 1 1 0 0], L_0x55b435d658c0, L_0x7f6e5b719180;
L_0x55b435d65b70 .functor MUXZ 2, L_0x7f6e5b7191c8, L_0x55b435d65a00, v0x55b435d48540_0, C4<>;
L_0x55b435d65d00 .part L_0x55b435d65b70, 0, 1;
L_0x55b435d65e30 .concat [ 1 1 0 0], L_0x55b435d66460, L_0x7f6e5b719210;
L_0x55b435d66000 .functor MUXZ 2, L_0x7f6e5b719258, L_0x55b435d65e30, v0x55b435d48540_0, C4<>;
L_0x55b435d66140 .part L_0x55b435d66000, 0, 1;
S_0x55b435d466a0 .scope module, "spiInitClock" "FrequencyGenerator" 8 53, 11 1 0, S_0x55b435d44580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK_posedge"
    .port_info 2 /OUTPUT 1 "OutputCLK_negedge"
P_0x55b435d0d400 .param/l "MasterFrequency" 0 11 3, +C4<00000000101111101011110000100000>;
P_0x55b435d0d440 .param/l "bitsNumber" 0 11 5, +C4<00000000000000000000000000000110>;
P_0x55b435d0d480 .param/l "frequency" 0 11 4, +C4<00000000000001010101011100110000>;
P_0x55b435d0d4c0 .param/l "limit" 0 11 11, +C4<00000000000000000000000000100011>;
L_0x55b435d554c0 .functor NOT 1, v0x55b435d477a0_0, C4<0>, C4<0>, C4<0>;
v0x55b435d47700_0 .net "InputCLK", 0 0, L_0x55b435ca7c50;  alias, 1 drivers
v0x55b435d477a0_0 .var "OutputCLK", 0 0;
v0x55b435d47890_0 .net "OutputCLK_negedge", 0 0, L_0x55b435d55380;  alias, 1 drivers
v0x55b435d47990_0 .net "OutputCLK_posedge", 0 0, L_0x55b435d55220;  alias, 1 drivers
v0x55b435d47a60_0 .var "counter", 5 0;
E_0x55b435d46a70 .event posedge, v0x55b435d425b0_0;
S_0x55b435d46af0 .scope module, "negedgeBuffer" "BUFGCE" 11 36, 12 1 0, S_0x55b435d466a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "I"
v0x55b435d46d50_0 .net "CE", 0 0, L_0x55b435ca7c50;  alias, 1 drivers
v0x55b435d46e40_0 .net "I", 0 0, L_0x55b435d554c0;  1 drivers
v0x55b435d46ee0_0 .net "O", 0 0, L_0x55b435d55380;  alias, 1 drivers
L_0x7f6e5b7190a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b435d46fb0_0 .net/2u *"_s0", 0 0, L_0x7f6e5b7190a8;  1 drivers
L_0x55b435d55380 .functor MUXZ 1, L_0x7f6e5b7190a8, L_0x55b435d554c0, L_0x55b435d554c0, C4<>;
S_0x55b435d47110 .scope module, "posedgeBuffer" "BUFGCE" 11 31, 12 1 0, S_0x55b435d466a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "I"
v0x55b435d47330_0 .net "CE", 0 0, L_0x55b435ca7c50;  alias, 1 drivers
v0x55b435d47440_0 .net "I", 0 0, v0x55b435d477a0_0;  1 drivers
v0x55b435d47500_0 .net "O", 0 0, L_0x55b435d55220;  alias, 1 drivers
L_0x7f6e5b719060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b435d475a0_0 .net/2u *"_s0", 0 0, L_0x7f6e5b719060;  1 drivers
L_0x55b435d55220 .functor MUXZ 1, L_0x7f6e5b719060, v0x55b435d477a0_0, v0x55b435d477a0_0, C4<>;
S_0x55b435d498d0 .scope module, "tft_spi" "TFT_SPI" 3 166, 13 1 0, S_0x55b435d259d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "MasterCLK"
    .port_info 2 /INPUT 1 "WorkCLK"
    .port_info 3 /OUTPUT 16 "OutputData"
    .port_info 4 /OUTPUT 1 "SPI_MOSI"
    .port_info 5 /OUTPUT 1 "SPI_CLK"
    .port_info 6 /OUTPUT 1 "RS"
    .port_info 7 /OUTPUT 1 "SPI_CS"
    .port_info 8 /OUTPUT 1 "RST"
    .port_info 9 /OUTPUT 1 "DataClock"
P_0x55b435d49aa0 .param/l "InitDataSize" 0 13 15, +C4<00000000000000000000000001101000>;
P_0x55b435d49ae0 .param/l "WorkFrequency" 0 13 17, +C4<00000000010111110101111000010000>;
P_0x55b435d49b20 .param/l "WorkFrequencyBits" 0 13 18, +C4<00000000000000000000000000011000>;
P_0x55b435d49b60 .param/l "delayTime" 0 13 21, +C4<0000000000000000000000000000000000000000000011110100001001000000>;
P_0x55b435d49ba0 .param/l "delayUnit" 0 13 20, +C4<00000000000000000001100001101010>;
L_0x55b435d67750 .functor BUFZ 1, L_0x55b435ca7a50, C4<0>, C4<0>, C4<0>;
v0x55b435d4cb00_0 .net "Buffered_MasterCLK", 0 0, L_0x55b435d66d00;  1 drivers
v0x55b435d4cbc0_0 .net "DataClock", 0 0, L_0x55b435d68610;  alias, 1 drivers
v0x55b435d4cc80_0 .net "InitData", 15 0, L_0x55b435d66f50;  1 drivers
v0x55b435d4cd20_0 .net "InitRegPointer", 24 0, v0x55b435d4a710_0;  1 drivers
v0x55b435d4ce10_0 .net "InitReg_RS", 0 0, L_0x55b435d672c0;  1 drivers
v0x55b435d4cf00_0 .net "MasterCLK", 0 0, L_0x55b435cac020;  alias, 1 drivers
v0x55b435d4cfa0_0 .net "OutputData", 15 0, L_0x55b435d67c20;  1 drivers
v0x55b435d4d040_0 .net "RS", 0 0, L_0x55b435d681a0;  alias, 1 drivers
v0x55b435d4d0e0_0 .net "RST", 0 0, L_0x7f6e5b719690;  alias, 1 drivers
v0x55b435d4d230_0 .net "SPI_CLK", 0 0, L_0x55b435d67750;  alias, 1 drivers
v0x55b435d4d300_0 .net "SPI_CS", 0 0, v0x55b435d4aee0_0;  alias, 1 drivers
v0x55b435d4d3d0_0 .net "SPI_MOSI", 0 0, L_0x55b435d67860;  alias, 1 drivers
v0x55b435d4d4a0_0 .net "WorkCLK", 0 0, L_0x55b435ca7a50;  alias, 1 drivers
v0x55b435d4d570_0 .net *"_s0", 63 0, L_0x55b435d679a0;  1 drivers
v0x55b435d4d610_0 .net *"_s12", 63 0, L_0x55b435d67d10;  1 drivers
L_0x7f6e5b719570 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b435d4d6b0_0 .net *"_s15", 38 0, L_0x7f6e5b719570;  1 drivers
L_0x7f6e5b7195b8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000011110100001010101000>, C4<0>, C4<0>, C4<0>;
v0x55b435d4d790_0 .net/2u *"_s16", 63 0, L_0x7f6e5b7195b8;  1 drivers
v0x55b435d4d870_0 .net *"_s18", 0 0, L_0x55b435d67e40;  1 drivers
v0x55b435d4d930_0 .net *"_s20", 1 0, L_0x55b435d67ee0;  1 drivers
L_0x7f6e5b719600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b435d4da10_0 .net *"_s23", 0 0, L_0x7f6e5b719600;  1 drivers
L_0x7f6e5b719648 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55b435d4daf0_0 .net/2u *"_s24", 1 0, L_0x7f6e5b719648;  1 drivers
v0x55b435d4dbd0_0 .net *"_s26", 1 0, L_0x55b435d68010;  1 drivers
L_0x7f6e5b7194e0 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b435d4dcb0_0 .net *"_s3", 38 0, L_0x7f6e5b7194e0;  1 drivers
v0x55b435d4dd90_0 .net *"_s32", 63 0, L_0x55b435d68380;  1 drivers
L_0x7f6e5b7196d8 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b435d4de70_0 .net *"_s35", 38 0, L_0x7f6e5b7196d8;  1 drivers
L_0x7f6e5b719720 .functor BUFT 1, C4<0000000000000000000000000000000000000000000011110100001010101000>, C4<0>, C4<0>, C4<0>;
v0x55b435d4df50_0 .net/2u *"_s36", 63 0, L_0x7f6e5b719720;  1 drivers
v0x55b435d4e030_0 .net *"_s38", 0 0, L_0x55b435d68470;  1 drivers
L_0x7f6e5b719528 .functor BUFT 1, C4<0000000000000000000000000000000000000000000011110100001010101000>, C4<0>, C4<0>, C4<0>;
v0x55b435d4e0f0_0 .net/2u *"_s4", 63 0, L_0x7f6e5b719528;  1 drivers
L_0x7f6e5b719768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b435d4e1d0_0 .net/2u *"_s40", 0 0, L_0x7f6e5b719768;  1 drivers
v0x55b435d4e2b0_0 .net *"_s6", 0 0, L_0x55b435d67ae0;  1 drivers
v0x55b435d4e370_0 .net "data", 15 0, L_0x55b435ca7b60;  alias, 1 drivers
v0x55b435d4e460_0 .net "dataClk", 0 0, v0x55b435d4c7a0_0;  1 drivers
L_0x55b435d679a0 .concat [ 25 39 0 0], v0x55b435d4a710_0, L_0x7f6e5b7194e0;
L_0x55b435d67ae0 .cmp/gt 64, L_0x7f6e5b719528, L_0x55b435d679a0;
L_0x55b435d67c20 .functor MUXZ 16, L_0x55b435ca7b60, L_0x55b435d66f50, L_0x55b435d67ae0, C4<>;
L_0x55b435d67d10 .concat [ 25 39 0 0], v0x55b435d4a710_0, L_0x7f6e5b719570;
L_0x55b435d67e40 .cmp/gt 64, L_0x7f6e5b7195b8, L_0x55b435d67d10;
L_0x55b435d67ee0 .concat [ 1 1 0 0], L_0x55b435d672c0, L_0x7f6e5b719600;
L_0x55b435d68010 .functor MUXZ 2, L_0x7f6e5b719648, L_0x55b435d67ee0, L_0x55b435d67e40, C4<>;
L_0x55b435d681a0 .part L_0x55b435d68010, 0, 1;
L_0x55b435d68380 .concat [ 25 39 0 0], v0x55b435d4a710_0, L_0x7f6e5b7196d8;
L_0x55b435d68470 .cmp/gt 64, L_0x7f6e5b719720, L_0x55b435d68380;
L_0x55b435d68610 .functor MUXZ 1, v0x55b435d4c7a0_0, L_0x7f6e5b719768, L_0x55b435d68470, C4<>;
S_0x55b435d49f60 .scope module, "counter" "Counter" 13 60, 14 2 0, S_0x55b435d498d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 25 "count"
P_0x55b435d48840 .param/l "Begin" 0 14 2, +C4<00000000000000000000000000000000>;
P_0x55b435d48880 .param/l "End" 0 14 2, +C4<00000000000000000000000000000000000000000000011110100001010101000>;
P_0x55b435d488c0 .param/l "bitsNumber" 0 14 2, +C4<00000000000000000000000000011001>;
P_0x55b435d48900 .param/l "mode" 0 14 2, +C4<00000000000000000000000000000000>;
o0x7f6e5b763878 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55b435d67440 .functor OR 1, v0x55b435d4c7a0_0, o0x7f6e5b763878, C4<0>, C4<0>;
v0x55b435d4a570_0 .net *"_s1", 0 0, L_0x55b435d67440;  1 drivers
v0x55b435d4a650_0 .net "clk", 0 0, v0x55b435d4c7a0_0;  alias, 1 drivers
v0x55b435d4a710_0 .var "count", 24 0;
v0x55b435d4a800_0 .var "init", 0 0;
v0x55b435d4a8c0_0 .net "reset", 0 0, o0x7f6e5b763878;  0 drivers
E_0x55b435d4a4f0 .event posedge, L_0x55b435d67440;
S_0x55b435d4aa50 .scope module, "initializationRegister" "InitializationRegister" 13 52, 15 4 0, S_0x55b435d498d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "pointer"
    .port_info 1 /OUTPUT 16 "OutData"
    .port_info 2 /OUTPUT 1 "RS"
    .port_info 3 /OUTPUT 1 "CS"
    .port_info 4 /INPUT 1 "CLK"
P_0x55b435cab580 .param/l "InitFrequency" 0 15 4, +C4<00000000010111110101111000010000>;
P_0x55b435cab5c0 .param/l "delayUnit" 0 15 4, +C4<00000000000000000001100001101010>;
v0x55b435d4ae00_0 .net "CLK", 0 0, L_0x55b435d66d00;  alias, 1 drivers
v0x55b435d4aee0_0 .var "CS", 0 0;
v0x55b435d4afa0 .array "Data", 0 103, 16 0;
v0x55b435d4b070_0 .net "OutData", 15 0, L_0x55b435d66f50;  alias, 1 drivers
v0x55b435d4b150_0 .net "RS", 0 0, L_0x55b435d672c0;  alias, 1 drivers
v0x55b435d4b260_0 .net *"_s0", 16 0, L_0x55b435d66d70;  1 drivers
v0x55b435d4b340_0 .net *"_s10", 7 0, L_0x55b435d67130;  1 drivers
L_0x7f6e5b719408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b435d4b420_0 .net *"_s13", 0 0, L_0x7f6e5b719408;  1 drivers
v0x55b435d4b500_0 .net *"_s2", 7 0, L_0x55b435d66e10;  1 drivers
L_0x7f6e5b7193c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b435d4b5e0_0 .net *"_s5", 0 0, L_0x7f6e5b7193c0;  1 drivers
v0x55b435d4b6c0_0 .net *"_s8", 16 0, L_0x55b435d67090;  1 drivers
v0x55b435d4b7a0_0 .var "address", 6 0;
v0x55b435d4b880_0 .net "pointer", 24 0, v0x55b435d4a710_0;  alias, 1 drivers
E_0x55b435d4ada0 .event posedge, v0x55b435d4ae00_0;
L_0x55b435d66d70 .array/port v0x55b435d4afa0, L_0x55b435d66e10;
L_0x55b435d66e10 .concat [ 7 1 0 0], v0x55b435d4b7a0_0, L_0x7f6e5b7193c0;
L_0x55b435d66f50 .part L_0x55b435d66d70, 0, 16;
L_0x55b435d67090 .array/port v0x55b435d4afa0, L_0x55b435d67130;
L_0x55b435d67130 .concat [ 7 1 0 0], v0x55b435d4b7a0_0, L_0x7f6e5b719408;
L_0x55b435d672c0 .part L_0x55b435d67090, 16, 1;
S_0x55b435d4b9f0 .scope module, "inputBuffer" "BUF" 13 38, 9 2 0, S_0x55b435d498d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I"
    .port_info 1 /OUTPUT 1 "O"
L_0x55b435d66d00 .functor BUFZ 1, L_0x55b435cac020, C4<0>, C4<0>, C4<0>;
v0x55b435d4bbb0_0 .net "I", 0 0, L_0x55b435cac020;  alias, 1 drivers
v0x55b435d4bc70_0 .net "O", 0 0, L_0x55b435d66d00;  alias, 1 drivers
S_0x55b435d4bd80 .scope module, "spi" "SPI" 13 65, 16 1 0, S_0x55b435d498d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "SPI_CLK"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "dataClk"
    .port_info 4 /OUTPUT 1 "reset"
v0x55b435d4c060_0 .net "SPI_CLK", 0 0, L_0x55b435d67750;  alias, 1 drivers
v0x55b435d4c140_0 .net "SPI_MOSI", 0 0, L_0x55b435d67860;  alias, 1 drivers
L_0x7f6e5b719450 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55b435d4c200_0 .net/2u *"_s0", 31 0, L_0x7f6e5b719450;  1 drivers
v0x55b435d4c2f0_0 .net *"_s2", 31 0, L_0x55b435d674b0;  1 drivers
L_0x7f6e5b719498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b435d4c3d0_0 .net *"_s5", 27 0, L_0x7f6e5b719498;  1 drivers
v0x55b435d4c500_0 .net *"_s6", 31 0, L_0x55b435d676b0;  1 drivers
v0x55b435d4c5e0_0 .var "count", 3 0;
v0x55b435d4c6c0_0 .net "data", 15 0, L_0x55b435d67c20;  alias, 1 drivers
v0x55b435d4c7a0_0 .var "dataClk", 0 0;
v0x55b435d4c8d0_0 .var "reset", 0 0;
v0x55b435d4c970_0 .var "reseted", 0 0;
E_0x55b435d4c000 .event negedge, v0x55b435d4c060_0;
L_0x55b435d674b0 .concat [ 4 28 0 0], v0x55b435d4c5e0_0, L_0x7f6e5b719498;
L_0x55b435d676b0 .arith/sub 32, L_0x7f6e5b719450, L_0x55b435d674b0;
L_0x55b435d67860 .part/v L_0x55b435d67c20, L_0x55b435d676b0, 1;
S_0x55b435cc7260 .scope module, "BUFG" "BUFG" 17 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I"
    .port_info 1 /OUTPUT 1 "O"
o0x7f6e5b764f88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55b435d69540 .functor BUFZ 1, o0x7f6e5b764f88, C4<0>, C4<0>, C4<0>;
v0x55b435d525e0_0 .net "I", 0 0, o0x7f6e5b764f88;  0 drivers
v0x55b435d526c0_0 .net "O", 0 0, L_0x55b435d69540;  1 drivers
S_0x55b435d24b00 .scope module, "ButtonDebouncer" "ButtonDebouncer" 18 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Input"
    .port_info 2 /OUTPUT 1 "Output"
L_0x55b435d69d40 .functor AND 1, v0x55b435d541c0_0, L_0x55b435d69ca0, C4<1>, C4<1>;
o0x7f6e5b765378 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b435d53d00_0 .net "Input", 0 0, o0x7f6e5b765378;  0 drivers
v0x55b435d53dc0_0 .net "Output", 0 0, L_0x55b435d69d40;  1 drivers
v0x55b435d53e80_0 .net "VerificationClk", 0 0, L_0x55b435d698d0;  1 drivers
v0x55b435d53f70_0 .net *"_s1", 0 0, L_0x55b435d69ca0;  1 drivers
o0x7f6e5b765048 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b435d54010_0 .net "clk", 0 0, o0x7f6e5b765048;  0 drivers
v0x55b435d54100_0 .var "prevState", 0 0;
v0x55b435d541c0_0 .var "state", 0 0;
E_0x55b435d527e0 .event posedge, v0x55b435d53640_0;
L_0x55b435d69ca0 .reduce/nor v0x55b435d54100_0;
S_0x55b435d52840 .scope module, "verificationCLk" "FrequencyGenerator" 18 15, 11 1 0, S_0x55b435d24b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK_posedge"
    .port_info 2 /OUTPUT 1 "OutputCLK_negedge"
P_0x55b435d4f470 .param/l "MasterFrequency" 0 11 3, +C4<00000101111101011110000100000000>;
P_0x55b435d4f4b0 .param/l "bitsNumber" 0 11 5, +C4<00000000000000000000000000010101>;
P_0x55b435d4f4f0 .param/l "frequency" 0 11 4, +C4<00000000000000000000000000110010>;
P_0x55b435d4f530 .param/l "limit" 0 11 11, +C4<00000000000111101000010010000000>;
L_0x55b435d69ba0 .functor NOT 1, v0x55b435d53960_0, C4<0>, C4<0>, C4<0>;
v0x55b435d53870_0 .net "InputCLK", 0 0, o0x7f6e5b765048;  alias, 0 drivers
v0x55b435d53960_0 .var "OutputCLK", 0 0;
v0x55b435d53a20_0 .net "OutputCLK_negedge", 0 0, L_0x55b435d69a10;  1 drivers
v0x55b435d53b20_0 .net "OutputCLK_posedge", 0 0, L_0x55b435d698d0;  alias, 1 drivers
v0x55b435d53bf0_0 .var "counter", 20 0;
E_0x55b435d52be0 .event posedge, v0x55b435d52ec0_0;
S_0x55b435d52c60 .scope module, "negedgeBuffer" "BUFGCE" 11 36, 12 1 0, S_0x55b435d52840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "I"
v0x55b435d52ec0_0 .net "CE", 0 0, o0x7f6e5b765048;  alias, 0 drivers
v0x55b435d52fa0_0 .net "I", 0 0, L_0x55b435d69ba0;  1 drivers
v0x55b435d53060_0 .net "O", 0 0, L_0x55b435d69a10;  alias, 1 drivers
L_0x7f6e5b719a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b435d53130_0 .net/2u *"_s0", 0 0, L_0x7f6e5b719a38;  1 drivers
L_0x55b435d69a10 .functor MUXZ 1, L_0x7f6e5b719a38, L_0x55b435d69ba0, L_0x55b435d69ba0, C4<>;
S_0x55b435d53290 .scope module, "posedgeBuffer" "BUFGCE" 11 31, 12 1 0, S_0x55b435d52840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "I"
v0x55b435d534b0_0 .net "CE", 0 0, o0x7f6e5b765048;  alias, 0 drivers
v0x55b435d535a0_0 .net "I", 0 0, v0x55b435d53960_0;  1 drivers
v0x55b435d53640_0 .net "O", 0 0, L_0x55b435d698d0;  alias, 1 drivers
L_0x7f6e5b7199f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b435d53710_0 .net/2u *"_s0", 0 0, L_0x7f6e5b7199f0;  1 drivers
L_0x55b435d698d0 .functor MUXZ 1, L_0x7f6e5b7199f0, v0x55b435d53960_0, v0x55b435d53960_0, C4<>;
S_0x55b435d0cf20 .scope module, "FrequencyDivider" "FrequencyDivider" 19 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x55b435d28980 .param/l "bitsNumber" 0 19 2, +C4<00000000000000000000000000010100>;
P_0x55b435d289c0 .param/l "divider" 0 19 2, +C4<00000000000000000000000001100100>;
o0x7f6e5b7654f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b435d54360_0 .net "InputCLK", 0 0, o0x7f6e5b7654f8;  0 drivers
v0x55b435d54440_0 .var "OutputCLK", 0 0;
v0x55b435d54500_0 .var "count", 19 0;
E_0x55b435d54300 .event posedge, v0x55b435d54360_0;
S_0x55b435ce7df0 .scope module, "StereoSignedAdder" "StereoSignedAdder" 20 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /OUTPUT 32 "O"
o0x7f6e5b7655e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b435d54620_0 .net "A", 31 0, o0x7f6e5b7655e8;  0 drivers
o0x7f6e5b765618 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b435d54700_0 .net "B", 31 0, o0x7f6e5b765618;  0 drivers
v0x55b435d547e0_0 .net/s "Chanel1A", 15 0, L_0x55b435d69db0;  1 drivers
v0x55b435d548a0_0 .net/s "Chanel1B", 15 0, L_0x55b435d69e50;  1 drivers
v0x55b435d54980_0 .net/s "Chanel2A", 15 0, L_0x55b435d69ef0;  1 drivers
v0x55b435d54ab0_0 .net/s "Chanel2B", 15 0, L_0x55b435d69fe0;  1 drivers
v0x55b435d54b90_0 .net/s "O", 31 0, L_0x55b435d6a430;  1 drivers
v0x55b435d54c70_0 .net/s *"_s10", 15 0, L_0x55b435d6a2b0;  1 drivers
v0x55b435d54d50_0 .net/s *"_s8", 15 0, L_0x55b435d6a100;  1 drivers
L_0x55b435d69db0 .part o0x7f6e5b7655e8, 0, 16;
L_0x55b435d69e50 .part o0x7f6e5b765618, 0, 16;
L_0x55b435d69ef0 .part o0x7f6e5b7655e8, 16, 16;
L_0x55b435d69fe0 .part o0x7f6e5b765618, 16, 16;
L_0x55b435d6a100 .arith/sum 16, L_0x55b435d69ef0, L_0x55b435d69fe0;
L_0x55b435d6a2b0 .arith/sum 16, L_0x55b435d69db0, L_0x55b435d69e50;
L_0x55b435d6a430 .concat [ 16 16 0 0], L_0x55b435d6a2b0, L_0x55b435d6a100;
    .scope S_0x55b435d42820;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d42a10, 4, 0;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d42a10, 4, 0;
    %pushi/vec4 1007, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d42a10, 4, 0;
    %pushi/vec4 2016, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d42a10, 4, 0;
    %pushi/vec4 40550, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d42a10, 4, 0;
    %pushi/vec4 34429, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d42a10, 4, 0;
    %pushi/vec4 15, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d42a10, 4, 0;
    %pushi/vec4 63488, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d42a10, 4, 0;
    %pushi/vec4 32768, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d42a10, 4, 0;
    %pushi/vec4 65184, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d42a10, 4, 0;
    %pushi/vec4 64800, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d42a10, 4, 0;
    %pushi/vec4 35164, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d42a10, 4, 0;
    %pushi/vec4 36890, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d42a10, 4, 0;
    %pushi/vec4 65504, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d42a10, 4, 0;
    %pushi/vec4 45029, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d42a10, 4, 0;
    %pushi/vec4 31727, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d42a10, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55b435d466a0;
T_1 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55b435d47a60_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d477a0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55b435d466a0;
T_2 ;
    %wait E_0x55b435d46a70;
    %load/vec4 v0x55b435d47a60_0;
    %pad/u 32;
    %cmpi/u 17, 0, 32;
    %jmp/0xz  T_2.0, 5;
    %load/vec4 v0x55b435d47a60_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55b435d47a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b435d477a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55b435d47a60_0;
    %pad/u 32;
    %cmpi/u 35, 0, 32;
    %jmp/0xz  T_2.2, 5;
    %load/vec4 v0x55b435d47a60_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55b435d47a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b435d477a0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55b435d47a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b435d477a0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55b435d44d10;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55b435d46480_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d451a0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55b435d44d10;
T_4 ;
    %wait E_0x55b435d45040;
    %load/vec4 v0x55b435d46480_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b435d451a0_0, 0;
    %load/vec4 v0x55b435d450a0_0;
    %assign/vec4 v0x55b435d45260_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55b435d46480_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b435d451a0_0, 0;
T_4.2 ;
T_4.1 ;
    %load/vec4 v0x55b435d46480_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55b435d46480_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55b435d44d10;
T_5 ;
    %wait E_0x55b435d44fe0;
    %load/vec4 v0x55b435d457a0_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55b435d46480_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x55b435d450a0_0, 4, 5;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55b435d44580;
T_6 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55b435d49650_0, 0, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55b435d48d70_0, 0, 10;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55b435d48180_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b435d48480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d48540_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55b435d48e10_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d47e10_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55b435d44580;
T_7 ;
    %wait E_0x55b435d44880;
    %load/vec4 v0x55b435d48270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55b435d49650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %jmp T_7.38;
T_7.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b435d48480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b435d48540_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55b435d48e10_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55b435d48d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b435d47e10_0, 0;
    %jmp T_7.38;
T_7.3 ;
    %pushi/vec4 75, 0, 32;
    %load/vec4 v0x55b435d48d70_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.39, 5;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55b435d48d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b435d48540_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.40;
T_7.39 ;
    %load/vec4 v0x55b435d48d70_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55b435d48d70_0, 0;
T_7.40 ;
    %jmp T_7.38;
T_7.4 ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55b435d48d70_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.41, 5;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55b435d48d70_0, 0;
    %jmp T_7.42;
T_7.41 ;
    %load/vec4 v0x55b435d48d70_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55b435d48d70_0, 0;
T_7.42 ;
    %jmp T_7.38;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b435d48480_0, 0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.6 ;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.7 ;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.8 ;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.9 ;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.10 ;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 149, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.11 ;
    %load/vec4 v0x55b435d47fa0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_7.43, 4;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.44;
T_7.43 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
T_7.44 ;
    %jmp T_7.38;
T_7.12 ;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 119, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.13 ;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.14 ;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.15 ;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.16 ;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.17 ;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.18 ;
    %load/vec4 v0x55b435d47fa0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_7.45, 4;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.46;
T_7.45 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
T_7.46 ;
    %jmp T_7.38;
T_7.19 ;
    %pushi/vec4 18, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 105, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.20 ;
    %pushi/vec4 19, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.21 ;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.22 ;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.23 ;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.24 ;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.25 ;
    %load/vec4 v0x55b435d47fa0_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_7.47, 4;
    %load/vec4 v0x55b435d47fa0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_7.49, 4;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.50;
T_7.49 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
T_7.50 ;
    %jmp T_7.48;
T_7.47 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
T_7.48 ;
    %jmp T_7.38;
T_7.26 ;
    %pushi/vec4 25, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 81, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.27 ;
    %pushi/vec4 26, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %load/vec4 v0x55b435d47b70_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.28 ;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %load/vec4 v0x55b435d47b70_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.29 ;
    %pushi/vec4 28, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %load/vec4 v0x55b435d47b70_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.30 ;
    %pushi/vec4 29, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.31 ;
    %pushi/vec4 30, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.38;
T_7.32 ;
    %load/vec4 v0x55b435d47fa0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_7.51, 4;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %jmp T_7.52;
T_7.51 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
T_7.52 ;
    %jmp T_7.38;
T_7.33 ;
    %load/vec4 v0x55b435d47fa0_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_7.53, 4;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b435d47e10_0, 0;
T_7.53 ;
    %jmp T_7.38;
T_7.34 ;
    %load/vec4 v0x55b435d48d70_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_7.55, 5;
    %load/vec4 v0x55b435d48d70_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55b435d48d70_0, 0;
    %jmp T_7.56;
T_7.55 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55b435d48d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b435d47e10_0, 0;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
T_7.56 ;
    %jmp T_7.38;
T_7.35 ;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x55b435d49650_0, 0;
    %jmp T_7.38;
T_7.36 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55b435d48180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b435d48540_0, 0;
    %jmp T_7.38;
T_7.38 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55b435d44580;
T_8 ;
    %wait E_0x55b435c3d1f0;
    %load/vec4 v0x55b435d47eb0_0;
    %assign/vec4 v0x55b435d47b70_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55b435d4aa50;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d4aee0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55b435d4b7a0_0, 0, 7;
    %pushi/vec4 0, 0, 17;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 16, 0, 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 18, 0, 17;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 19, 0, 17;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 20, 0, 17;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65560, 0, 17;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 18, 0, 17;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 90401, 0, 17;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 19, 0, 17;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65647, 0, 17;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 20, 0, 17;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 84319, 0, 17;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 16, 0, 17;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 67584, 0, 17;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 69691, 0, 17;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 1, 0, 17;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65820, 0, 17;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 2, 0, 17;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65792, 0, 17;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 3, 0, 17;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 69688, 0, 17;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 8, 0, 17;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 11, 0, 17;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 69888, 0, 17;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 12, 0, 17;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 15, 0, 17;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 68865, 0, 17;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 21, 0, 17;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65568, 0, 17;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 32, 0, 17;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 33, 0, 17;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 48, 0, 17;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 49, 0, 17;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 50, 0, 17;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 51, 0, 17;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 52, 0, 17;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 53, 0, 17;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 54, 0, 17;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65711, 0, 17;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 55, 0, 17;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 56, 0, 17;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 57, 0, 17;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 80, 0, 17;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 81, 0, 17;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 82, 0, 17;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 67594, 0, 17;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 83, 0, 17;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65546, 0, 17;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 84, 0, 17;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 68104, 0, 17;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 85, 0, 17;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 86, 0, 17;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 87, 0, 17;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 68096, 0, 17;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 88, 0, 17;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 67344, 0, 17;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 89, 0, 17;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 67344, 0, 17;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65554, 0, 17;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 69655, 0, 17;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 3, 0, 17;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 69656, 0, 17;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 54, 0, 17;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65711, 0, 17;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 55, 0, 17;
    %ix/load 4, 93, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 94, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 56, 0, 17;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 57, 0, 17;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 32, 0, 17;
    %ix/load 4, 99, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 33, 0, 17;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %pushi/vec4 34, 0, 17;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4afa0, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x55b435d4aa50;
T_10 ;
    %wait E_0x55b435d4ada0;
    %load/vec4 v0x55b435d4b880_0;
    %pad/u 32;
    %cmpi/u 11, 0, 32;
    %jmp/0xz  T_10.0, 5;
    %load/vec4 v0x55b435d4b880_0;
    %pad/u 7;
    %assign/vec4 v0x55b435d4b7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b435d4aee0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 250011, 0, 32;
    %load/vec4 v0x55b435d4b880_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55b435d4b880_0;
    %pad/u 32;
    %cmpi/u 250021, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55b435d4b880_0;
    %pad/u 32;
    %subi 250000, 0, 32;
    %pad/u 7;
    %assign/vec4 v0x55b435d4b7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b435d4aee0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 375021, 0, 32;
    %load/vec4 v0x55b435d4b880_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55b435d4b880_0;
    %pad/u 32;
    %cmpi/u 375023, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x55b435d4b880_0;
    %pad/u 32;
    %subi 375000, 0, 32;
    %pad/u 7;
    %assign/vec4 v0x55b435d4b7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b435d4aee0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 687523, 0, 32;
    %load/vec4 v0x55b435d4b880_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55b435d4b880_0;
    %pad/u 32;
    %cmpi/u 687587, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x55b435d4b880_0;
    %pad/u 32;
    %subi 687500, 0, 32;
    %pad/u 7;
    %assign/vec4 v0x55b435d4b7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b435d4aee0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 1000087, 0, 32;
    %load/vec4 v0x55b435d4b880_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.8, 5;
    %load/vec4 v0x55b435d4b880_0;
    %pad/u 32;
    %subi 1000000, 0, 32;
    %pad/u 7;
    %assign/vec4 v0x55b435d4b7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b435d4aee0_0, 0;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b435d4aee0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55b435d4b7a0_0, 0;
T_10.9 ;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55b435d49f60;
T_11 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55b435d4a710_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d4a800_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x55b435d49f60;
T_12 ;
    %wait E_0x55b435d4a4f0;
    %load/vec4 v0x55b435d4a8c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55b435d4a710_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d4a800_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55b435d4a800_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55b435d4a710_0, 0, 25;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b435d4a800_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55b435d4a710_0;
    %pad/u 65;
    %cmpi/e 1000104, 0, 65;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 1000104, 0, 25;
    %store/vec4 v0x55b435d4a710_0, 0, 25;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x55b435d4a710_0;
    %addi 1, 0, 25;
    %store/vec4 v0x55b435d4a710_0, 0, 25;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55b435d4bd80;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b435d4c8d0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55b435d4c5e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d4c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d4c970_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x55b435d4bd80;
T_14 ;
    %wait E_0x55b435d4c000;
    %load/vec4 v0x55b435d4c5e0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b435d4c7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b435d4c8d0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55b435d4c5e0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b435d4c7a0_0, 0;
    %load/vec4 v0x55b435d4c970_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %pad/s 1;
    %assign/vec4 v0x55b435d4c8d0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55b435d4c5e0_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b435d4c970_0, 0;
T_14.6 ;
T_14.3 ;
T_14.1 ;
    %load/vec4 v0x55b435d4c5e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55b435d4c5e0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55b435d43320;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b435d43690_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x55b435d43320;
T_16 ;
    %wait E_0x55b435d43550;
    %load/vec4 v0x55b435d43690_0;
    %cmpi/u 100000, 0, 32;
    %jmp/0xz  T_16.0, 5;
    %pushi/vec4 536842239, 0, 32;
    %store/vec4 v0x55b435d43750_0, 0, 32;
    %load/vec4 v0x55b435d43690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b435d43690_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55b435d43690_0;
    %cmpi/u 200000, 0, 32;
    %jmp/0xz  T_16.2, 5;
    %pushi/vec4 2415861759, 0, 32;
    %store/vec4 v0x55b435d43750_0, 0, 32;
    %load/vec4 v0x55b435d43690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b435d43690_0, 0, 32;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b435d43690_0, 0, 32;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55b435d42fe0;
T_17 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b435d44380_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b435d438a0_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x55b435d42fe0;
T_18 ;
    %wait E_0x55b435d432c0;
    %load/vec4 v0x55b435d44380_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d43be0_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55b435d44380_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b435d43be0_0, 0, 1;
T_18.2 ;
T_18.1 ;
    %load/vec4 v0x55b435d44380_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55b435d44380_0, 0, 5;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55b435d42fe0;
T_19 ;
    %wait E_0x55b435d43260;
    %load/vec4 v0x55b435d43ea0_0;
    %store/vec4 v0x55b435d438a0_0, 0, 32;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55b435d259d0;
T_20 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55b435d50d50_0, 0, 10;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55b435d50e30_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55b435d51090_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d50fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d50f10_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55b435d51170_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55b435d513d0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d50fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d50f10_0, 0, 1;
    %pushi/vec4 40, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d50c90, 4, 0;
    %pushi/vec4 2902, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d50c90, 4, 0;
    %pushi/vec4 2904, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d50c90, 4, 0;
    %pushi/vec4 7040, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d50c90, 4, 0;
    %pushi/vec4 7042, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d50c90, 4, 0;
    %pushi/vec4 9408, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d50c90, 4, 0;
    %pushi/vec4 9410, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d50c90, 4, 0;
    %pushi/vec4 10300, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d50c90, 4, 0;
    %pushi/vec4 10302, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d50c90, 4, 0;
    %pushi/vec4 68636, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d50c90, 4, 0;
    %pushi/vec4 3102, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d50c90, 4, 0;
    %pushi/vec4 183006, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d50c90, 4, 0;
    %pushi/vec4 183008, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d50c90, 4, 0;
    %pushi/vec4 265372, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d50c90, 4, 0;
    %vpi_call 3 102 "$readmemh", "VideoData.mem", v0x55b435d50450 {0 0 0};
    %vpi_call 3 103 "$readmemb", "InitialPosition.mem", v0x55b435d501a0 {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55b435d4fb00_0, 0, 4;
    %pushi/vec4 20, 0, 24;
    %store/vec4 v0x55b435d4f0d0_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b435d50770_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b435d50910_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b435d50830_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b435d509f0_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55b435d506d0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d50590_0, 0, 1;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0x55b435d4ef60_0, 0, 15;
    %pushi/vec4 1, 0, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4e620, 4, 0;
    %pushi/vec4 2, 0, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4e620, 4, 0;
    %pushi/vec4 3, 0, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4e620, 4, 0;
    %pushi/vec4 4, 0, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4e620, 4, 0;
    %pushi/vec4 5, 0, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4e620, 4, 0;
    %pushi/vec4 6, 0, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4e620, 4, 0;
    %pushi/vec4 7, 0, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4e620, 4, 0;
    %pushi/vec4 8, 0, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4e620, 4, 0;
    %pushi/vec4 9, 0, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4e620, 4, 0;
    %pushi/vec4 10, 0, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4e620, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4e620, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4e620, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b435d4e620, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x55b435d259d0;
T_21 ;
    %wait E_0x55b435d43550;
    %load/vec4 v0x55b435d50ad0_0;
    %parti/s 3, 0, 2;
    %pad/u 35;
    %muli 2, 0, 35;
    %ix/vec4 4;
    %load/vec4a v0x55b435d50c90, 4;
    %assign/vec4 v0x55b435d50e30_0, 0;
    %load/vec4 v0x55b435d50ad0_0;
    %parti/s 3, 0, 2;
    %pad/u 36;
    %muli 2, 0, 36;
    %subi 1, 0, 36;
    %ix/vec4 4;
    %load/vec4a v0x55b435d50c90, 4;
    %assign/vec4 v0x55b435d51090_0, 0;
    %load/vec4 v0x55b435d50ad0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x55b435d50fd0_0, 0;
    %load/vec4 v0x55b435d50ad0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x55b435d50f10_0, 0;
    %load/vec4 v0x55b435d50bb0_0;
    %parti/s 3, 0, 2;
    %pad/u 35;
    %muli 2, 0, 35;
    %ix/vec4 4;
    %load/vec4a v0x55b435d50c90, 4;
    %assign/vec4 v0x55b435d51170_0, 0;
    %load/vec4 v0x55b435d50bb0_0;
    %parti/s 3, 0, 2;
    %pad/u 36;
    %muli 2, 0, 36;
    %subi 1, 0, 36;
    %ix/vec4 4;
    %load/vec4a v0x55b435d50c90, 4;
    %assign/vec4 v0x55b435d513d0_0, 0;
    %load/vec4 v0x55b435d50bb0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x55b435d51310_0, 0;
    %load/vec4 v0x55b435d50bb0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x55b435d51250_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55b435d259d0;
T_22 ;
    %wait E_0x55b435c3d540;
    %load/vec4 v0x55b435d50d50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55b435d50d50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x55b435d50d50_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55b435d50d50_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55b435d259d0;
T_23 ;
    %wait E_0x55b435c3cf00;
    %load/vec4 v0x55b435d504f0_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x55b435d50450, 4;
    %assign/vec4 v0x55b435d4fb00_0, 0;
    %load/vec4 v0x55b435d50590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x55b435d50770_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b435d4e620, 4;
    %pad/u 4;
    %assign/vec4 v0x55b435d50770_0, 0;
    %load/vec4 v0x55b435d50830_0;
    %pad/u 32;
    %cmpi/u 219, 0, 32;
    %jmp/0xz  T_23.2, 5;
    %load/vec4 v0x55b435d50830_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55b435d50830_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b435d50830_0, 0;
    %load/vec4 v0x55b435d50910_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b435d4e620, 4;
    %pad/u 4;
    %assign/vec4 v0x55b435d50910_0, 0;
    %load/vec4 v0x55b435d509f0_0;
    %pad/u 32;
    %cmpi/u 175, 0, 32;
    %jmp/0xz  T_23.4, 5;
    %load/vec4 v0x55b435d509f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55b435d509f0_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b435d509f0_0, 0;
T_23.5 ;
T_23.3 ;
    %load/vec4 v0x55b435d50770_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_23.6, 4;
    %load/vec4 v0x55b435d50910_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_23.8, 4;
    %load/vec4 v0x55b435d506d0_0;
    %pad/u 32;
    %cmpi/u 319, 0, 32;
    %jmp/0xz  T_23.10, 5;
    %load/vec4 v0x55b435d506d0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55b435d506d0_0, 0;
    %jmp T_23.11;
T_23.10 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55b435d506d0_0, 0;
T_23.11 ;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v0x55b435d50830_0;
    %pad/u 32;
    %cmpi/u 219, 0, 32;
    %jmp/0xz  T_23.12, 5;
    %load/vec4 v0x55b435d506d0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55b435d506d0_0, 0;
    %jmp T_23.13;
T_23.12 ;
    %load/vec4 v0x55b435d506d0_0;
    %subi 19, 0, 9;
    %assign/vec4 v0x55b435d506d0_0, 0;
T_23.13 ;
T_23.9 ;
T_23.6 ;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b435d50590_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55b435d259d0;
T_24 ;
    %wait E_0x55b435d43550;
    %load/vec4 v0x55b435d50100_0;
    %parti/s 5, 0, 2;
    %load/vec4 v0x55b435d50100_0;
    %parti/s 9, 5, 4;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b435d501a0, 0, 4;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55b435cc7690;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d52460_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x55b435cc7690;
T_26 ;
    %load/vec4 v0x55b435d52460_0;
    %inv;
    %store/vec4 v0x55b435d52520_0, 0, 1;
    %pushi/vec4 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55b435d52520_0;
    %store/vec4 v0x55b435d52460_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55b435cc7690;
T_27 ;
    %fork t_1, S_0x55b435d25140;
    %jmp t_0;
    .scope S_0x55b435d25140;
t_1 ;
    %vpi_call 2 27 "$dumpfile", "SoC.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x55b435d259d0 {0 0 0};
    %delay 3408248832, 558;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .scope S_0x55b435cc7690;
t_0 %join;
    %end;
    .thread T_27;
    .scope S_0x55b435d52840;
T_28 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x55b435d53bf0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d53960_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x55b435d52840;
T_29 ;
    %wait E_0x55b435d52be0;
    %load/vec4 v0x55b435d53bf0_0;
    %pad/u 32;
    %cmpi/u 1000000, 0, 32;
    %jmp/0xz  T_29.0, 5;
    %load/vec4 v0x55b435d53bf0_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x55b435d53bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b435d53960_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55b435d53bf0_0;
    %pad/u 32;
    %cmpi/u 2000000, 0, 32;
    %jmp/0xz  T_29.2, 5;
    %load/vec4 v0x55b435d53bf0_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x55b435d53bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b435d53960_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x55b435d53bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b435d53960_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55b435d24b00;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d54100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d541c0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x55b435d24b00;
T_31 ;
    %wait E_0x55b435d527e0;
    %load/vec4 v0x55b435d541c0_0;
    %store/vec4 v0x55b435d54100_0, 0, 1;
    %load/vec4 v0x55b435d53d00_0;
    %store/vec4 v0x55b435d541c0_0, 0, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55b435d0cf20;
T_32 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x55b435d54500_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d54440_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x55b435d0cf20;
T_33 ;
    %wait E_0x55b435d54300;
    %load/vec4 v0x55b435d54500_0;
    %pad/u 32;
    %cmpi/e 99, 0, 32;
    %jmp/0xz  T_33.0, 4;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x55b435d54500_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b435d54440_0, 0, 1;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x55b435d54500_0;
    %pad/u 32;
    %cmpi/e 50, 0, 32;
    %jmp/0xz  T_33.2, 4;
    %load/vec4 v0x55b435d54500_0;
    %addi 1, 0, 20;
    %store/vec4 v0x55b435d54500_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b435d54440_0, 0, 1;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x55b435d54500_0;
    %addi 1, 0, 20;
    %store/vec4 v0x55b435d54500_0, 0, 20;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "Hardware/Peripheral_AudVid/AudVid_TB.v";
    "Hardware/Peripheral_AudVid/AudVid.v";
    "Hardware/utilities/simulationResources/AudVid_ClockManager.v";
    "Hardware/Peripheral_AudVid/ColorDecoder.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_I2S/I2S.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_I2S/SquareGenerator.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_SD_SPI/SD_SPI.v";
    "Hardware/utilities/simulationResources/BUF.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_SD_SPI/FullSPI.v";
    "Hardware/utilities/FrequencyGenerator.v";
    "Hardware/utilities/simulationResources/BUFGCE.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/TFT_SPI.v";
    "Hardware/utilities/Counter.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/InitializationRegister.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/SPI.v";
    "Hardware/utilities/simulationResources/BUFG.v";
    "Hardware/utilities/ButtonDebouncer.v";
    "Hardware/utilities/FrequencyDivider.v";
    "Hardware/utilities/StereoSignedAdder.v";
