Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_top_behav xil_defaultlib.sim_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <example_top> not found while processing module instance <u_ip_top> [C:/Users/Amr/Downloads/mig_example-master/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/example_design/sim/sim_tb_top.v:427]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
