INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN1/Vivado_projects/project_1/project_1.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN1/Vivado_projects/project_1/project_1.srcs/sim_1/new/memory_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_tb
