// Seed: 2109587003
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  ;
  assign id_3 = id_3;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wand  id_0,
    input uwire id_1,
    input uwire id_2
);
  wire id_4;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  assign module_1 = -1 && id_5 < id_1;
endmodule
module module_2 #(
    parameter id_10 = 32'd66,
    parameter id_11 = 32'd67,
    parameter id_2  = 32'd63,
    parameter id_6  = 32'd4
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire _id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_4
  );
  wire id_7;
  tri1 id_8, id_9;
  logic [-1  ==  -1 : 1] _id_10 = {id_1, id_6, id_10}, _id_11;
  assign id_8 = 1;
  logic id_12 = 1'b0 == {-1, -1'h0};
  wire  id_13;
  ;
  struct packed {
    logic [id_2 : id_11  !=?  ~  id_10] id_14;
    logic [-1  !=  id_6 : 1] id_15;
  } id_16;
  wire [-1 : id_2] id_17;
endmodule
