// Seed: 1573112909
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input supply0 id_2
    , id_11,
    input tri0 id_3,
    output tri0 id_4,
    input wire id_5,
    output supply1 id_6,
    output supply1 id_7,
    output wor id_8,
    input wor id_9
);
  assign id_6 = 1;
endmodule
module module_1 (
    input wire id_0
);
  assign id_2 = id_0;
  tri1 id_3;
  assign id_2 = id_3 != 1;
  tri1 id_4;
  module_0(
      id_4, id_0, id_4, id_4, id_4, id_4, id_2, id_2, id_4, id_0
  );
  assign id_3 = ~1;
  wire id_5;
  assign id_2 = id_0;
  wire id_6;
  assign id_2 = id_4;
endmodule
