#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 15 16:34:14 2023
# Process ID: 19212
# Current directory: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22988 D:\Study in SUSTech\Second semester of junior year\Digital system design\lab\lab4\motor\motor.xpr
# Log file: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/vivado.log
# Journal file: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor'
INFO: [Project 1-313] Project file moved from 'D:/Code/VHDL/motor' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.gen/sources_1', nor could it be found using path 'D:/Code/VHDL/motor/motor.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/installation/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
file mkdir D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.srcs/constrs_1
file mkdir D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.srcs/constrs_1
file mkdir D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.srcs/constrs_1/new
file mkdir D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.srcs/constrs_1/new
file mkdir D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.srcs/constrs_1/new
file mkdir D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.srcs/constrs_1/new
file mkdir D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.srcs/constrs_1
file mkdir {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.srcs/constrs_1/new}
close [ open {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.srcs/constrs_1/new/motor.xdc} w ]
add_files -fileset constrs_1 {{D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.srcs/constrs_1/new/motor.xdc}}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'motor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj motor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.srcs/sources_1/new/freq_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'freq_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.srcs/sources_1/new/motor_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'motor_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.srcs/sources_1/new/state_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.srcs/sim_1/new/motor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'motor_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.sim/sim_1/behav/xsim'
"xelab -wto 198221ef7929479d8618e4229d531834 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot motor_tb_behav xil_defaultlib.motor_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 198221ef7929479d8618e4229d531834 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot motor_tb_behav xil_defaultlib.motor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.freq_divider [freq_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.state_ctrl [state_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.motor_top [motor_top_default]
Compiling architecture behavioral of entity xil_defaultlib.motor_tb
Built simulation snapshot motor_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Study -notrace
couldn't read file "D:/Study": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon May 15 16:48:38 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "motor_tb_behav -key {Behavioral:sim_1:Functional:motor_tb} -tclbatch {motor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source motor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'motor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.027 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon May 15 16:49:03 2023] Launched synth_1...
Run output will be captured here: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon May 15 16:49:49 2023] Launched impl_1...
Run output will be captured here: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May 15 16:51:02 2023] Launched impl_1...
Run output will be captured here: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.027 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6ED6DA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2413.426 ; gain = 1396.469
set_property PROGRAM.FILE {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.runs/impl_1/motor_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab4/motor/motor.runs/impl_1/motor_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6ED6DA
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 15 17:07:42 2023...
