{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540588270170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540588270170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 17:11:10 2018 " "Processing started: Fri Oct 26 17:11:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540588270170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540588270170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EXTENSOR_DE_8_PARA_16BITS -c EXTENSOR_DE_8_PARA_16BITS " "Command: quartus_map --read_settings_files=on --write_settings_files=off EXTENSOR_DE_8_PARA_16BITS -c EXTENSOR_DE_8_PARA_16BITS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540588270171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540588270408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540588270409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXTENSOR_DE_8_PARA_16BITS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file EXTENSOR_DE_8_PARA_16BITS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXTENSOR_DE_8_PARA_16BITS-implements " "Found design unit 1: EXTENSOR_DE_8_PARA_16BITS-implements" {  } { { "EXTENSOR_DE_8_PARA_16BITS.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/EXTENSOR_DE_8_PARA_16BITS/EXTENSOR_DE_8_PARA_16BITS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540588281428 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXTENSOR_DE_8_PARA_16BITS " "Found entity 1: EXTENSOR_DE_8_PARA_16BITS" {  } { { "EXTENSOR_DE_8_PARA_16BITS.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/EXTENSOR_DE_8_PARA_16BITS/EXTENSOR_DE_8_PARA_16BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540588281428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540588281428 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EXTENSOR_DE_8_PARA_16BITS " "Elaborating entity \"EXTENSOR_DE_8_PARA_16BITS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540588281475 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s\[8\] GND " "Pin \"s\[8\]\" is stuck at GND" {  } { { "EXTENSOR_DE_8_PARA_16BITS.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/EXTENSOR_DE_8_PARA_16BITS/EXTENSOR_DE_8_PARA_16BITS.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540588281841 "|EXTENSOR_DE_8_PARA_16BITS|s[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[9\] GND " "Pin \"s\[9\]\" is stuck at GND" {  } { { "EXTENSOR_DE_8_PARA_16BITS.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/EXTENSOR_DE_8_PARA_16BITS/EXTENSOR_DE_8_PARA_16BITS.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540588281841 "|EXTENSOR_DE_8_PARA_16BITS|s[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[10\] GND " "Pin \"s\[10\]\" is stuck at GND" {  } { { "EXTENSOR_DE_8_PARA_16BITS.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/EXTENSOR_DE_8_PARA_16BITS/EXTENSOR_DE_8_PARA_16BITS.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540588281841 "|EXTENSOR_DE_8_PARA_16BITS|s[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[11\] GND " "Pin \"s\[11\]\" is stuck at GND" {  } { { "EXTENSOR_DE_8_PARA_16BITS.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/EXTENSOR_DE_8_PARA_16BITS/EXTENSOR_DE_8_PARA_16BITS.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540588281841 "|EXTENSOR_DE_8_PARA_16BITS|s[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[12\] GND " "Pin \"s\[12\]\" is stuck at GND" {  } { { "EXTENSOR_DE_8_PARA_16BITS.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/EXTENSOR_DE_8_PARA_16BITS/EXTENSOR_DE_8_PARA_16BITS.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540588281841 "|EXTENSOR_DE_8_PARA_16BITS|s[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[13\] GND " "Pin \"s\[13\]\" is stuck at GND" {  } { { "EXTENSOR_DE_8_PARA_16BITS.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/EXTENSOR_DE_8_PARA_16BITS/EXTENSOR_DE_8_PARA_16BITS.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540588281841 "|EXTENSOR_DE_8_PARA_16BITS|s[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[14\] GND " "Pin \"s\[14\]\" is stuck at GND" {  } { { "EXTENSOR_DE_8_PARA_16BITS.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/EXTENSOR_DE_8_PARA_16BITS/EXTENSOR_DE_8_PARA_16BITS.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540588281841 "|EXTENSOR_DE_8_PARA_16BITS|s[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[15\] GND " "Pin \"s\[15\]\" is stuck at GND" {  } { { "EXTENSOR_DE_8_PARA_16BITS.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/EXTENSOR_DE_8_PARA_16BITS/EXTENSOR_DE_8_PARA_16BITS.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540588281841 "|EXTENSOR_DE_8_PARA_16BITS|s[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540588281841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540588281935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540588281935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540588281963 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540588281963 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540588281963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1038 " "Peak virtual memory: 1038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540588281968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 17:11:21 2018 " "Processing ended: Fri Oct 26 17:11:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540588281968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540588281968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540588281968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540588281968 ""}
