# Voting-Machine-Verilog
A voting machine for 3 candidates using state machine in Verilog


#State Diagram
