#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Jul  6 15:34:21 2021
# Process ID: 4888
# Current directory: C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_axi_buf_recv_final_0_0_synth_1
# Command line: vivado.exe -log udp_block_axi_buf_recv_final_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source udp_block_axi_buf_recv_final_0_0.tcl
# Log file: C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_axi_buf_recv_final_0_0_synth_1/udp_block_axi_buf_recv_final_0_0.vds
# Journal file: C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_axi_buf_recv_final_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source udp_block_axi_buf_recv_final_0_0.tcl -notrace
Command: synth_design -top udp_block_axi_buf_recv_final_0_0 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-86] Your Synthesis license expires in 28 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.11' and will expire in -218 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 948 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 365.367 ; gain = 74.223
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'udp_block_axi_buf_recv_final_0_0' [c:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/ip/udp_block_axi_buf_recv_final_0_0/synth/udp_block_axi_buf_recv_final_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_buf_recv_final' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:5]
	Parameter INIT_1 bound to: 0 - type: integer 
	Parameter DA_1 bound to: 1 - type: integer 
	Parameter SA_1 bound to: 2 - type: integer 
	Parameter L_T_1 bound to: 3 - type: integer 
	Parameter DATA_1 bound to: 4 - type: integer 
	Parameter WAIT_1 bound to: 5 - type: integer 
	Parameter INIT_SEND bound to: 6 - type: integer 
	Parameter ARP bound to: 7 - type: integer 
	Parameter IP bound to: 8 - type: integer 
	Parameter NONE bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:88]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:314]
WARNING: [Synth 8-6014] Unused sequential element dest_mac_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:95]
WARNING: [Synth 8-6014] Unused sequential element axi_count_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:106]
WARNING: [Synth 8-6014] Unused sequential element source_mac_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:149]
WARNING: [Synth 8-6014] Unused sequential element length_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:184]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[4] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[5] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[6] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[7] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[8] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[9] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[10] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[11] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[12] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[13] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[14] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[15] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[16] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[17] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[18] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[19] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[20] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[21] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[22] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[23] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[24] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[25] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[26] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[27] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[28] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[29] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[30] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[31] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[32] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[33] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[34] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[35] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[36] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[37] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[38] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[39] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[40] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[41] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[42] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[43] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[44] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[45] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[46] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[47] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[48] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[49] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
WARNING: [Synth 8-6014] Unused sequential element packet_reg[50] was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:210]
INFO: [Synth 8-256] done synthesizing module 'axi_buf_recv_final' (1#1) [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:5]
INFO: [Synth 8-256] done synthesizing module 'udp_block_axi_buf_recv_final_0_0' (2#1) [c:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/ip/udp_block_axi_buf_recv_final_0_0/synth/udp_block_axi_buf_recv_final_0_0.v:57]
WARNING: [Synth 8-3331] design axi_buf_recv_final has unconnected port rx_axis_fifo_tuser
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 410.453 ; gain = 119.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 410.453 ; gain = 119.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 410.453 ; gain = 119.309
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'packet_state_reg' in module 'axi_buf_recv_final'
WARNING: [Synth 8-6014] Unused sequential element packet_state_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:74]
INFO: [Synth 8-5545] ROM "packet_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "packet_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "packet_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "packet_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "packet_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element packet_state_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:74]
WARNING: [Synth 8-6014] Unused sequential element packet_state_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:74]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  INIT_1 |                              000 |                             0000
                    DA_1 |                              001 |                             0001
                    SA_1 |                              010 |                             0010
                   L_T_1 |                              011 |                             0011
                  DATA_1 |                              100 |                             0100
                  WAIT_1 |                              101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'packet_state_reg' using encoding 'sequential' in module 'axi_buf_recv_final'
WARNING: [Synth 8-6014] Unused sequential element packet_state_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 591.883 ; gain = 300.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |axi_buf_recv_final__GB0 |           1|     49326|
|2     |axi_buf_recv_final__GB1 |           1|     10106|
|3     |axi_buf_recv_final__GB2 |           1|     10668|
+------+------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 26    
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 90    
	   4 Input     32 Bit        Muxes := 22    
	   6 Input     32 Bit        Muxes := 23    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 21    
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_buf_recv_final 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 26    
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 90    
	   4 Input     32 Bit        Muxes := 22    
	   6 Input     32 Bit        Muxes := 23    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 21    
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "packet_send_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design udp_block_axi_buf_recv_final_0_0 has unconnected port rx_axis_fifo_tuser
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'insti_0/send_state_reg[3]__0/Q' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:77]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'insti_0/send_state_reg[0]__0/Q' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:77]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:77]
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[0]' (FDE) to 'insti_0/curr_data_send_reg[1]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[1]' (FDE) to 'insti_0/curr_data_send_reg[2]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[2]' (FDE) to 'insti_0/curr_data_send_reg[3]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[3]' (FDE) to 'insti_0/curr_data_send_reg[4]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[4]' (FDE) to 'insti_0/curr_data_send_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[5]' (FDE) to 'insti_0/curr_data_send_reg[6]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[6]' (FDE) to 'insti_0/curr_data_send_reg[7]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[7]' (FDE) to 'insti_0/curr_data_send_reg[8]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[8]' (FDE) to 'insti_0/curr_data_send_reg[9]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[9]' (FDE) to 'insti_0/curr_data_send_reg[10]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[10]' (FDE) to 'insti_0/curr_data_send_reg[11]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[11]' (FDE) to 'insti_0/curr_data_send_reg[12]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[12]' (FDE) to 'insti_0/curr_data_send_reg[13]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[13]' (FDE) to 'insti_0/curr_data_send_reg[14]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[14]' (FDE) to 'insti_0/curr_data_send_reg[15]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[15]' (FDE) to 'insti_0/curr_data_send_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[16]' (FDE) to 'insti_0/curr_data_send_reg[17]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[17]' (FDE) to 'insti_0/curr_data_send_reg[18]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[18]' (FDE) to 'insti_0/curr_data_send_reg[19]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[19]' (FDE) to 'insti_0/curr_data_send_reg[20]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[20]' (FDE) to 'insti_0/curr_data_send_reg[21]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[21]' (FDE) to 'insti_0/curr_data_send_reg[22]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[22]' (FDE) to 'insti_0/curr_data_send_reg[23]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[23]' (FDE) to 'insti_0/curr_data_send_reg[24]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[24]' (FDE) to 'insti_0/curr_data_send_reg[25]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[25]' (FDE) to 'insti_0/curr_data_send_reg[26]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[26]' (FDE) to 'insti_0/curr_data_send_reg[27]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[27]' (FDE) to 'insti_0/curr_data_send_reg[28]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[28]' (FDE) to 'insti_0/curr_data_send_reg[29]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[29]' (FDE) to 'insti_0/curr_data_send_reg[30]'
INFO: [Synth 8-3886] merging instance 'insti_0/curr_data_send_reg[30]' (FDE) to 'insti_0/curr_data_send_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\curr_data_send_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_reg[31] )
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'insti_0/send_state_reg[2]__0/Q' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'VCC' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:77]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'insti_0/send_state_reg[1]__0/Q' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'VCC' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:77]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'insti_0/data_sent_reg__0/Q' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:75]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'VCC' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:75]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv_final.v:75]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 606.730 ; gain = 315.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |axi_buf_recv_final__GB0 |           1|       627|
|2     |axi_buf_recv_final__GB1 |           1|        73|
|3     |axi_buf_recv_final__GB2 |           1|        31|
+------+------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 606.730 ; gain = 315.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |axi_buf_recv_final__GB0 |           1|       627|
|2     |axi_buf_recv_final__GB1 |           1|        73|
|3     |axi_buf_recv_final__GB2 |           1|        31|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 606.730 ; gain = 315.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 606.730 ; gain = 315.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 606.730 ; gain = 315.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 606.730 ; gain = 315.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 606.730 ; gain = 315.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 606.730 ; gain = 315.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 606.730 ; gain = 315.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT1   |    92|
|3     |LUT2   |    36|
|4     |LUT3   |     7|
|5     |LUT4   |    22|
|6     |LUT5   |    43|
|7     |LUT6   |   102|
|8     |FDRE   |   130|
|9     |FDSE   |     5|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |   461|
|2     |  inst   |axi_buf_recv_final |   461|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 606.730 ; gain = 315.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 15 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 606.730 ; gain = 315.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 606.730 ; gain = 315.586
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

187 Infos, 57 Warnings, 15 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 660.770 ; gain = 375.168
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_axi_buf_recv_final_0_0_synth_1/udp_block_axi_buf_recv_final_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1175.074 ; gain = 514.305
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_axi_buf_recv_final_0_0_synth_1/udp_block_axi_buf_recv_final_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1175.262 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul  6 15:35:04 2021...
