--------------------------------------------------------------------------------
Release 13.2 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/import/software/Xilinx/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 2 -n 3 -fastpaths -xml lt16soc_top.twx lt16soc_top.ncd -o lt16soc_top.twr
lt16soc_top.pcf

Design file:              lt16soc_top.ncd
Physical constraint file: lt16soc_top.pcf
Device,package,speed:     xc5vlx50t,ff1136,-2 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |    6.796(R)|    2.060(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |    7.916(R)|clk_BUFGP         |   0.000|
led<1>      |    7.834(R)|clk_BUFGP         |   0.000|
led<2>      |    8.173(R)|clk_BUFGP         |   0.000|
led<3>      |    7.688(R)|clk_BUFGP         |   0.000|
led<4>      |    7.804(R)|clk_BUFGP         |   0.000|
led<5>      |    7.650(R)|clk_BUFGP         |   0.000|
led<6>      |    7.820(R)|clk_BUFGP         |   0.000|
led<7>      |    7.670(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.800|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov  3 18:28:02 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 454 MB



