---
layout: default
title: EDAãƒ„ãƒ¼ãƒ«ãƒ™ãƒ³ãƒ€ãƒ¼ï½œè¨­è¨ˆè‡ªå‹•åŒ–ã¨åŠå°ä½“é–‹ç™ºã®é ­è„³  
---

---

# ğŸ§  EDAãƒ„ãƒ¼ãƒ«ãƒ™ãƒ³ãƒ€ãƒ¼ï½œè¨­è¨ˆè‡ªå‹•åŒ–ã¨åŠå°ä½“é–‹ç™ºã®é ­è„³  
**ğŸ§  EDA Tool Vendors | The Brains Behind Semiconductor Design Automation**

**æœ¬ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªã§ã¯ã€EDAï¼ˆElectronic Design Automationï¼‰åˆ†é‡ã®ä¸»è¦ä¼æ¥­ãƒ»æŠ€è¡“é ˜åŸŸã‚’æ•´ç†ã—ã¾ã™ã€‚**  
**This directory introduces key players and domains in EDA (Electronic Design Automation).**

EDAã¯ã€**åŠå°ä½“è¨­è¨ˆã®ä¸­æ ¸çš„ãªè‡ªå‹•åŒ–ãƒ„ãƒ¼ãƒ«ç¾¤**ã§ã‚ã‚Šã€**è«–ç†è¨­è¨ˆ â†’ æ¤œè¨¼ â†’ é…ç·š â†’ ãƒã‚¹ã‚¯ãƒ‡ãƒ¼ã‚¿ç”Ÿæˆ**ã«è‡³ã‚‹ã¾ã§ã€å…¨å·¥ç¨‹ã§æ´»ç”¨ã•ã‚Œã¾ã™ã€‚  
EDA is central to **automating the semiconductor design flow**, from logic synthesis to verification, layout, and mask data generation.

---

## ğŸ“š ä¸»ãªEDAé ˜åŸŸã¨ä¼æ¥­åˆ†é¡  
**ğŸ“š EDA Domains and Leading Companies**

| é ˜åŸŸ | ä»£è¡¨ä¼æ¥­ | æ¦‚è¦ |
|------|----------|------|
| **è«–ç†åˆæˆãƒ»æ¤œè¨¼** | **Synopsys ğŸ‡ºğŸ‡¸**, Cadence ğŸ‡ºğŸ‡¸ | RTLè¨­è¨ˆã€ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã€å½¢å¼æ¤œè¨¼ |
| **ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆãƒ»P&R** | **Cadence ğŸ‡ºğŸ‡¸**, Siemens EDA ğŸ‡©ğŸ‡ª/ğŸ‡ºğŸ‡¸ | Placement & Routingã€é›»æºæ¤œè¨¼ |
| **è£½é€ æ¤œè¨¼ãƒ»DFM** | **Siemens EDA ğŸ‡©ğŸ‡ª**, Synopsys ğŸ‡ºğŸ‡¸ | DRC/LVS/OPCãªã©ç‰©ç†æ¤œè¨¼ãƒ»ãƒã‚¹ã‚¯æ”¯æ´ |
| **é›»æº/EMè§£æ** | **Ansys ğŸ‡ºğŸ‡¸**, Cadence ğŸ‡ºğŸ‡¸ | ç†±ãƒ»ãƒã‚¤ã‚ºãƒ»IR Dropè§£æï¼ˆRedHawkãªã©ï¼‰ |
| **ã‚ªãƒ¼ãƒ—ãƒ³EDA** | OpenROAD, OpenLane | Sky130ç­‰ã‚’æ´»ç”¨ã—ãŸæ•™è‚²ãƒ»PoCç”¨ |

---

## ğŸ§© æŠ€è¡“ã¨è¨­è¨ˆãƒ•ãƒ­ãƒ¼ã¨ã®é–¢ä¿‚  
**ğŸ§© EDA in the Design-to-Manufacturing Flow**

EDAã¯ä»¥ä¸‹ã®ã‚ˆã†ãª**è¨­è¨ˆãƒ•ã‚§ãƒ¼ã‚ºã«å¯†æ¥ã«é–¢ã‚ã‚Šã¾ã™ï¼š**  
EDA tools are deeply integrated in the following phases:

1. **RTLè¨˜è¿° â†’ è«–ç†åˆæˆ â†’ ã‚²ãƒ¼ãƒˆãƒ¬ãƒ™ãƒ«è¨­è¨ˆ**  
2. **æ©Ÿèƒ½ãƒ»ã‚¿ã‚¤ãƒŸãƒ³ã‚°æ¤œè¨¼ï¼ˆã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ / Formalï¼‰**  
3. **P&Rï¼ˆé…ç½®é…ç·šï¼‰ â†’ DRC / LVSæ¤œè¨¼**  
4. **ãƒã‚¹ã‚¯ãƒ‡ãƒ¼ã‚¿å‡ºåŠ›ï¼ˆOPC, ILTæ”¯æ´ï¼‰**  
5. **ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒãƒ»BISTè¨­è¨ˆã€DFTæ”¯æ´**  
6. **ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ»ã‚·ã‚¹ãƒ†ãƒ è¨­è¨ˆï¼ˆ3DIC, Co-Designï¼‰**

---

## ğŸ” æ•™ææ´»ç”¨ã®ãƒ’ãƒ³ãƒˆ  
**ğŸ” Learning & Application Ideas**

- **Synopsysã¨TSMCã®å…ˆç«¯ãƒãƒ¼ãƒ‰é€£æºæ§‹é€ **ã‚’èª¿æŸ»ã—ã¦ã¿ã‚ˆã†  
- **ã‚ªãƒ¼ãƒ—ãƒ³EDAãƒ„ãƒ¼ãƒ«ã‚’ç”¨ã„ãŸè¨­è¨ˆæ¼”ç¿’**ï¼ˆSky130ãªã©ï¼‰ã‚’è©¦ã—ã¦ã¿ã‚ˆã†  
- **Calibreã‚„RedHawk** ãªã©ã®ç‰©ç†æ¤œè¨¼ãƒ„ãƒ¼ãƒ«ãŒæ­©ç•™ã¾ã‚Šã«ä¸ãˆã‚‹å½±éŸ¿ã‚’æ¢ã‚ã†  

---

## ğŸ“ é–¢é€£ã‚«ãƒ†ã‚´ãƒª  
**ğŸ“ Related Categories**

- [ğŸ“˜ photomasks/](../photomasks/)ï¼šãƒã‚¹ã‚¯è¨­è¨ˆã¨OPCé€£æº  
- [ğŸ”¬ metrology-tools/](../metrology-tools/)ï¼šæ¤œæŸ»çµæœã¨è¨­è¨ˆãƒ•ãƒ­ãƒ¼ã®æ¥ç¶š  
- [ğŸ¤– ai-semiconductor/](../ai-semiconductor/)ï¼šEDA Ã— AI ã®èåˆå‹•å‘

---

**EDAã¯åŠå°ä½“é–‹ç™ºã®çŸ¥èƒ½ä¸­æ¢ã§ã™ã€‚ç”£æ¥­æ§‹é€ ã¨è¨­è¨ˆæˆ¦ç•¥ã‚’ã¤ãªãè¦ç´ ã¨ã—ã¦ã€æ·±ãæ¢ç©¶ã—ã¦ãã ã•ã„ã€‚**  
**EDA is the intelligence hub of semiconductor development â€” explore how it connects architecture, tools, and industry.**

---

## ğŸ‘¤ **è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / Author & License**

| **é …ç›® / Item** | **å†…å®¹ / Details** |
|-----------------|--------------------|
| **è‘—è€… / Author** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **GitHub** | [Samizo-AITL](https://github.com/Samizo-AITL) |
| **Email** | [shin3t72@gmail.com](mailto:shin3t72@gmail.com) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | MIT Licenseï¼ˆå†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”±ï¼‰<br>Redistribution and modification allowed |

---

## ğŸ”™ æˆ»ã‚‹ / Back
- **JP:** [Edusemi-Plus ãƒˆãƒƒãƒ—ã¸æˆ»ã‚‹](https://samizo-aitl.github.io/Edusemi-Plus/index.html)  
- **EN:** [Return to Edusemi-Plus Top](https://samizo-aitl.github.io/Edusemi-Plus/index.html)
