- ğŸ‘‹ Hi, Iâ€™m @VELIDIPRADEEPKUMAR
- ğŸ‘€ Iâ€™m interested in VLSI MIXED ANALOG DESIGN AND VERILOG
- ğŸŒ± Iâ€™m currently learning TO DESIGNING SOC AND PROCESSERS 
- ğŸ’ï¸ Iâ€™m looking to collaborate on VERILOG DESIGN ON SOC AND PROCESSERS 
- ğŸ“« How to reach me ...

<!---
VELIDIPRADEEPKUMAR/VELIDIPRADEEPKUMAR is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
