# generated on Fri Oct 10 02:43:37 2025
# Top Cell: SYS_TOP

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.078  |  0.083  |  0.078  | 20.198  | 55.008  |  0.134  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  1023   |  1009   |   313   |    7    |    2    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 77.634%
Routing Overflow: 0.00% H and 0.51% V
------------------------------------------------------------
