Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Nov 30 03:22:32 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/r2_FFT/r2_FFT_ED97_12_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 DUT/Delay1No49_instance/Y_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Add129_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.942ns (26.232%)  route 2.649ns (73.768%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 6.225 - 4.000 ) 
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.711ns, distribution 1.063ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.646ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=17467, routed)       1.774     2.732    DUT/Delay1No49_instance/clk_IBUF_BUFG
    SLICE_X138Y404       FDCE                                         r  DUT/Delay1No49_instance/Y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y404       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.811 r  DUT/Delay1No49_instance/Y_reg[24]/Q
                         net (fo=8, routed)           0.573     3.384    DUT/Delay1No48_instance/Y_reg[33]_0[24]
    SLICE_X142Y383       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.484 r  DUT/Delay1No48_instance/geqOp_carry__0_i_12__3/O
                         net (fo=1, routed)           0.014     3.498    DUT/Add129_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X142Y383       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.654 r  DUT/Add129_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.680    DUT/Add129_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X142Y384       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.732 r  DUT/Add129_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.452     4.184    DUT/Delay1No49_instance/CO[0]
    SLICE_X145Y387       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     4.250 f  DUT/Delay1No49_instance/shiftedFracY_d1[12]_i_4__3/O
                         net (fo=3, routed)           0.362     4.612    DUT/Delay1No48_instance/Y_reg[23]_0[0]
    SLICE_X148Y389       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     4.762 f  DUT/Delay1No48_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.093     4.855    DUT/Delay1No48_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X148Y389       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     4.954 r  DUT/Delay1No48_instance/shiftedFracY_d1[45]_i_4__3/O
                         net (fo=31, routed)          0.479     5.433    DUT/Delay1No49_instance/Y_reg[23]_0
    SLICE_X143Y384       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     5.530 r  DUT/Delay1No49_instance/shiftedFracY_d1[27]_i_2__3/O
                         net (fo=5, routed)           0.316     5.846    DUT/Delay1No49_instance/Add129_impl_instance/level2[20]
    SLICE_X145Y384       LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     5.989 r  DUT/Delay1No49_instance/shiftedFracY_d1[43]_i_1__3/O
                         net (fo=1, routed)           0.334     6.323    DUT/Add129_impl_instance/FPAddSubOp_instance/Y_reg[26]_2
    SLICE_X145Y384       FDRE                                         r  DUT/Add129_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=17467, routed)       1.558     6.225    DUT/Add129_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X145Y384       FDRE                                         r  DUT/Add129_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/C
                         clock pessimism              0.406     6.631    
                         clock uncertainty           -0.035     6.596    
    SLICE_X145Y384       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     6.621    DUT/Add129_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]
  -------------------------------------------------------------------
                         required time                          6.621    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  0.298    




