<div id="pf4c" class="pf w0 h0" data-page-no="4c"><div class="pc pc4c w0 h0"><img class="bi x15 yd53 w2 h89" alt="" src="bg4c.png"/><div class="t m0 x15 h7 y147 ff3 fs4 fc0 sc0 ls0 ws0">6.6.<span class="_ _19"> </span>DA<span class="_ _23"></span>T<span class="_ _7"></span>A<span class="_ _2"> </span>MOVEMENT<span class="_ _5"> </span>INSTRUCTIONS</div><div class="t m0 x15 h7 y1e ff3 fs4 fc0 sc0 ls0 ws0">divisions.<span class="_ _a"> </span>The<span class="_ _2"> </span>following<span class="_ _2"> </span>assem<span class="_ _8"></span>bly<span class="_ _b"> </span>code<span class="_ _2"> </span>shows<span class="_ _5"> </span>an<span class="_ _b"> </span>example<span class="_ _5"> </span>of<span class="_ _2"> </span>how<span class="_ _2"> </span>the<span class="_ _2"> </span><span class="ff5">slli<span class="_ _2"> </span></span>and<span class="_ _2"> </span><span class="ff5">addi</span></div><div class="t m0 x15 h7 yd4 ff3 fs4 fc0 sc0 ls0 ws0">instructions<span class="_ _2"> </span>ma<span class="_ _1"></span>y<span class="_ _2"> </span>b<span class="_ _4"></span>e<span class="_ _5"> </span>used<span class="_ _2"> </span>to<span class="_ _2"> </span>multiply<span class="_ _5"> </span>the<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>of<span class="_ _2"> </span><span class="ff5">a2<span class="_ _2"> </span></span>by<span class="_ _5"> </span>5<span class="_ _2"> </span>and<span class="_ _2"> </span>by<span class="_ _5"> </span>10:</div><div class="t m0 x111 h8 yd54 ff24 fs12 fc0 sc0 ls0 ws0">1<span class="_ _16"> </span><span class="ff5 fs4">slli<span class="_ _82"> </span>a0,<span class="_ _31"> </span>a2,<span class="_ _11"> </span>2<span class="_ _82"> </span>#<span class="_ _31"> </span>a0<span class="_ _31"> </span>&lt;=<span class="_ _31"> </span>a2<span class="_ _31"> </span>*<span class="_ _9"> </span>4</span></div><div class="t m0 x111 h8 yd55 ff24 fs12 fc0 sc0 ls0 ws0">2<span class="_ _16"> </span><span class="ff5 fs4">add<span class="_ _3b"> </span>a0,<span class="_ _31"> </span>a0,<span class="_ _31"> </span>a2<span class="_ _82"> </span>#<span class="_ _9"> </span>a0<span class="_ _31"> </span>&lt;=<span class="_ _31"> </span>a0<span class="_ _31"> </span>+<span class="_ _9"> </span>a2,<span class="_ _31"> </span>i.e.,<span class="_ _31"> </span>a2<span class="_ _31"> </span>*<span class="_ _31"> </span>5</span></div><div class="t m0 x111 h8 yd56 ff24 fs12 fc0 sc0 ls0 ws0">3<span class="_ _16"> </span><span class="ff5 fs4">slli<span class="_ _82"> </span>a1,<span class="_ _31"> </span>a0,<span class="_ _11"> </span>1<span class="_ _82"> </span>#<span class="_ _31"> </span>a1<span class="_ _31"> </span>&lt;=<span class="_ _31"> </span>a0<span class="_ _31"> </span>*<span class="_ _9"> </span>2,<span class="_ _31"> </span>i.e.,<span class="_ _31"> </span>a2<span class="_ _31"> </span>*<span class="_ _31"> </span>10</span></div><div class="t m0 x15 hd yd57 ff7 fs3 fc0 sc0 ls0 ws0">6.6<span class="_ _32"> </span>Data<span class="_ _31"> </span>mo<span class="_ _8"></span>v<span class="_ _1"></span>emen<span class="_ _8"></span>t<span class="_ _31"> </span>instructions</div><div class="t m0 x15 h7 yd58 ff3 fs4 fc0 sc0 ls0 ws0">R<span class="_ _23"></span>V32I<span class="_ _b"> </span>data<span class="_ _2"> </span>mov<span class="_ _8"></span>ement<span class="_ _2"> </span>instructions<span class="_ _b"> </span>can<span class="_ _2"> </span>b<span class="_ _4"></span>e<span class="_ _2"> </span>used<span class="_ _b"> </span>to<span class="_ _b"> </span>load<span class="_ _2"> </span>data<span class="_ _b"> </span>from<span class="_ _2"> </span>memory<span class="_ _b"> </span>in<span class="_ _8"></span>to<span class="_ _b"> </span>reg-</div><div class="t m0 x15 h7 yd59 ff3 fs4 fc0 sc0 ls0 ws0">isters,<span class="_ _a"> </span>store<span class="_ _3"> </span>register<span class="_ _3"> </span>data<span class="_ _3"> </span>into<span class="_ _3"> </span>memory<span class="_ _7"></span>,<span class="_ _3"> </span>copy<span class="_ _3"> </span>data<span class="_ _3"> </span>from<span class="_ _3"> </span>one<span class="_ _3"> </span>register<span class="_ _3"> </span>to<span class="_ _3"> </span>another,<span class="_ _a"> </span>or</div><div class="t m0 x15 h7 yd5a ff3 fs4 fc0 sc0 ls0 ws0">load<span class="_ _b"> </span>immediate<span class="_ _b"> </span>v<span class="_ _8"></span>alues<span class="_ _3"> </span>or<span class="_ _b"> </span>lab<span class="_ _4"></span>el<span class="_ _b"> </span>addresses<span class="_ _b"> </span>in<span class="_ _1"></span>to<span class="_ _b"> </span>registers.<span class="_ _26"> </span>T<span class="_ _23"></span>able<span class="_ _3"> </span>6.8<span class="_ _b"> </span>shows<span class="_ _b"> </span>the<span class="_ _b"> </span>R<span class="_ _23"></span>V32I</div><div class="t m0 x15 h7 yd5b ff3 fs4 fc0 sc0 ls0 ws0">data<span class="_ _2"> </span>mov<span class="_ _8"></span>ement<span class="_ _5"> </span>instructions<span class="_ _b"> </span>and<span class="_ _5"> </span>T<span class="_ _7"></span>able<span class="_ _b"> </span>6.9<span class="_ _5"> </span>shows<span class="_ _2"> </span>the<span class="_ _2"> </span>R<span class="_ _7"></span>V32I<span class="_ _2"> </span>data<span class="_ _2"> </span>mov<span class="_ _8"></span>ement<span class="_ _5"> </span>pseudo-</div><div class="t m0 x15 h7 yd5c ff3 fs4 fc0 sc0 ls0 ws0">instructions.</div><div class="t m0 x4a h7 yd5d ff3 fs4 fc0 sc0 ls0 ws0">Instruction<span class="_ _48"> </span>Description</div><div class="t m0 x4a h8 yd5e ff5 fs4 fc0 sc0 ls0 ws0">lw<span class="_ _9"> </span>rd,<span class="_ _31"> </span>imm(rs1)</div><div class="t m0 x98 h7 yd5f ff3 fs4 fc0 sc0 ls0 ws0">Loads<span class="_ _a"> </span>a<span class="_ _a"> </span>32-bit<span class="_ _a"> </span><span class="ff5">signed<span class="_ _a"> </span></span>or<span class="_ _a"> </span><span class="ff5">unsigned<span class="_ _a"> </span>word<span class="_ _a"> </span></span>from<span class="_ _25"> </span>memory</div><div class="t m0 x98 h7 yd5e ff3 fs4 fc0 sc0 ls0 ws0">in<span class="_ _1"></span>to<span class="_ _25"> </span>register<span class="_ _25"> </span><span class="ff5">rd</span>.<span class="_ _2b"> </span>The<span class="_ _9"> </span>memory<span class="_ _25"> </span>address<span class="_ _25"> </span>is<span class="_ _9"> </span>calculated<span class="_ _25"> </span>by</div><div class="t m0 x98 h7 yd60 ff3 fs4 fc0 sc0 ls0 ws0">adding<span class="_ _2"> </span>the<span class="_ _2"> </span>immediate<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span><span class="ff5">imm<span class="_ _2"> </span></span>to<span class="_ _2"> </span>the<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>in<span class="_ _2"> </span><span class="ff5">rs1</span>.</div><div class="t m0 x4a h8 yd61 ff5 fs4 fc0 sc0 ls0 ws0">lh<span class="_ _9"> </span>rd,<span class="_ _31"> </span>imm(rs1)</div><div class="t m0 x98 h7 yd62 ff3 fs4 fc0 sc0 ls0 ws0">Loads<span class="_ _b"> </span>a<span class="_ _b"> </span>16-bit<span class="_ _b"> </span><span class="ff5">signed<span class="_ _31"> </span>halfword<span class="_ _b"> </span></span>from<span class="_ _b"> </span>memory<span class="_ _3"> </span>in<span class="_ _8"></span>to<span class="_ _3"> </span>reg-</div><div class="t m0 x98 h7 yd61 ff3 fs4 fc0 sc0 ls0 ws0">ister<span class="_ _5"> </span><span class="ff5">rd</span>.<span class="_ _a"> </span>The<span class="_ _5"> </span>memory<span class="_ _2"> </span>address<span class="_ _5"> </span>is<span class="_ _2"> </span>calculated<span class="_ _5"> </span>by<span class="_ _5"> </span>adding<span class="_ _2"> </span>the</div><div class="t m0 x98 h7 yd63 ff3 fs4 fc0 sc0 ls0 ws0">immediate<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span><span class="ff5">imm<span class="_ _2"> </span></span>to<span class="_ _2"> </span>the<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>in<span class="_ _2"> </span><span class="ff5">rs1</span>.</div><div class="t m0 x4a h8 yd64 ff5 fs4 fc0 sc0 ls0 ws0">lhu<span class="_ _9"> </span>rd,<span class="_ _31"> </span>imm(rs1)</div><div class="t m0 x98 h7 yd65 ff3 fs4 fc0 sc0 ls0 ws0">Loads<span class="_ _30"> </span>a 16-bit<span class="_ _30"> </span><span class="ff5">unsigned<span class="_ _31"> </span>halfword<span class="_ _30"> </span></span>from memory<span class="_ _30"> </span>into<span class="_ _30"> </span>reg-</div><div class="t m0 x98 h7 yd64 ff3 fs4 fc0 sc0 ls0 ws0">ister<span class="_ _5"> </span><span class="ff5">rd</span>.<span class="_ _a"> </span>The<span class="_ _5"> </span>memory<span class="_ _2"> </span>address<span class="_ _5"> </span>is<span class="_ _2"> </span>calculated<span class="_ _5"> </span>by<span class="_ _5"> </span>adding<span class="_ _2"> </span>the</div><div class="t m0 x98 h7 yd66 ff3 fs4 fc0 sc0 ls0 ws0">immediate<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span><span class="ff5">imm<span class="_ _2"> </span></span>to<span class="_ _2"> </span>the<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>in<span class="_ _2"> </span><span class="ff5">rs1</span>.</div><div class="t m0 x4a h8 yd67 ff5 fs4 fc0 sc0 ls0 ws0">lb<span class="_ _9"> </span>rd,<span class="_ _31"> </span>imm(rs1)</div><div class="t m0 x98 h7 yd68 ff3 fs4 fc0 sc0 ls0 ws0">Loads<span class="_ _5"> </span>a<span class="_ _5"> </span>8-bit<span class="_ _5"> </span><span class="ff5">signed<span class="_ _31"> </span>byte<span class="_ _37"> </span></span>from<span class="_ _5"> </span>memory<span class="_ _5"> </span>into register<span class="_ _5"> </span><span class="ff5">rd</span>.</div><div class="t m0 x98 h7 yd67 ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _2"> </span>memory<span class="_ _2"> </span>address<span class="_ _2"> </span>is<span class="_ _2"> </span>calculated<span class="_ _5"> </span>by<span class="_ _5"> </span>adding<span class="_ _2"> </span>the<span class="_ _2"> </span>immedi-</div><div class="t m0 x98 h7 yd69 ff3 fs4 fc0 sc0 ls0 ws0">ate<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span><span class="ff5">imm<span class="_ _2"> </span></span>to<span class="_ _2"> </span>the<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>in<span class="_ _2"> </span><span class="ff5">rs1</span>.</div><div class="t m0 x4a h8 yd6a ff5 fs4 fc0 sc0 ls0 ws0">lbu<span class="_ _9"> </span>rd,<span class="_ _31"> </span>imm(rs1)</div><div class="t m0 x98 h7 yd6b ff3 fs4 fc0 sc0 ls0 ws0">Loads<span class="_ _b"> </span>a<span class="_ _b"> </span>8-bit<span class="_ _b"> </span><span class="ff5">unsigned<span class="_ _31"> </span>byte<span class="_ _b"> </span></span>from<span class="_ _b"> </span>memory<span class="_ _b"> </span>into<span class="_ _b"> </span>register</div><div class="t m0 x98 h7 yd6a ff5 fs4 fc0 sc0 ls0 ws0">rd<span class="ff3">.<span class="_ _31"> </span>The<span class="_ _b"> </span>memory<span class="_ _2"> </span>address<span class="_ _b"> </span>is<span class="_ _2"> </span>calculated<span class="_ _b"> </span>by<span class="_ _2"> </span>adding<span class="_ _b"> </span>the<span class="_ _2"> </span>im-</span></div><div class="t m0 x98 h7 yd6c ff3 fs4 fc0 sc0 ls0 ws0">mediate<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span><span class="ff5">imm<span class="_ _2"> </span></span>to<span class="_ _2"> </span>the<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>in<span class="_ _2"> </span><span class="ff5">rs1</span>.</div><div class="t m0 x4a h8 yd6d ff5 fs4 fc0 sc0 ls0 ws0">sw<span class="_ _9"> </span>rs1,<span class="_ _31"> </span>imm(rs2)</div><div class="t m0 x98 h7 yd6e ff3 fs4 fc0 sc0 ls0 ws0">Stores<span class="_ _b"> </span>the<span class="_ _2"> </span>32-bit<span class="_ _b"> </span>v<span class="_ _7"></span>alue<span class="_ _b"> </span>at<span class="_ _b"> </span>register<span class="_ _2"> </span><span class="ff5">rs1<span class="_ _b"> </span></span>in<span class="_ _8"></span>to<span class="_ _b"> </span>memory<span class="_ _7"></span>.<span class="_ _31"> </span>The</div><div class="t m0 x98 h7 yd6d ff3 fs4 fc0 sc0 ls0 ws0">memory<span class="_ _25"> </span>address<span class="_ _25"> </span>is<span class="_ _25"> </span>calculated<span class="_ _9"> </span>by<span class="_ _a"> </span>adding<span class="_ _25"> </span>the<span class="_ _9"> </span>immediate</div><div class="t m0 x98 h7 yd6f ff3 fs4 fc0 sc0 ls0 ws0">v<span class="_ _8"></span>alue<span class="_ _2"> </span><span class="ff5">imm<span class="_ _2"> </span></span>to<span class="_ _2"> </span>the<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>in<span class="_ _2"> </span><span class="ff5">rs2</span>.</div><div class="t m0 x4a h8 yd70 ff5 fs4 fc0 sc0 ls0 ws0">sh<span class="_ _9"> </span>rs1,<span class="_ _31"> </span>imm(rs2)</div><div class="t m0 x98 h7 yd71 ff3 fs4 fc0 sc0 ls0 ws0">Stores<span class="_ _b"> </span>the<span class="_ _b"> </span>16<span class="_ _b"> </span>least<span class="_ _3"> </span>signiﬁcan<span class="_ _8"></span>t<span class="_ _b"> </span>bits<span class="_ _3"> </span>from<span class="_ _b"> </span>register<span class="_ _b"> </span><span class="ff5">rs1<span class="_ _b"> </span></span>into</div><div class="t m0 x98 h7 yd70 ff3 fs4 fc0 sc0 ls0 ws0">memory<span class="_ _7"></span>.<span class="_ _3"> </span>The<span class="_ _5"> </span>memory address<span class="_ _5"> </span>is calculated<span class="_ _5"> </span>by adding the</div><div class="t m0 x98 h7 yd72 ff3 fs4 fc0 sc0 ls0 ws0">immediate<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span><span class="ff5">imm<span class="_ _2"> </span></span>to<span class="_ _2"> </span>the<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>in<span class="_ _2"> </span><span class="ff5">rs2</span>.</div><div class="t m0 x4a h8 yd73 ff5 fs4 fc0 sc0 ls0 ws0">sb<span class="_ _9"> </span>rs1,<span class="_ _31"> </span>imm(rs2)</div><div class="t m0 x98 h7 yd74 ff3 fs4 fc0 sc0 ls0 ws0">Stores<span class="_ _a"> </span>the<span class="_ _3"> </span>8<span class="_ _a"> </span>least<span class="_ _a"> </span>signiﬁcant<span class="_ _3"> </span>bits<span class="_ _a"> </span>from<span class="_ _a"> </span>register<span class="_ _a"> </span><span class="ff5">rs1<span class="_ _a"> </span></span>in<span class="_ _1"></span>to</div><div class="t m0 x98 h7 yd73 ff3 fs4 fc0 sc0 ls0 ws0">memory<span class="_ _7"></span>.<span class="_ _3"> </span>The<span class="_ _5"> </span>memory address<span class="_ _5"> </span>is calculated<span class="_ _5"> </span>by adding the</div><div class="t m0 x98 h7 yd75 ff3 fs4 fc0 sc0 ls0 ws0">immediate<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span><span class="ff5">imm<span class="_ _2"> </span></span>to<span class="_ _2"> </span>the<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>in<span class="_ _2"> </span><span class="ff5">rs2</span>.</div><div class="t m0 xef h7 y877 ff3 fs4 fc0 sc0 ls0 ws0">T<span class="_ _7"></span>able<span class="_ _2"> </span>6.8:<span class="_ _3"> </span>R<span class="_ _7"></span>V32I<span class="_ _2"> </span>data<span class="_ _2"> </span>mo<span class="_ _8"></span>vemen<span class="_ _8"></span>t<span class="_ _2"> </span>instructions</div><div class="t m0 x15 ha yd76 ff7 fs6 fc0 sc0 ls0 ws0">6.6.1<span class="_ _e"> </span>Load<span class="_ _a"> </span>instructions</div><div class="t m0 x15 h7 yd77 ff3 fs4 fc0 sc0 ls0 ws0">All<span class="_ _5"> </span>R<span class="_ _7"></span>V32I load<span class="_ _2"> </span>instructions<span class="_ _5"> </span>(<span class="ff5">lw</span>,<span class="_ _2"> </span><span class="ff5">lh</span>,<span class="_ _2"> </span><span class="ff5">lhu</span>,<span class="_ _5"> </span><span class="ff5">lb</span>,<span class="_ _2"> </span>and<span class="_ _5"> </span><span class="ff5">lbu</span>)<span class="_ _2"> </span>load<span class="_ _5"> </span>v<span class="_ _8"></span>alues<span class="_ _2"> </span>from<span class="_ _5"> </span>memory<span class="_ _2"> </span>in<span class="_ _8"></span>to</div><div class="t m0 x15 h7 yd78 ff3 fs4 fc0 sc0 ls0 ws0">a<span class="_ _2"> </span>register.<span class="_ _3"> </span>The<span class="_ _2"> </span>assembly<span class="_ _2"> </span>syn<span class="_ _8"></span>tax<span class="_ _2"> </span>for<span class="_ _2"> </span>these<span class="_ _2"> </span>instructions<span class="_ _2"> </span>is:</div><div class="t m0 x15 h8 yd79 ff5 fs4 fc0 sc0 ls0 ws0">MNM<span class="_ _9"> </span>rd,<span class="_ _31"> </span>imm(rs1)</div><div class="t m0 x15 h7 y66c ff3 fs4 fc0 sc0 ls0 ws0">where<span class="_ _b"> </span><span class="ff5">MNM<span class="_ _2"> </span></span>indicates<span class="_ _b"> </span>the<span class="_ _2"> </span>instruction<span class="_ _b"> </span>mnemonic.<span class="_ _9"> </span>The<span class="_ _b"> </span>ﬁrst<span class="_ _2"> </span>op<span class="_ _4"></span>erand<span class="_ _b"> </span>(<span class="ff5">rd</span>)<span class="_ _2"> </span>indicates<span class="_ _b"> </span>the</div><div class="t m0 x15 h7 y66d ff3 fs4 fc0 sc0 ls0 ws0">target<span class="_ _3"> </span>register,<span class="_ _25"> </span><span class="ff8">i.e.</span>,<span class="_ _a"> </span>the<span class="_ _a"> </span>one<span class="_ _3"> </span>that<span class="_ _a"> </span>will<span class="_ _3"> </span>receive<span class="_ _3"> </span>the<span class="_ _3"> </span>v<span class="_ _8"></span>alue<span class="_ _a"> </span>loaded<span class="_ _3"> </span>from<span class="_ _a"> </span>memory<span class="_ _7"></span>.<span class="_ _0"> </span>The</div><div class="t m0 x15 h7 y66e ff3 fs4 fc0 sc0 ls0 ws0">second<span class="_ _b"> </span>(<span class="ff5">imm</span>)<span class="_ _3"> </span>and<span class="_ _b"> </span>third<span class="_ _b"> </span>(<span class="ff5">rs1</span>)<span class="_ _3"> </span>operands<span class="_ _3"> </span>indicate<span class="_ _b"> </span>an<span class="_ _b"> </span>immediate<span class="_ _3"> </span>v<span class="_ _7"></span>alue<span class="_ _3"> </span>and<span class="_ _b"> </span>a<span class="_ _3"> </span>register,</div><div class="t m0 x15 h7 yd1 ff3 fs4 fc0 sc0 ls0 ws0">resp<span class="_ _4"></span>ectiv<span class="_ _8"></span>ely<span class="_ _7"></span>.<span class="_ _26"> </span>The<span class="_ _3"> </span>v<span class="_ _7"></span>alues<span class="_ _3"> </span>of<span class="_ _3"> </span>these<span class="_ _b"> </span>tw<span class="_ _8"></span>o<span class="_ _3"> </span>op<span class="_ _4"></span>erands<span class="_ _b"> </span>are<span class="_ _b"> </span>added<span class="_ _3"> </span>together<span class="_ _3"> </span>to<span class="_ _b"> </span>calculate<span class="_ _3"> </span>the</div><div class="t m0 x15 h7 yd2 ff3 fs4 fc0 sc0 ls0 ws0">memory<span class="_ _2"> </span>address.</div><div class="t m0 xd h7 yd3 ff3 fs4 fc0 sc0 ls0 ws0">The <span class="ff6">load<span class="_ _b"> </span>w<span class="_ _8"></span>ord <span class="ff3">instruction (<span class="ff5">lw</span>)<span class="_ _5"> </span>loads<span class="_ _5"> </span>a<span class="_ _5"> </span>32-bit<span class="_ _5"> </span><span class="ff5">word<span class="_ _5"> </span></span>from<span class="_ _5"> </span>memory<span class="_ _5"> </span>into a<span class="_ _5"> </span>register.</span></span></div><div class="t m0 x15 h7 y48 ff3 fs4 fc0 sc0 ls0 ws0">Since<span class="_ _a"> </span>a<span class="_ _25"> </span><span class="ff5">word<span class="_ _25"> </span></span>datat<span class="_ _1"></span>yp<span class="_ _4"></span>e<span class="_ _3"> </span>has<span class="_ _25"> </span>four<span class="_ _25"> </span>bytes,<span class="_ _25"> </span>this<span class="_ _a"> </span>instruction<span class="_ _25"> </span>loads<span class="_ _25"> </span>four<span class="_ _a"> </span>bytes<span class="_ _a"> </span>from<span class="_ _25"> </span>four</div><div class="t m0 x1f h7 yc ff5 fs4 fc0 sc0 ls0 ws0">http://riscv-<span class="_ _4"></span>programming.org<span class="_ _2"> </span><span class="ff3">(V<span class="_ _7"></span>ersion:<span class="_ _a"> </span>Marc<span class="_ _8"></span>h<span class="_ _2"> </span>29,<span class="_ _2"> </span>2021)<span class="_ _4e"> </span>63</span></div><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",136.063,146.437,null]'><div class="d m1" style="border-style:none;position:absolute;left:111.893000px;bottom:609.850000px;width:77.639000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf4c" data-dest-detail='[76,"XYZ",90.709,583.345,null]'><div class="d m1" style="border-style:none;position:absolute;left:367.349000px;bottom:609.850000px;width:14.723000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf4d" data-dest-detail='[77,"XYZ",136.063,777.001,null]'><div class="d m1" style="border-style:none;position:absolute;left:261.655000px;bottom:597.895000px;width:14.722000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",136.063,146.437,null]'><div class="d m1" style="border-style:none;position:absolute;left:318.611000px;bottom:115.200000px;width:73.742000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:141.766000px;bottom:36.395000px;width:148.940000px;height:13.948000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
