Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 19 11:17:21 2025
| Host         : DESKTOP-EBUR9LD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Edge_timing_summary_routed.rpt -pb Edge_timing_summary_routed.pb -rpx Edge_timing_summary_routed.rpx -warn_on_violation
| Design       : Edge
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.141        0.000                      0                  807        0.109        0.000                      0                  807        4.020        0.000                       0                   817  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.141        0.000                      0                  807        0.109        0.000                      0                  807        4.020        0.000                       0                   817  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.141ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.890ns (31.446%)  route 1.940ns (68.554%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 14.579 - 10.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.818     5.098    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.518     5.616 r  cnt_reg[3]/Q
                         net (fo=4, routed)           0.682     6.298    cnt_reg_n_0_[3]
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.124     6.422 f  edge_x_OBUF[7]_inst_i_8/O
                         net (fo=2, routed)           0.434     6.856    edge_x_OBUF[7]_inst_i_8_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.124     6.980 f  cnt[8]_i_3/O
                         net (fo=5, routed)           0.824     7.804    cnt[8]_i_3_n_0
    SLICE_X1Y22          LUT3 (Prop_lut3_I2_O)        0.124     7.928 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.928    cnt[1]
    SLICE_X1Y22          FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.642    14.579    clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  cnt_reg[1]/C
                         clock pessimism              0.497    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X1Y22          FDCE (Setup_fdce_C_D)        0.029    15.069    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  7.141    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.668ns (29.446%)  route 1.601ns (70.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 14.579 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.817     5.097    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.518     5.615 r  cnt_reg[0]/Q
                         net (fo=8, routed)           1.029     6.644    cnt_reg_n_0_[0]
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.150     6.794 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.571     7.365    cnt[3]
    SLICE_X0Y22          FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.642    14.579    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  cnt_reg[3]/C
                         clock pessimism              0.497    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)       -0.239    14.801    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.479ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.890ns (35.704%)  route 1.603ns (64.296%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 14.579 - 10.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.818     5.098    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.518     5.616 r  cnt_reg[3]/Q
                         net (fo=4, routed)           0.682     6.298    cnt_reg_n_0_[3]
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.124     6.422 f  edge_x_OBUF[7]_inst_i_8/O
                         net (fo=2, routed)           0.434     6.856    edge_x_OBUF[7]_inst_i_8_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.124     6.980 f  cnt[8]_i_3/O
                         net (fo=5, routed)           0.487     7.466    cnt[8]_i_3_n_0
    SLICE_X3Y22          LUT4 (Prop_lut4_I3_O)        0.124     7.590 r  cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     7.590    cnt[6]
    SLICE_X3Y22          FDCE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.642    14.579    clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  cnt_reg[6]/C
                         clock pessimism              0.497    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)        0.029    15.069    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  7.479    

Slack (MET) :             7.531ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.884ns (35.549%)  route 1.603ns (64.451%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 14.579 - 10.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.818     5.098    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.518     5.616 r  cnt_reg[3]/Q
                         net (fo=4, routed)           0.682     6.298    cnt_reg_n_0_[3]
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.124     6.422 f  edge_x_OBUF[7]_inst_i_8/O
                         net (fo=2, routed)           0.434     6.856    edge_x_OBUF[7]_inst_i_8_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.124     6.980 f  cnt[8]_i_3/O
                         net (fo=5, routed)           0.487     7.466    cnt[8]_i_3_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I4_O)        0.118     7.584 r  cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     7.584    cnt[7]
    SLICE_X3Y22          FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.642    14.579    clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  cnt_reg[7]/C
                         clock pessimism              0.497    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)        0.075    15.115    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                  7.531    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.890ns (36.516%)  route 1.547ns (63.484%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 14.579 - 10.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.818     5.098    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.518     5.616 r  cnt_reg[3]/Q
                         net (fo=4, routed)           0.682     6.298    cnt_reg_n_0_[3]
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.124     6.422 f  edge_x_OBUF[7]_inst_i_8/O
                         net (fo=2, routed)           0.434     6.856    edge_x_OBUF[7]_inst_i_8_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.124     6.980 f  cnt[8]_i_3/O
                         net (fo=5, routed)           0.431     7.411    cnt[8]_i_3_n_0
    SLICE_X1Y22          LUT3 (Prop_lut3_I2_O)        0.124     7.535 r  cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     7.535    cnt[5]
    SLICE_X1Y22          FDCE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.642    14.579    clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  cnt_reg[5]/C
                         clock pessimism              0.497    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X1Y22          FDCE (Setup_fdce_C_D)        0.031    15.071    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.641ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.842ns (36.095%)  route 1.491ns (63.905%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 14.579 - 10.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.818     5.098    clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.419     5.517 r  cnt_reg[2]/Q
                         net (fo=5, routed)           0.839     6.355    cnt_reg_n_0_[2]
    SLICE_X1Y22          LUT5 (Prop_lut5_I1_O)        0.299     6.654 r  cnt[8]_i_2/O
                         net (fo=4, routed)           0.652     7.306    cnt[8]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.124     7.430 r  cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     7.430    cnt[8]
    SLICE_X3Y22          FDCE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.642    14.579    clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  cnt_reg[8]/C
                         clock pessimism              0.497    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)        0.031    15.071    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  7.641    

Slack (MET) :             7.849ns  (required time - arrival time)
  Source:                 buf1_reg[351][0]_srl32_buf1_reg_c_350/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buf1_reg[383][0]_srl32_buf1_reg_c_382/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 1.270ns (61.213%)  route 0.805ns (38.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 14.507 - 10.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.749     5.029    clk_IBUF_BUFG
    SLICE_X12Y14         SRLC32E                                      r  buf1_reg[351][0]_srl32_buf1_reg_c_350/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.270     6.299 r  buf1_reg[351][0]_srl32_buf1_reg_c_350/Q31
                         net (fo=1, routed)           0.805     7.103    buf1_reg[351][0]_srl32_buf1_reg_c_350_n_1
    SLICE_X12Y16         SRLC32E                                      r  buf1_reg[383][0]_srl32_buf1_reg_c_382/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.570    14.507    clk_IBUF_BUFG
    SLICE_X12Y16         SRLC32E                                      r  buf1_reg[383][0]_srl32_buf1_reg_c_382/CLK
                         clock pessimism              0.495    15.002    
                         clock uncertainty           -0.035    14.966    
    SLICE_X12Y16         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.014    14.952    buf1_reg[383][0]_srl32_buf1_reg_c_382
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -7.103    
  -------------------------------------------------------------------
                         slack                                  7.849    

Slack (MET) :             7.939ns  (required time - arrival time)
  Source:                 buf1_reg_c_477/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R5_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.642ns (30.953%)  route 1.432ns (69.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 14.581 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.740     5.020    clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  buf1_reg_c_477/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDCE (Prop_fdce_C_Q)         0.518     5.538 r  buf1_reg_c_477/Q
                         net (fo=16, routed)          1.432     6.970    buf1_reg_c_477_n_0
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.124     7.094 r  buf1_reg_gate__4/O
                         net (fo=1, routed)           0.000     7.094    buf1_reg_gate__4_n_0
    SLICE_X5Y19          FDCE                                         r  R5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.644    14.581    clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  R5_reg[2]/C
                         clock pessimism              0.458    15.039    
                         clock uncertainty           -0.035    15.003    
    SLICE_X5Y19          FDCE (Setup_fdce_C_D)        0.029    15.032    R5_reg[2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                  7.939    

Slack (MET) :             7.959ns  (required time - arrival time)
  Source:                 buf1_reg_c_477/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R5_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.668ns (31.808%)  route 1.432ns (68.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 14.581 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.740     5.020    clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  buf1_reg_c_477/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDCE (Prop_fdce_C_Q)         0.518     5.538 r  buf1_reg_c_477/Q
                         net (fo=16, routed)          1.432     6.970    buf1_reg_c_477_n_0
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.150     7.120 r  buf1_reg_gate__0/O
                         net (fo=1, routed)           0.000     7.120    buf1_reg_gate__0_n_0
    SLICE_X5Y19          FDCE                                         r  R5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.644    14.581    clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  R5_reg[6]/C
                         clock pessimism              0.458    15.039    
                         clock uncertainty           -0.035    15.003    
    SLICE_X5Y19          FDCE (Setup_fdce_C_D)        0.075    15.078    R5_reg[6]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  7.959    

Slack (MET) :             7.974ns  (required time - arrival time)
  Source:                 buf2_reg[95][7]_srl32_buf1_reg_c_94/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buf2_reg[127][7]_srl32_buf1_reg_c_126/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 1.270ns (63.636%)  route 0.726ns (36.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 14.581 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.740     5.020    clk_IBUF_BUFG
    SLICE_X10Y21         SRLC32E                                      r  buf2_reg[95][7]_srl32_buf1_reg_c_94/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.270     6.290 r  buf2_reg[95][7]_srl32_buf1_reg_c_94/Q31
                         net (fo=1, routed)           0.726     7.015    buf2_reg[95][7]_srl32_buf1_reg_c_94_n_1
    SLICE_X6Y20          SRLC32E                                      r  buf2_reg[127][7]_srl32_buf1_reg_c_126/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         1.644    14.581    clk_IBUF_BUFG
    SLICE_X6Y20          SRLC32E                                      r  buf2_reg[127][7]_srl32_buf1_reg_c_126/CLK
                         clock pessimism              0.458    15.039    
                         clock uncertainty           -0.035    15.003    
    SLICE_X6Y20          SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.014    14.989    buf2_reg[127][7]_srl32_buf1_reg_c_126
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                  7.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 buf1_reg_c_362/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buf1_reg_c_363/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.587     1.512    clk_IBUF_BUFG
    SLICE_X17Y17         FDCE                                         r  buf1_reg_c_362/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  buf1_reg_c_362/Q
                         net (fo=1, routed)           0.056     1.709    buf1_reg_c_362_n_0
    SLICE_X16Y17         FDCE                                         r  buf1_reg_c_363/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.855     2.028    clk_IBUF_BUFG
    SLICE_X16Y17         FDCE                                         r  buf1_reg_c_363/C
                         clock pessimism             -0.504     1.525    
    SLICE_X16Y17         FDCE (Hold_fdce_C_D)         0.075     1.600    buf1_reg_c_363
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 buf1_reg_c_12/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buf1_reg_c_13/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.165%)  route 0.101ns (41.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.592     1.517    clk_IBUF_BUFG
    SLICE_X19Y9          FDCE                                         r  buf1_reg_c_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y9          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  buf1_reg_c_12/Q
                         net (fo=1, routed)           0.101     1.759    buf1_reg_c_12_n_0
    SLICE_X16Y10         FDCE                                         r  buf1_reg_c_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.861     2.034    clk_IBUF_BUFG
    SLICE_X16Y10         FDCE                                         r  buf1_reg_c_13/C
                         clock pessimism             -0.503     1.532    
    SLICE_X16Y10         FDCE (Hold_fdce_C_D)         0.075     1.607    buf1_reg_c_13
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 buf1_reg_c_85/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buf1_reg_c_86/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.594     1.519    clk_IBUF_BUFG
    SLICE_X14Y5          FDCE                                         r  buf1_reg_c_85/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  buf1_reg_c_85/Q
                         net (fo=1, routed)           0.051     1.734    buf1_reg_c_85_n_0
    SLICE_X15Y5          FDCE                                         r  buf1_reg_c_86/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.863     2.036    clk_IBUF_BUFG
    SLICE_X15Y5          FDCE                                         r  buf1_reg_c_86/C
                         clock pessimism             -0.505     1.532    
    SLICE_X15Y5          FDCE (Hold_fdce_C_D)         0.046     1.578    buf1_reg_c_86
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 buf1_reg_c_91/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buf1_reg_c_92/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.594     1.519    clk_IBUF_BUFG
    SLICE_X15Y5          FDCE                                         r  buf1_reg_c_91/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDCE (Prop_fdce_C_Q)         0.128     1.647 r  buf1_reg_c_91/Q
                         net (fo=1, routed)           0.059     1.706    buf1_reg_c_91_n_0
    SLICE_X14Y5          FDCE                                         r  buf1_reg_c_92/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.863     2.036    clk_IBUF_BUFG
    SLICE_X14Y5          FDCE                                         r  buf1_reg_c_92/C
                         clock pessimism             -0.505     1.532    
    SLICE_X14Y5          FDCE (Hold_fdce_C_D)         0.010     1.542    buf1_reg_c_92
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 buf2_reg[478][6]_buf1_reg_c_477/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.588     1.513    clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  buf2_reg[478][6]_buf1_reg_c_477/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  buf2_reg[478][6]_buf1_reg_c_477/Q
                         net (fo=1, routed)           0.082     1.759    buf2_reg[478][6]_buf1_reg_c_477_n_0
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.048     1.807 r  buf2_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.807    buf2_reg_gate__0_n_0
    SLICE_X11Y17         FDCE                                         r  R2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.855     2.028    clk_IBUF_BUFG
    SLICE_X11Y17         FDCE                                         r  R2_reg[6]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X11Y17         FDCE (Hold_fdce_C_D)         0.107     1.633    R2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 buf1_reg_c_214/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buf1_reg_c_215/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.847%)  route 0.101ns (38.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.590     1.515    clk_IBUF_BUFG
    SLICE_X12Y13         FDCE                                         r  buf1_reg_c_214/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  buf1_reg_c_214/Q
                         net (fo=1, routed)           0.101     1.780    buf1_reg_c_214_n_0
    SLICE_X14Y13         FDCE                                         r  buf1_reg_c_215/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.858     2.031    clk_IBUF_BUFG
    SLICE_X14Y13         FDCE                                         r  buf1_reg_c_215/C
                         clock pessimism             -0.502     1.530    
    SLICE_X14Y13         FDCE (Hold_fdce_C_D)         0.075     1.605    buf1_reg_c_215
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 buf1_reg_c_100/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buf1_reg_c_101/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.594     1.519    clk_IBUF_BUFG
    SLICE_X15Y4          FDCE                                         r  buf1_reg_c_100/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  buf1_reg_c_100/Q
                         net (fo=1, routed)           0.112     1.772    buf1_reg_c_100_n_0
    SLICE_X14Y5          FDCE                                         r  buf1_reg_c_101/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.863     2.036    clk_IBUF_BUFG
    SLICE_X14Y5          FDCE                                         r  buf1_reg_c_101/C
                         clock pessimism             -0.502     1.535    
    SLICE_X14Y5          FDCE (Hold_fdce_C_D)         0.059     1.594    buf1_reg_c_101
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 buf1_reg_c_234/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buf1_reg_c_235/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.589     1.514    clk_IBUF_BUFG
    SLICE_X17Y13         FDCE                                         r  buf1_reg_c_234/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y13         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  buf1_reg_c_234/Q
                         net (fo=1, routed)           0.112     1.767    buf1_reg_c_234_n_0
    SLICE_X16Y13         FDCE                                         r  buf1_reg_c_235/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.858     2.031    clk_IBUF_BUFG
    SLICE_X16Y13         FDCE                                         r  buf1_reg_c_235/C
                         clock pessimism             -0.505     1.527    
    SLICE_X16Y13         FDCE (Hold_fdce_C_D)         0.059     1.586    buf1_reg_c_235
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 buf1_reg_c_315/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buf1_reg_c_316/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.589     1.514    clk_IBUF_BUFG
    SLICE_X19Y14         FDCE                                         r  buf1_reg_c_315/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  buf1_reg_c_315/Q
                         net (fo=1, routed)           0.112     1.767    buf1_reg_c_315_n_0
    SLICE_X18Y14         FDCE                                         r  buf1_reg_c_316/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.858     2.031    clk_IBUF_BUFG
    SLICE_X18Y14         FDCE                                         r  buf1_reg_c_316/C
                         clock pessimism             -0.505     1.527    
    SLICE_X18Y14         FDCE (Hold_fdce_C_D)         0.059     1.586    buf1_reg_c_316
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 buf1_reg_c_468/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buf1_reg_c_469/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.586     1.511    clk_IBUF_BUFG
    SLICE_X15Y19         FDCE                                         r  buf1_reg_c_468/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  buf1_reg_c_468/Q
                         net (fo=1, routed)           0.112     1.764    buf1_reg_c_468_n_0
    SLICE_X14Y19         FDCE                                         r  buf1_reg_c_469/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=816, routed)         0.853     2.026    clk_IBUF_BUFG
    SLICE_X14Y19         FDCE                                         r  buf1_reg_c_469/C
                         clock pessimism             -0.503     1.524    
    SLICE_X14Y19         FDCE (Hold_fdce_C_D)         0.059     1.583    buf1_reg_c_469
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X11Y18   R0_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X10Y20   R0_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X9Y20    R0_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X8Y23    R0_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X10Y23   R0_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X11Y22   R0_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X10Y23   R0_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X11Y23   R0_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X11Y18   R1_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y12    buf1_reg[191][3]_srl32_buf1_reg_c_190/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y12    buf1_reg[223][3]_srl32_buf1_reg_c_222/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y12    buf1_reg[127][3]_srl32_buf1_reg_c_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y12    buf1_reg[159][3]_srl32_buf1_reg_c_158/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y8     buf1_reg[191][1]_srl32_buf1_reg_c_190/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y11    buf1_reg[191][2]_srl32_buf1_reg_c_190/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y14    buf1_reg[191][5]_srl32_buf1_reg_c_190/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y12    buf1_reg[351][3]_srl32_buf1_reg_c_350/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y13    buf1_reg[351][5]_srl32_buf1_reg_c_350/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y20    buf1_reg[351][6]_srl32_buf1_reg_c_350/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y15    buf1_reg[191][4]_srl32_buf1_reg_c_190/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y14    buf1_reg[191][5]_srl32_buf1_reg_c_190/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y13   buf1_reg[223][0]_srl32_buf1_reg_c_222/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y12    buf1_reg[351][3]_srl32_buf1_reg_c_350/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y13    buf1_reg[351][5]_srl32_buf1_reg_c_350/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y12    buf1_reg[383][2]_srl32_buf1_reg_c_382/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y14   buf1_reg[95][0]_srl32_buf1_reg_c_94/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y14    buf1_reg[95][3]_srl32_buf1_reg_c_94/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y22    buf1_reg[95][7]_srl32_buf1_reg_c_94/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y15   buf2_reg[287][5]_srl32_buf1_reg_c_286/CLK



