

================================================================
== Vitis HLS Report for 'solve_1_Pipeline_VITIS_LOOP_122_4'
================================================================
* Date:           Tue Apr  4 19:45:44 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.799 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  0.120 us|  0.120 us|    2|    2|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_122_4  |        0|        0|         1|          1|          1|     0|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     566|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      52|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|        5|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        5|     690|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_53_32_1_1_U640  |mux_53_32_1_1  |        0|   0|  0|  26|    0|
    |mux_53_32_1_1_U641  |mux_53_32_1_1  |        0|   0|  0|  26|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  52|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln122_fu_108_p2     |         +|   0|  0|  10|           3|           1|
    |and_ln128_1_fu_276_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln128_2_fu_298_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln128_3_fu_320_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln128_4_fu_350_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln128_fu_254_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln122_fu_102_p2    |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln124_fu_166_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln127_1_fu_178_p2  |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln127_2_fu_184_p2  |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln127_3_fu_190_p2  |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln127_fu_172_p2    |      icmp|   0|  0|   8|           3|           1|
    |or_ln127_1_fu_202_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln127_2_fu_208_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln127_fu_196_p2      |        or|   0|  0|   2|           1|           1|
    |arr_12_fu_214_p3        |    select|   0|  0|  32|           1|          32|
    |arr_13_fu_222_p3        |    select|   0|  0|  32|           1|          32|
    |arr_14_fu_230_p3        |    select|   0|  0|  32|           1|          32|
    |arr_15_fu_238_p3        |    select|   0|  0|  32|           1|          32|
    |arr_16_fu_246_p3        |    select|   0|  0|  32|           1|          32|
    |arr_18_fu_260_p3        |    select|   0|  0|  32|           1|          32|
    |arr_19_fu_268_p3        |    select|   0|  0|  32|           1|          32|
    |arr_20_fu_282_p3        |    select|   0|  0|  32|           1|          32|
    |arr_21_fu_290_p3        |    select|   0|  0|  32|           1|          32|
    |arr_22_fu_304_p3        |    select|   0|  0|  32|           1|          32|
    |arr_23_fu_312_p3        |    select|   0|  0|  32|           1|          32|
    |arr_24_fu_326_p3        |    select|   0|  0|  32|           1|          32|
    |arr_25_fu_334_p3        |    select|   0|  0|  32|           1|          32|
    |arr_26_fu_342_p3        |    select|   0|  0|  32|           1|          32|
    |arr_27_fu_356_p3        |    select|   0|  0|  32|           1|          32|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 566|          73|         530|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_j  |   9|          2|    3|          6|
    |arr_16_out_o        |   9|          2|   32|         64|
    |arr_17_out_o        |   9|          2|   32|         64|
    |arr_18_out_o        |   9|          2|   32|         64|
    |arr_19_out_o        |   9|          2|   32|         64|
    |arr_20_out_o        |   9|          2|   32|         64|
    |j_4_fu_54           |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  72|         16|  167|        334|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |j_4_fu_54    |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_122_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_122_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_122_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_122_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_122_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_122_4|  return value|
|i_6                  |   in|    3|     ap_none|                                i_6|        scalar|
|or_ln128_2           |   in|    1|     ap_none|                         or_ln128_2|        scalar|
|icmp_ln128_3         |   in|    1|     ap_none|                       icmp_ln128_3|        scalar|
|icmp_ln128_2         |   in|    1|     ap_none|                       icmp_ln128_2|        scalar|
|icmp_ln128_1         |   in|    1|     ap_none|                       icmp_ln128_1|        scalar|
|icmp_ln128           |   in|    1|     ap_none|                         icmp_ln128|        scalar|
|arr_20_out_i         |   in|   32|     ap_ovld|                         arr_20_out|       pointer|
|arr_20_out_o         |  out|   32|     ap_ovld|                         arr_20_out|       pointer|
|arr_20_out_o_ap_vld  |  out|    1|     ap_ovld|                         arr_20_out|       pointer|
|arr_19_out_i         |   in|   32|     ap_ovld|                         arr_19_out|       pointer|
|arr_19_out_o         |  out|   32|     ap_ovld|                         arr_19_out|       pointer|
|arr_19_out_o_ap_vld  |  out|    1|     ap_ovld|                         arr_19_out|       pointer|
|arr_18_out_i         |   in|   32|     ap_ovld|                         arr_18_out|       pointer|
|arr_18_out_o         |  out|   32|     ap_ovld|                         arr_18_out|       pointer|
|arr_18_out_o_ap_vld  |  out|    1|     ap_ovld|                         arr_18_out|       pointer|
|arr_17_out_i         |   in|   32|     ap_ovld|                         arr_17_out|       pointer|
|arr_17_out_o         |  out|   32|     ap_ovld|                         arr_17_out|       pointer|
|arr_17_out_o_ap_vld  |  out|    1|     ap_ovld|                         arr_17_out|       pointer|
|arr_16_out_i         |   in|   32|     ap_ovld|                         arr_16_out|       pointer|
|arr_16_out_o         |  out|   32|     ap_ovld|                         arr_16_out|       pointer|
|arr_16_out_o_ap_vld  |  out|    1|     ap_ovld|                         arr_16_out|       pointer|
+---------------------+-----+-----+------------+-----------------------------------+--------------+

