{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742991748374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742991748375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 17:52:28 2025 " "Processing started: Wed Mar 26 17:52:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742991748375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742991748375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off non_pipeline_fir -c non_pipeline_fir " "Command: quartus_map --read_settings_files=on --write_settings_files=off non_pipeline_fir -c non_pipeline_fir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742991748375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742991748935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742991748935 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test_bench.v(45) " "Verilog HDL information at test_bench.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "test_bench.v" "" { Text "D:/edu/fpga_lab/quartus/non_pipeline_fir/test_bench.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742991761682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c test_bench.v(40) " "Verilog HDL Declaration information at test_bench.v(40): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "test_bench.v" "" { Text "D:/edu/fpga_lab/quartus/non_pipeline_fir/test_bench.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742991761684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench " "Found entity 1: test_bench" {  } { { "test_bench.v" "" { Text "D:/edu/fpga_lab/quartus/non_pipeline_fir/test_bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742991761696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742991761696 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "design.v(17) " "Verilog HDL information at design.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "design.v" "" { Text "D:/edu/fpga_lab/quartus/non_pipeline_fir/design.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742991761701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design.v 1 1 " "Found 1 design units, including 1 entities, in source file design.v" { { "Info" "ISGN_ENTITY_NAME" "1 non_pipeline_fir " "Found entity 1: non_pipeline_fir" {  } { { "design.v" "" { Text "D:/edu/fpga_lab/quartus/non_pipeline_fir/design.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742991761701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742991761701 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "non_pipeline_fir design.v(15) " "Verilog HDL Parameter Declaration warning at design.v(15): Parameter Declaration in module \"non_pipeline_fir\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "design.v" "" { Text "D:/edu/fpga_lab/quartus/non_pipeline_fir/design.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1742991761703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "non_pipeline_fir " "Elaborating entity \"non_pipeline_fir\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742991761769 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_flag design.v(12) " "Verilog HDL or VHDL warning at design.v(12): object \"load_flag\" assigned a value but never read" {  } { { "design.v" "" { Text "D:/edu/fpga_lab/quartus/non_pipeline_fir/design.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742991761909 "|non_pipeline_fir"}
{ "Error" "EVRFX_VERI_NON_CONST_LOOP" "250 design.v(46) " "Verilog HDL Loop Statement error at design.v(46): loop with non-constant loop condition must terminate within 250 iterations" {  } { { "design.v" "" { Text "D:/edu/fpga_lab/quartus/non_pipeline_fir/design.v" 46 0 0 } }  } 0 10119 "Verilog HDL Loop Statement error at %2!s!: loop with non-constant loop condition must terminate within %1!d! iterations" 0 0 "Analysis & Synthesis" 0 -1 1742992005686 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742993087137 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/edu/fpga_lab/quartus/non_pipeline_fir/output_files/non_pipeline_fir.map.smsg " "Generated suppressed messages file D:/edu/fpga_lab/quartus/non_pipeline_fir/output_files/non_pipeline_fir.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742993087638 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "32972 " "Peak virtual memory: 32972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742993088232 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 26 18:14:48 2025 " "Processing ended: Wed Mar 26 18:14:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742993088232 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:22:20 " "Elapsed time: 00:22:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742993088232 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:14:08 " "Total CPU time (on all processors): 00:14:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742993088232 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742993088232 ""}
