$date
	Wed Feb 28 10:20:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Mux41_tb $end
$var wire 1 ! out $end
$var reg 4 " data [3:0] $end
$var reg 2 # key [1:0] $end
$scope module uut $end
$var wire 4 $ data [3:0] $end
$var wire 2 % key [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
bx "
x!
$end
#10
0!
b0 #
b0 %
b0 "
b0 $
#20
1!
b1 "
b1 $
#30
b1 #
b1 %
b10 "
b10 $
#40
b10 #
b10 %
b100 "
b100 $
#50
b11 #
b11 %
b1000 "
b1000 $
#60
0!
b111 "
b111 $
#70
