#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fdd1419a50 .scope module, "tb" "tb" 2 16;
 .timescale 0 0;
v000001fdd14a60a0_0 .var "clk", 0 0;
v000001fdd14a6140_0 .net "count", 7 0, v000001fdd14168d0_0;  1 drivers
v000001fdd14a61e0_0 .var "en", 0 0;
S_000001fdd14a5f10 .scope module, "s1" "prog_cout" 2 23, 2 1 0, S_000001fdd1419a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "ac_dc";
    .port_info 2 /OUTPUT 8 "out_num";
v000001fdd14166b0_0 .net "CLK", 0 0, v000001fdd14a60a0_0;  1 drivers
v000001fdd1416450_0 .net "ac_dc", 0 0, v000001fdd14a61e0_0;  1 drivers
v000001fdd14168d0_0 .var "out_num", 7 0;
E_000001fdd14a99f0 .event posedge, v000001fdd14166b0_0;
    .scope S_000001fdd14a5f10;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fdd14168d0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_000001fdd14a5f10;
T_1 ;
    %wait E_000001fdd14a99f0;
    %load/vec4 v000001fdd1416450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v000001fdd14168d0_0;
    %add;
    %store/vec4 v000001fdd14168d0_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 3, 0, 8;
    %load/vec4 v000001fdd14168d0_0;
    %add;
    %store/vec4 v000001fdd14168d0_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fdd1419a50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdd14a61e0_0, 0, 1;
    %vpi_call 2 30 "$display", " clk  |  enable   |  out num " {0 0 0};
    %vpi_call 2 31 "$monitor", "%b  %b  %d  ", v000001fdd14a60a0_0, v000001fdd14a61e0_0, v000001fdd14a6140_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdd14a60a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fdd14a60a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdd14a60a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fdd14a60a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdd14a60a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fdd14a60a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdd14a60a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fdd14a60a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fdd14a61e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdd14a60a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fdd14a60a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdd14a61e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdd14a60a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fdd14a60a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdd14a60a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fdd14a60a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdd14a60a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fdd14a60a0_0, 0, 1;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "testcode.v";
