;redcode
;assert 1
	SPL 0, <22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	CMP <0, @2
	ADD @130, 9
	ADD @130, 9
	SUB <0, @2
	SUB @-127, 100
	JMN 0, <303
	SUB @-127, 100
	SUB -207, <-120
	ADD 210, 30
	ADD 210, 30
	DJN -130, 9
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	JMZ 210, 30
	SUB <0, @-2
	ADD 210, 30
	SUB -207, <-120
	ADD 3, @31
	ADD -130, 9
	SPL 0, <-22
	MOV -1, <-20
	SLT 121, 0
	SLT 121, 0
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 108
	SUB @121, 106
	MOV @130, 9
	JMN <30, 9
	ADD 210, 67
	ADD 210, 67
	JMN <30, 9
	DJN -130, 9
	ADD #270, 0
	SPL 0, <22
	SUB 300, 90
	ADD 270, 0
	SPL 0, <-22
	CMP -1, <-20
	SPL 0, <22
	MOV -7, <-20
	ADD 210, 30
	ADD 210, 30
