// Seed: 1715877278
module module_0 (
    input tri0 id_0
    , id_6,
    input wand id_1,
    input wire id_2,
    input supply1 id_3,
    input supply1 id_4
);
endmodule
module module_1 (
    input wor id_0
);
  logic id_2, id_3 = -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2[-1'd0 :-1],
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input logic [7:0] id_2;
  inout wire id_1;
  logic id_5[1 : 1 'b0] = id_3;
endmodule
module module_3 #(
    parameter id_2 = 32'd6
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  inout logic [7:0] id_1;
  logic id_3;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_3
  );
  assign id_1[id_2] = id_3;
  wire [-1 : -1] id_4;
endmodule
