static int F_1 ( T_1 V_1 , unsigned long * V_2 ,\r\nunsigned long * V_3 )\r\n{\r\nint V_4 , V_5 ;\r\nunsigned long V_6 = 0 , V_7 = 0 ;\r\nV_4 = ( V_1 >> V_8 ) & V_9 ;\r\nif ( V_4 ) {\r\nif ( V_4 > 6 )\r\nreturn - 1 ;\r\nV_5 = ( V_4 - 1 ) * 2 ;\r\nV_6 |= 2 << V_5 ;\r\nV_7 |= 1 << V_5 ;\r\nif ( V_4 >= 5 && ! ( V_1 == 0x500fa || V_1 == 0x600f4 ) )\r\nreturn - 1 ;\r\n}\r\nif ( V_4 < 5 ) {\r\nV_6 |= 0x8000 ;\r\nV_7 |= 0x1000 ;\r\n}\r\n* V_2 = V_6 ;\r\n* V_3 = V_7 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_2 ( T_1 V_1 )\r\n{\r\nint V_10 , V_11 ;\r\nfor ( V_10 = 0 ; V_10 < F_3 ( V_12 ) ; ++ V_10 ) {\r\nif ( V_1 < V_12 [ V_10 ] [ 0 ] )\r\nbreak;\r\nfor ( V_11 = 0 ; V_11 < V_13 && V_12 [ V_10 ] [ V_11 ] ; ++ V_11 )\r\nif ( V_1 == V_12 [ V_10 ] [ V_11 ] )\r\nreturn V_10 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic T_2 F_4 ( T_1 V_1 )\r\n{\r\nint V_4 , V_14 ;\r\nV_4 = ( V_1 >> V_8 ) & V_9 ;\r\nV_14 = V_1 & V_15 ;\r\nif ( ( V_4 == 2 || V_4 == 4 ) && ( V_14 & ~ 7 ) == 0x40 )\r\nreturn V_1 - ( 1 << V_8 ) + 8 ;\r\nif ( ( V_4 == 1 || V_4 == 3 ) && ( V_14 & ~ 7 ) == 0x48 )\r\nreturn V_1 + ( 1 << V_8 ) - 8 ;\r\nreturn - 1 ;\r\n}\r\nstatic int F_5 ( T_1 V_1 , unsigned int V_16 , T_1 V_17 [] )\r\n{\r\nint V_10 , V_11 , V_18 = 1 ;\r\nT_2 V_19 ;\r\nV_17 [ 0 ] = V_1 ;\r\nV_18 = 1 ;\r\nV_10 = F_2 ( V_1 ) ;\r\nif ( V_10 >= 0 ) {\r\nfor ( V_11 = 0 ; V_11 < V_13 ; ++ V_11 ) {\r\nV_19 = V_12 [ V_10 ] [ V_11 ] ;\r\nif ( V_19 && V_19 != V_1 )\r\nV_17 [ V_18 ++ ] = V_19 ;\r\n}\r\n} else {\r\nV_19 = F_4 ( V_1 ) ;\r\nif ( V_19 > 0 )\r\nV_17 [ V_18 ++ ] = V_19 ;\r\n}\r\nif ( V_16 & V_20 ) {\r\nV_11 = V_18 ;\r\nfor ( V_10 = 0 ; V_10 < V_18 ; ++ V_10 ) {\r\nswitch ( V_17 [ V_10 ] ) {\r\ncase 0x1e :\r\nV_17 [ V_11 ++ ] = 0x600f4 ;\r\nbreak;\r\ncase 0x600f4 :\r\nV_17 [ V_11 ++ ] = 0x1e ;\r\nbreak;\r\ncase 0x2 :\r\nV_17 [ V_11 ++ ] = 0x500fa ;\r\nbreak;\r\ncase 0x500fa :\r\nV_17 [ V_11 ++ ] = 0x2 ;\r\nbreak;\r\n}\r\n}\r\nV_18 = V_11 ;\r\n}\r\nreturn V_18 ;\r\n}\r\nstatic int F_6 ( T_1 V_1 )\r\n{\r\nint V_4 , V_14 ;\r\nint V_21 ;\r\nV_4 = ( V_1 >> V_8 ) & V_9 ;\r\nV_21 = ( V_1 >> V_22 ) & V_23 ;\r\nV_14 = V_1 & V_15 & ~ 1 ;\r\nif ( V_4 >= 5 )\r\nreturn 0 ;\r\nswitch ( V_14 >> 4 ) {\r\ncase 2 :\r\nreturn V_4 == 2 || V_4 == 4 ;\r\ncase 3 :\r\nif ( V_14 == 0x3c )\r\nreturn V_4 == 1 ;\r\nif ( V_14 == 0x3e )\r\nreturn V_4 != 2 ;\r\nreturn 1 ;\r\ncase 4 :\r\ncase 5 :\r\nreturn V_21 == 0xd ;\r\ncase 6 :\r\nif ( V_14 == 0x64 )\r\nreturn V_4 >= 3 ;\r\ncase 8 :\r\nreturn V_21 == 0xd ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_7 ( T_1 V_1 [] , int V_24 ,\r\nunsigned int V_25 [] , unsigned long V_26 [] )\r\n{\r\nunsigned long V_27 = 0 ;\r\nunsigned long V_28 = V_29 | V_30 ;\r\nunsigned int V_4 , V_21 , V_31 , V_32 , V_14 ;\r\nunsigned int V_33 = 0 ;\r\nint V_10 ;\r\nfor ( V_10 = 0 ; V_10 < V_24 ; ++ V_10 ) {\r\nV_4 = ( V_1 [ V_10 ] >> V_8 ) & V_9 ;\r\nif ( V_4 ) {\r\nif ( V_4 > 6 )\r\nreturn - 1 ;\r\nif ( V_33 & ( 1 << ( V_4 - 1 ) ) )\r\nreturn - 1 ;\r\nV_33 |= 1 << ( V_4 - 1 ) ;\r\n}\r\n}\r\nfor ( V_10 = 0 ; V_10 < V_24 ; ++ V_10 ) {\r\nV_4 = ( V_1 [ V_10 ] >> V_8 ) & V_9 ;\r\nV_21 = ( V_1 [ V_10 ] >> V_22 ) & V_23 ;\r\nV_31 = ( V_1 [ V_10 ] >> V_34 ) & V_35 ;\r\nV_32 = ( V_1 [ V_10 ] >> V_36 ) & V_37 ;\r\nV_14 = V_1 [ V_10 ] & V_15 ;\r\nif ( ! V_4 ) {\r\nfor ( V_4 = 0 ; V_4 < 4 ; ++ V_4 ) {\r\nif ( ! ( V_33 & ( 1 << V_4 ) ) )\r\nbreak;\r\n}\r\nif ( V_4 >= 4 )\r\nreturn - 1 ;\r\nV_33 |= 1 << V_4 ;\r\n} else {\r\n-- V_4 ;\r\n}\r\nif ( V_4 <= 3 ) {\r\nV_27 |= ( unsigned long ) V_21\r\n<< ( V_38 - 4 * V_4 ) ;\r\nV_27 |= ( unsigned long ) V_31\r\n<< ( V_39 - V_4 ) ;\r\nV_27 |= V_14 << F_8 ( V_4 ) ;\r\nif ( V_21 == 6 )\r\nV_27 |= ( unsigned long ) V_32\r\n<< V_40 ;\r\n}\r\nif ( F_6 ( V_1 [ V_10 ] ) )\r\nV_28 |= V_41 ;\r\nV_25 [ V_10 ] = V_4 ;\r\n}\r\nV_26 [ 0 ] = 0 ;\r\nif ( V_33 & 1 )\r\nV_26 [ 0 ] = V_42 ;\r\nif ( V_33 & 0x3e )\r\nV_26 [ 0 ] |= V_43 ;\r\nV_26 [ 1 ] = V_27 ;\r\nV_26 [ 2 ] = V_28 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_9 ( unsigned int V_4 , unsigned long V_26 [] )\r\n{\r\nif ( V_4 <= 3 )\r\nV_26 [ 1 ] &= ~ ( 0xffUL << F_8 ( V_4 ) ) ;\r\n}\r\nstatic int T_3 F_10 ( void )\r\n{\r\nif ( ! V_44 -> V_45 ||\r\nstrcmp ( V_44 -> V_45 , L_1 ) )\r\nreturn - V_46 ;\r\nreturn F_11 ( & V_47 ) ;\r\n}
