{
  "DESIGN_NAME": "top_module",
  "VERILOG_FILES": [
    "dir::src/top_module.v",
    "dir::src/alu.v",
    "dir::src/register_file.v",
    "dir::src/instruction_decoder.v"
  ],
  "CLOCK_PERIOD": 10,
  "CLOCK_PORT": "clk",
  "PNR_SDC_FILE": "top_module.sdc",
  "SIGNOFF_SDC_FILE": "top_module.sdc",

  "PL_RANDOM_GLB_PLACEMENT": true,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 100 100",
  "PL_TARGET_DENSITY": 0.5,
  "FP_CORE_UTIL": 20,

  "FP_PDN_AUTO_ADJUST": false,
  "FP_PDN_VPITCH": 25,
  "FP_PDN_HPITCH": 25,
  "FP_PDN_VOFFSET": 5,
  "FP_PDN_HOFFSET": 5,

  "GRT_REPAIR_ANTENNAS": 1,
  "DIODE_ON_PORTS": "both",
  "RUN_HEURISTIC_DIODE_INSERTION": 1,

  "FP_PIN_ORDER_CFG": "pin_order.cfg",

  "SKIP_VERILATOR": true,
  "RUN_GENERATE_REPORTS": 0,

  "pdk::sky130*": {
    "CLOCK_PERIOD": 10,
    "FP_CORE_UTIL": 20,
    "scl::sky130_fd_sc_hs": {
      "CLOCK_PERIOD": 8
    },
    "scl::sky130_fd_sc_ls": {
      "MAX_FANOUT_CONSTRAINT": 10
    }
  }
}

