library verilog;
use verilog.vl_types.all;
entity MAC_4bit_tb is
end MAC_4bit_tb;
