<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="fft_32" solutionName="solution1" date="2022-02-04T03:54:35.339+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'FFT0_1_Pipeline_FFT_label1' (loop 'FFT_label1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('data_OUT_M_imag_0_0_0_addr_1_write_ln32', ../vhls/fixed/fft.cpp:32) of variable '__r._M_imag.V' on array 'data_OUT_M_imag_0_0_0' and 'store' operation ('data_OUT_M_imag_0_0_0_addr_write_ln31', ../vhls/fixed/fft.cpp:31) of variable '__r._M_imag.V' on array 'data_OUT_M_imag_0_0_0'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="fft_32" solutionName="solution1" date="2022-02-04T03:54:34.240+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'FFT0.1' to 'FFT0_1'." projectName="fft_32" solutionName="solution1" date="2022-02-04T03:54:34.086+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'FFT0.1_Pipeline_FFT_label1' to 'FFT0_1_Pipeline_FFT_label1'." projectName="fft_32" solutionName="solution1" date="2022-02-04T03:54:34.076+0100" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'data_OUT' (../vhls/fixed/fft.cpp:44:0)&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-142.html" projectName="fft_32" solutionName="solution1" date="2022-02-04T03:54:32.406+0100" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'data_IN' (../vhls/fixed/fft.cpp:44:0)&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-142.html" projectName="fft_32" solutionName="solution1" date="2022-02-04T03:54:32.402+0100" type="Warning"/>
        <logs message="WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (../vhls/fixed/fft.cpp:46:9)" projectName="fft_32" solutionName="solution1" date="2022-02-04T03:54:28.734+0100" type="Warning"/>
        <logs message="WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (../vhls/fixed/fft.cpp:45:9)" projectName="fft_32" solutionName="solution1" date="2022-02-04T03:54:24.918+0100" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xA;## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/data_OUT_TREADY -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/data_OUT_TVALID -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/data_OUT_TDATA -into $return_group -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_local_deadlock -into $return_group -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_local_block -into $return_group -radix hex&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xA;## set return_group [add_wave_group return(axis) -into $cinputgroup]&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/data_IN_TREADY -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/data_IN_TVALID -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/data_IN_TDATA -into $return_group -radix hex&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_start -into $blocksiggroup&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_done -into $blocksiggroup&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_idle -into $blocksiggroup&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_ready -into $blocksiggroup&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_rst_n -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_FFT_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_FFT_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_FFT_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_FFT_top/LENGTH_data_IN -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_FFT_top/LENGTH_data_OUT -into $tb_portdepth_group -radix hex&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xA;## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]&#xA;## add_wave /apatb_FFT_top/data_OUT_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/data_OUT_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/data_OUT_TDATA -into $tb_return_group -radix hex&#xA;## add_wave /apatb_FFT_top/ap_local_deadlock -into $tb_return_group -radix hex&#xA;## add_wave /apatb_FFT_top/ap_local_block -into $tb_return_group -radix hex&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]&#xA;## add_wave /apatb_FFT_top/data_IN_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/data_IN_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/data_IN_TDATA -into $tb_return_group -radix hex&#xA;## save_wave_config FFT.wcfg&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 2 [0.00%] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 2 [100.00%] @ &quot;3045000&quot;&#xA;// RTL Simulation : 2 / 2 [100.00%] @ &quot;5955000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 6015 ns : File &quot;/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT.autotb.v&quot; Line 250&#xA;## quit" projectName="fft_32" solutionName="solution1" date="2022-02-04T03:56:57.398+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:53]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.FFT_xin_M_real_V_RAM_AUTO_1R1W&#xA;Compiling module xil_defaultlib.FFT_data_OUT0_M_real_V_RAM_AUTO_...&#xA;Compiling module xil_defaultlib.FFT_FFT0_1_Pipeline_FFT_label1_W...&#xA;Compiling module xil_defaultlib.FFT_xout_M_real_V_RAM_AUTO_1R1W&#xA;Compiling module xil_defaultlib.FFT_flow_control_loop_pipe_seque...&#xA;Compiling module xil_defaultlib.FFT_FFT_Pipeline_VITIS_LOOP_58_1&#xA;Compiling module xil_defaultlib.FFT_FFT_Pipeline_bitreversal_lab...&#xA;Compiling module xil_defaultlib.FFT_mul_mul_16s_10s_24_4_1_DSP48...&#xA;Compiling module xil_defaultlib.FFT_mul_mul_16s_10s_24_4_1(ID=1,...&#xA;Compiling module xil_defaultlib.FFT_mac_mulsub_16s_9s_24s_24_4_1...&#xA;Compiling module xil_defaultlib.FFT_mac_muladd_16s_9s_24s_24_4_1...&#xA;Compiling module xil_defaultlib.FFT_FFT0_1_Pipeline_FFT_label1&#xA;Compiling module xil_defaultlib.FFT_FFT0_1&#xA;Compiling module xil_defaultlib.FFT_FFT_Pipeline_FFT_label1&#xA;Compiling module xil_defaultlib.FFT_FFT_Pipeline_VITIS_LOOP_68_2&#xA;Compiling module xil_defaultlib.FFT_regslice_both&#xA;Compiling module xil_defaultlib.FFT&#xA;Compiling module xil_defaultlib.fifo(DEPTH=32,WIDTH=32)&#xA;Compiling module xil_defaultlib.AESL_axi_s_data_IN&#xA;Compiling module xil_defaultlib.AESL_axi_s_data_OUT&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xA;Compiling module xil_defaultlib.upc_loop_intf&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_FFT_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot FFT&#xA;&#xA;&#xA;****** xsim v2021.2 (64-bit)&#xA;  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021&#xA;  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021&#xA;    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source xsim.dir/FFT/xsim_script.tcl&#xA;# xsim {FFT} -view {{FFT_dataflow_ana.wcfg}} -tclbatch {FFT.tcl} -protoinst {FFT.protoinst}" projectName="fft_32" solutionName="solution1" date="2022-02-04T03:56:57.085+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:45]" projectName="fft_32" solutionName="solution1" date="2022-02-04T03:56:47.750+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:21]" projectName="fft_32" solutionName="solution1" date="2022-02-04T03:56:47.746+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:31]" projectName="fft_32" solutionName="solution1" date="2022-02-04T03:56:47.114+0100" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="fft_32" solutionName="solution1" date="2022-02-04T03:56:47.084+0100" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
