command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4253049	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_op_eval_ble_0.c								
ANR	4253050	Function	gen_op_eval_ble	1:0:0:244							
ANR	4253051	FunctionDef	"gen_op_eval_ble (TCGv dst , TCGv_i32 src)"		4253050	0					
ANR	4253052	CompoundStatement		3:0:60:244	4253050	0					
ANR	4253053	ExpressionStatement	"gen_mov_reg_N ( cpu_tmp0 , src )"	5:4:67:95	4253050	0	True				
ANR	4253054	CallExpression	"gen_mov_reg_N ( cpu_tmp0 , src )"		4253050	0					
ANR	4253055	Callee	gen_mov_reg_N		4253050	0					
ANR	4253056	Identifier	gen_mov_reg_N		4253050	0					
ANR	4253057	ArgumentList	cpu_tmp0		4253050	1					
ANR	4253058	Argument	cpu_tmp0		4253050	0					
ANR	4253059	Identifier	cpu_tmp0		4253050	0					
ANR	4253060	Argument	src		4253050	1					
ANR	4253061	Identifier	src		4253050	0					
ANR	4253062	ExpressionStatement	"gen_mov_reg_V ( dst , src )"	7:4:102:125	4253050	1	True				
ANR	4253063	CallExpression	"gen_mov_reg_V ( dst , src )"		4253050	0					
ANR	4253064	Callee	gen_mov_reg_V		4253050	0					
ANR	4253065	Identifier	gen_mov_reg_V		4253050	0					
ANR	4253066	ArgumentList	dst		4253050	1					
ANR	4253067	Argument	dst		4253050	0					
ANR	4253068	Identifier	dst		4253050	0					
ANR	4253069	Argument	src		4253050	1					
ANR	4253070	Identifier	src		4253050	0					
ANR	4253071	ExpressionStatement	"tcg_gen_xor_tl ( dst , dst , cpu_tmp0 )"	9:4:132:166	4253050	2	True				
ANR	4253072	CallExpression	"tcg_gen_xor_tl ( dst , dst , cpu_tmp0 )"		4253050	0					
ANR	4253073	Callee	tcg_gen_xor_tl		4253050	0					
ANR	4253074	Identifier	tcg_gen_xor_tl		4253050	0					
ANR	4253075	ArgumentList	dst		4253050	1					
ANR	4253076	Argument	dst		4253050	0					
ANR	4253077	Identifier	dst		4253050	0					
ANR	4253078	Argument	dst		4253050	1					
ANR	4253079	Identifier	dst		4253050	0					
ANR	4253080	Argument	cpu_tmp0		4253050	2					
ANR	4253081	Identifier	cpu_tmp0		4253050	0					
ANR	4253082	ExpressionStatement	"gen_mov_reg_Z ( cpu_tmp0 , src )"	11:4:173:201	4253050	3	True				
ANR	4253083	CallExpression	"gen_mov_reg_Z ( cpu_tmp0 , src )"		4253050	0					
ANR	4253084	Callee	gen_mov_reg_Z		4253050	0					
ANR	4253085	Identifier	gen_mov_reg_Z		4253050	0					
ANR	4253086	ArgumentList	cpu_tmp0		4253050	1					
ANR	4253087	Argument	cpu_tmp0		4253050	0					
ANR	4253088	Identifier	cpu_tmp0		4253050	0					
ANR	4253089	Argument	src		4253050	1					
ANR	4253090	Identifier	src		4253050	0					
ANR	4253091	ExpressionStatement	"tcg_gen_or_tl ( dst , dst , cpu_tmp0 )"	13:4:208:241	4253050	4	True				
ANR	4253092	CallExpression	"tcg_gen_or_tl ( dst , dst , cpu_tmp0 )"		4253050	0					
ANR	4253093	Callee	tcg_gen_or_tl		4253050	0					
ANR	4253094	Identifier	tcg_gen_or_tl		4253050	0					
ANR	4253095	ArgumentList	dst		4253050	1					
ANR	4253096	Argument	dst		4253050	0					
ANR	4253097	Identifier	dst		4253050	0					
ANR	4253098	Argument	dst		4253050	1					
ANR	4253099	Identifier	dst		4253050	0					
ANR	4253100	Argument	cpu_tmp0		4253050	2					
ANR	4253101	Identifier	cpu_tmp0		4253050	0					
ANR	4253102	ReturnType	static inline void		4253050	1					
ANR	4253103	Identifier	gen_op_eval_ble		4253050	2					
ANR	4253104	ParameterList	"TCGv dst , TCGv_i32 src"		4253050	3					
ANR	4253105	Parameter	TCGv dst	1:35:35:42	4253050	0	True				
ANR	4253106	ParameterType	TCGv		4253050	0					
ANR	4253107	Identifier	dst		4253050	1					
ANR	4253108	Parameter	TCGv_i32 src	1:45:45:56	4253050	1	True				
ANR	4253109	ParameterType	TCGv_i32		4253050	0					
ANR	4253110	Identifier	src		4253050	1					
ANR	4253111	CFGEntryNode	ENTRY		4253050		True				
ANR	4253112	CFGExitNode	EXIT		4253050		True				
ANR	4253113	Symbol	dst		4253050						
ANR	4253114	Symbol	src		4253050						
ANR	4253115	Symbol	cpu_tmp0		4253050						
