/* Generated by Yosys 0.19 (git sha1 a45c131b37c, clang 13.1.6 -fPIC -Os) */

module lakeroad_xilinx_ultrascale_plus_not8_1(a, out0);
  input [7:0] a;
  wire [7:0] a;
  output [7:0] out0;
  wire [7:0] out0;
  LUT1 #(
    .INIT(2'h1)
  ) lut1_0 (
    .I0(a[0]),
    .O(out0[0])
  );
  LUT1 #(
    .INIT(2'h1)
  ) lut1_1 (
    .I0(a[1]),
    .O(out0[1])
  );
  LUT1 #(
    .INIT(2'h1)
  ) lut1_2 (
    .I0(a[2]),
    .O(out0[2])
  );
  LUT1 #(
    .INIT(2'h1)
  ) lut1_3 (
    .I0(a[3]),
    .O(out0[3])
  );
  LUT1 #(
    .INIT(2'h1)
  ) lut1_4 (
    .I0(a[4]),
    .O(out0[4])
  );
  LUT1 #(
    .INIT(2'h1)
  ) lut1_5 (
    .I0(a[5]),
    .O(out0[5])
  );
  LUT1 #(
    .INIT(2'h1)
  ) lut1_6 (
    .I0(a[6]),
    .O(out0[6])
  );
  LUT1 #(
    .INIT(2'h1)
  ) lut1_7 (
    .I0(a[7]),
    .O(out0[7])
  );
endmodule

