(edif PCB_Project1_PrjPCB
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap
     (keywordLevel 0)
  )
  (status
    (written
      (timeStamp 2005 8 21 15 27 4)
      (program "Design Explorer DXP - EDIF For PCB"
        (version "1.0.0")
      )
      (author "EDIF For PCB")
    )
  )

  (library COMPONENT_LIB
    (edifLevel 0)
    (technology
      (numberDefinition
        (scale  1  1  (unit  distance))
      )
    )
    (cell ATMEGA8_DIP28
      (cellType GENERIC)
      (view netListView
        (viewType NETLIST)
        (interface
          (port (rename &1 "1")   (direction INOUT))
          (port (rename &2 "2")   (direction INOUT))
          (port (rename &3 "3")   (direction INOUT))
          (port (rename &4 "4")   (direction INOUT))
          (port (rename &5 "5")   (direction INOUT))
          (port (rename &6 "6")   (direction INOUT))
          (port (rename &7 "7")   (direction INOUT))
          (port (rename &8 "8")   (direction INOUT))
          (port (rename &9 "9")   (direction INOUT))
          (port (rename &10 "10") (direction INOUT))
          (port (rename &11 "11") (direction INOUT))
          (port (rename &12 "12") (direction INOUT))
          (port (rename &13 "13") (direction INOUT))
          (port (rename &14 "14") (direction INOUT))
          (port (rename &15 "15") (direction INOUT))
          (port (rename &16 "16") (direction INOUT))
          (port (rename &17 "17") (direction INOUT))
          (port (rename &18 "18") (direction INOUT))
          (port (rename &19 "19") (direction INOUT))
          (port (rename &20 "20") (direction INOUT))
          (port (rename &21 "21") (direction INPUT))
          (port (rename &22 "22") (direction INOUT))
          (port (rename &23 "23") (direction INOUT))
          (port (rename &24 "24") (direction INOUT))
          (port (rename &25 "25") (direction INOUT))
          (port (rename &26 "26") (direction INOUT))
          (port (rename &27 "27") (direction INOUT))
          (port (rename &28 "28") (direction INOUT))
        )
      )
    )
    (cell (rename Header_30 "Header 30")
      (cellType GENERIC)
      (view netListView
        (viewType NETLIST)
        (interface
          (port (rename &1 "1")   (direction INOUT))
          (port (rename &2 "2")   (direction INOUT))
          (port (rename &3 "3")   (direction INOUT))
          (port (rename &4 "4")   (direction INOUT))
          (port (rename &5 "5")   (direction INOUT))
          (port (rename &6 "6")   (direction INOUT))
          (port (rename &7 "7")   (direction INOUT))
          (port (rename &8 "8")   (direction INOUT))
          (port (rename &9 "9")   (direction INOUT))
          (port (rename &10 "10") (direction INOUT))
          (port (rename &11 "11") (direction INOUT))
          (port (rename &12 "12") (direction INOUT))
          (port (rename &13 "13") (direction INOUT))
          (port (rename &14 "14") (direction INOUT))
          (port (rename &15 "15") (direction INOUT))
          (port (rename &16 "16") (direction INOUT))
          (port (rename &17 "17") (direction INOUT))
          (port (rename &18 "18") (direction INOUT))
          (port (rename &19 "19") (direction INOUT))
          (port (rename &20 "20") (direction INOUT))
          (port (rename &21 "21") (direction INOUT))
          (port (rename &22 "22") (direction INOUT))
          (port (rename &23 "23") (direction INOUT))
          (port (rename &24 "24") (direction INOUT))
          (port (rename &25 "25") (direction INOUT))
          (port (rename &26 "26") (direction INOUT))
          (port (rename &27 "27") (direction INOUT))
          (port (rename &28 "28") (direction INOUT))
          (port (rename &29 "29") (direction INOUT))
          (port (rename &30 "30") (direction INOUT))
        )
      )
    )
  )
  (library SHEET_LIB
    (edifLevel 0)
    (technology
      (numberDefinition
        (scale  1  1  (unit  distance))
      )
    )
    (cell Sheet1_SchDoc
      (cellType generic)
      (view netListView
        (viewType netlist)
        (interface
        )
        (contents
          (Instance (rename JP_ "JP?")
            (viewRef NetlistView
              (cellRef Header_30
                (LibraryRef COMPONENT_LIB)
              )
            )
            (Property Class (String "Connector" ))
            (Property Class (String "Connector" ))
            (Property Class (String "Connector" ))
            (Property Class (String "Connector" ))
            (Property Class (String "Connector" ))
            (Property Class (String "Connector" ))
            (Property Class (String "Connector" ))
            (Property Class (String "Connector" ))
            (Property Manufacturer (String "Generic Components" ))
            (Property Manufacturer (String "Generic Components" ))
            (Property Manufacturer (String "Generic Components" ))
            (Property Manufacturer (String "Generic Components" ))
            (Property Manufacturer (String "Generic Components" ))
            (Property Manufacturer (String "Generic Components" ))
            (Property Manufacturer (String "Generic Components" ))
            (Property Manufacturer (String "Generic Components" ))
            (Property Footprint (String "HDR1X30" ))
            (Property Description (String "Header, 30-Pin" ))
            (Property UniqueId (String "\XIYFJIGJ" ))
            (Property PhysicalPath (String "Sheet1" ))
            (Property ChannelOffset (String "0" ))
          )
          (Instance U2
            (viewRef NetlistView
              (cellRef ATMEGA8_DIP28
                (LibraryRef COMPONENT_LIB)
              )
            )
            (Property Footprint (String "DIP-28" ))
            (Property Description (String "Atmel Microcontroller - Library created by carel..  <www.mpfreezone.com>" ))
            (Property UniqueId (String "\BXVSHXTP" ))
            (Property PhysicalPath (String "Sheet1" ))
            (Property ChannelOffset (String "1" ))
          )
       )
     )
   )
  )
  (design PCB_Project1_PrjPCB
    (cellRef Sheet1_SchDoc
      (libraryRef SHEET_LIB)
    )
  )
)
