// Seed: 1943446962
module module_0 (
    input wand id_0,
    input wor id_1,
    input supply0 id_2
);
  assign id_4 = id_1;
  assign #(1) id_4 = 1;
  rnmos (id_0);
  wire id_5;
  if (1) wire id_6;
  id_7(
      .id_0(1), .id_1(1), .id_2(id_4)
  );
  wire id_8, id_9;
  wor  id_10 = 1;
  wire id_11;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input wire id_2,
    output uwire id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    input uwire id_7,
    output wor id_8,
    input supply0 id_9,
    output supply1 id_10,
    input wand id_11
);
  assign id_10 = 1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_9
  );
endmodule
