
mega32u4_DPS.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800100  00000202  00000276  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000202  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  00000278  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000002a8  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000040  00000000  00000000  000002e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000345  00000000  00000000  00000328  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000001b0  00000000  00000000  0000066d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000001cd  00000000  00000000  0000081d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000090  00000000  00000000  000009ec  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000026a  00000000  00000000  00000a7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000014e  00000000  00000000  00000ce6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000030  00000000  00000000  00000e34  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 56 00 	jmp	0xac	; 0xac <__ctors_end>
   4:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
   8:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
   c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  10:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  14:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  18:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  1c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  20:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  24:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  28:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  2c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  30:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  34:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  38:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  3c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  40:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  44:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  48:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  4c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  50:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  54:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  58:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  5c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  60:	0c 94 d8 00 	jmp	0x1b0	; 0x1b0 <__vector_24>
  64:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  68:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  6c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  70:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  74:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  78:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  7c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  80:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  84:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  88:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  8c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  90:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  94:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  98:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  9c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  a0:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  a4:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  a8:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>

000000ac <__ctors_end>:
  ac:	11 24       	eor	r1, r1
  ae:	1f be       	out	0x3f, r1	; 63
  b0:	cf ef       	ldi	r28, 0xFF	; 255
  b2:	da e0       	ldi	r29, 0x0A	; 10
  b4:	de bf       	out	0x3e, r29	; 62
  b6:	cd bf       	out	0x3d, r28	; 61

000000b8 <__do_copy_data>:
  b8:	11 e0       	ldi	r17, 0x01	; 1
  ba:	a0 e0       	ldi	r26, 0x00	; 0
  bc:	b1 e0       	ldi	r27, 0x01	; 1
  be:	e2 e0       	ldi	r30, 0x02	; 2
  c0:	f2 e0       	ldi	r31, 0x02	; 2
  c2:	02 c0       	rjmp	.+4      	; 0xc8 <__do_copy_data+0x10>
  c4:	05 90       	lpm	r0, Z+
  c6:	0d 92       	st	X+, r0
  c8:	a2 30       	cpi	r26, 0x02	; 2
  ca:	b1 07       	cpc	r27, r17
  cc:	d9 f7       	brne	.-10     	; 0xc4 <__do_copy_data+0xc>
  ce:	0e 94 b5 00 	call	0x16a	; 0x16a <main>
  d2:	0c 94 ff 00 	jmp	0x1fe	; 0x1fe <_exit>

000000d6 <__bad_interrupt>:
  d6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000da <_Z8SPI_initv>:
}


//----------------------------user defined functions---------------------------------
void SPI_init(){	//initialize SPI as master
	PRR0 &= ~(1<<PRSPI); //enable SPI module in PRR; page 167; Page 43
  da:	e4 e6       	ldi	r30, 0x64	; 100
  dc:	f0 e0       	ldi	r31, 0x00	; 0
  de:	80 81       	ld	r24, Z
  e0:	8b 7f       	andi	r24, 0xFB	; 251
  e2:	80 83       	st	Z, r24
	
	SPCR |= 1<<SPIE;	//enable SPI interrupt; page 171
  e4:	8c b5       	in	r24, 0x2c	; 44
  e6:	80 68       	ori	r24, 0x80	; 128
  e8:	8c bd       	out	0x2c, r24	; 44
	SPCR &= ~(1<<DORD);	//MSB to be transmitted first; page 171		
  ea:	8c b5       	in	r24, 0x2c	; 44
  ec:	8f 7d       	andi	r24, 0xDF	; 223
  ee:	8c bd       	out	0x2c, r24	; 44
	SPCR |= (1<<MSTR);	//enable master mode; page 171
  f0:	8c b5       	in	r24, 0x2c	; 44
  f2:	80 61       	ori	r24, 0x10	; 16
  f4:	8c bd       	out	0x2c, r24	; 44
	SPCR &= ~(1<<CPOL | 1<<CPHA);	//SPI clk is low when idle; Data is valid on leading edge; page 171
  f6:	8c b5       	in	r24, 0x2c	; 44
  f8:	83 7f       	andi	r24, 0xF3	; 243
  fa:	8c bd       	out	0x2c, r24	; 44
	DDRB |= 1<<DDB1 | 1<<DDB2;	//set PB2/MOSI and PB1/SCK as output
  fc:	84 b1       	in	r24, 0x04	; 4
  fe:	86 60       	ori	r24, 0x06	; 6
 100:	84 b9       	out	0x04, r24	; 4
									// MISO is override as Input; p168
	
	SPCR &= ~(1<<SPR1 | 1<<SPR0);
 102:	8c b5       	in	r24, 0x2c	; 44
 104:	8c 7f       	andi	r24, 0xFC	; 252
 106:	8c bd       	out	0x2c, r24	; 44
	SPSR |= 1<<SPI2X;	//set SPI CLK frequency; p172; f_clk = f_osc/2
 108:	8d b5       	in	r24, 0x2d	; 45
 10a:	81 60       	ori	r24, 0x01	; 1
 10c:	8d bd       	out	0x2d, r24	; 45
									
	SPCR |= 1<<SPE;	//enable SPI module in SPI control Register; page 171
 10e:	8c b5       	in	r24, 0x2c	; 44
 110:	80 64       	ori	r24, 0x40	; 64
 112:	8c bd       	out	0x2c, r24	; 44
 114:	08 95       	ret

00000116 <_Z6SPI_TXhhh>:

//DPS_cmd = desired phase shift
//bit_sh = number of bit shift (left) to the DPS_cmd
//PORT = one of the four phase shifter to have LE pulse applied
void SPI_TX(uint8_t DPS_cmd, uint8_t bit_sh, uint8_t PORT){	
	DPS_cmd = DPS_cmd << bit_sh;	//shift bit according to the phase shifter datasheet
 116:	90 e0       	ldi	r25, 0x00	; 0
 118:	02 c0       	rjmp	.+4      	; 0x11e <_Z6SPI_TXhhh+0x8>
 11a:	88 0f       	add	r24, r24
 11c:	99 1f       	adc	r25, r25
 11e:	6a 95       	dec	r22
 120:	e2 f7       	brpl	.-8      	; 0x11a <_Z6SPI_TXhhh+0x4>
	
	SPDR = DPS_cmd;	//place data to SPI data buffer to start sending the data
 122:	8e bd       	out	0x2e, r24	; 46
	//SPIF bit is set when a SPI transfer is complete; p158
	//SPIF bit is cleared by reading SPSR register with SPIF set, then accessing SPDR; page 158
	while(!(SPSR & (1<<SPIF))){
 124:	0d b4       	in	r0, 0x2d	; 45
 126:	07 fe       	sbrs	r0, 7
 128:	fd cf       	rjmp	.-6      	; 0x124 <_Z6SPI_TXhhh+0xe>
	//selectively apply LE pulse after data is transmitted	
	/* delay is required by the phase shifter, but the hardware cannot create a pulse that is as short as 1 cpu cycle
	   assuming the clk is running at 16MHz because of the parasitic capacitance; consider adding an amp as a buffer
	   to remove the charges faster;
	   _delay_loop_1(count) time = 1/CPU_clk*3*count; or 3 CPU_clk time per loop  */	
	if(PORT == PORT1){	//LE1
 12a:	41 30       	cpi	r20, 0x01	; 1
 12c:	31 f4       	brne	.+12     	; 0x13a <_Z6SPI_TXhhh+0x24>
		PINB |= 1<<PINB6;	//toggle high
 12e:	1e 9a       	sbi	0x03, 6	; 3
	__asm__ volatile (
		"1: dec %0" "\n\t"
		"brne 1b"
		: "=r" (__count)
		: "0" (__count)
	);
 130:	81 e0       	ldi	r24, 0x01	; 1
 132:	8a 95       	dec	r24
 134:	f1 f7       	brne	.-4      	; 0x132 <_Z6SPI_TXhhh+0x1c>
		_delay_loop_1(LE_t);
		//_NOP();	//delay by 1 cpu cycle
		PINB |= 1<<PINB6;	//toggle low
 136:	1e 9a       	sbi	0x03, 6	; 3
 138:	08 95       	ret
	} else if (PORT == PORT2){	//LE2
 13a:	42 30       	cpi	r20, 0x02	; 2
 13c:	31 f4       	brne	.+12     	; 0x14a <_Z6SPI_TXhhh+0x34>
		PINB |= 1<<PINB5;	//toggle high
 13e:	1d 9a       	sbi	0x03, 5	; 3
 140:	81 e0       	ldi	r24, 0x01	; 1
 142:	8a 95       	dec	r24
 144:	f1 f7       	brne	.-4      	; 0x142 <_Z6SPI_TXhhh+0x2c>
		_delay_loop_1(LE_t);
		PINB |= 1<<PINB5;	//toggle low
 146:	1d 9a       	sbi	0x03, 5	; 3
 148:	08 95       	ret
	} else if (PORT == PORT3){	//LE3
 14a:	43 30       	cpi	r20, 0x03	; 3
 14c:	31 f4       	brne	.+12     	; 0x15a <_Z6SPI_TXhhh+0x44>
		PINB |= 1<<PINB4;	//toggle high		
 14e:	1c 9a       	sbi	0x03, 4	; 3
 150:	81 e0       	ldi	r24, 0x01	; 1
 152:	8a 95       	dec	r24
 154:	f1 f7       	brne	.-4      	; 0x152 <_Z6SPI_TXhhh+0x3c>
		_delay_loop_1(LE_t);
		PINB |= 1<<PINB4;	//toggle low
 156:	1c 9a       	sbi	0x03, 4	; 3
 158:	08 95       	ret
	} else if (PORT == PORT4){	//LE4
 15a:	44 30       	cpi	r20, 0x04	; 4
 15c:	29 f4       	brne	.+10     	; 0x168 <_Z6SPI_TXhhh+0x52>
		PINB |= 1<<PINB7;	//toggle high		
 15e:	1f 9a       	sbi	0x03, 7	; 3
 160:	81 e0       	ldi	r24, 0x01	; 1
 162:	8a 95       	dec	r24
 164:	f1 f7       	brne	.-4      	; 0x162 <_Z6SPI_TXhhh+0x4c>
		_delay_loop_1(LE_t);
		PINB |= 1<<PINB7;	//toggle low
 166:	1f 9a       	sbi	0x03, 7	; 3
 168:	08 95       	ret

0000016a <main>:
void SPI_init();	//user defined function; send cmd to DPS
void SPI_TX(uint8_t DPS_cmd, uint8_t bit_sh, uint8_t PORT);	//user defined function; bit shift is built in the function

void USART1_init();	//user defined function; receive cmd from bluetooth

int main(void){
 16a:	cf 93       	push	r28
 16c:	df 93       	push	r29
 16e:	00 d0       	rcall	.+0      	; 0x170 <main+0x6>
 170:	cd b7       	in	r28, 0x3d	; 61
 172:	de b7       	in	r29, 0x3e	; 62
	const uint16_t delay_t = 1000;
	
	volatile uint8_t bit_sh = 2;
 174:	82 e0       	ldi	r24, 0x02	; 2
 176:	8a 83       	std	Y+2, r24	; 0x02
	volatile uint8_t port_num = 4;
 178:	84 e0       	ldi	r24, 0x04	; 4
 17a:	89 83       	std	Y+1, r24	; 0x01
	
	cli();//Disable Global Interrupt
 17c:	f8 94       	cli
	SPI_init();
 17e:	0e 94 6d 00 	call	0xda	; 0xda <_Z8SPI_initv>
	//USART1_init();
	sei();	//Enable Global Interrupt
 182:	78 94       	sei
	//short pulse to execute the cmd received by the phase shifter
	DDRB |= 1<<DDB6;	//LE1; set port as output
 184:	26 9a       	sbi	0x04, 6	; 4
	DDRB |= 1<<DDB5;	//LE2; set port as output
 186:	25 9a       	sbi	0x04, 5	; 4
	DDRB |= 1<<DDB4;	//LE3; set port as output
 188:	24 9a       	sbi	0x04, 4	; 4
	DDRB |= 1<<DDB7;	//LE4; set port as output
 18a:	27 9a       	sbi	0x04, 7	; 4
	
	DDRB |= 1<<DDB0;	//debug; set port as output
 18c:	20 9a       	sbi	0x04, 0	; 4
	
    while (1){				
		SPI_TX(SPI_data, bit_sh, port_num);		
 18e:	49 81       	ldd	r20, Y+1	; 0x01
 190:	6a 81       	ldd	r22, Y+2	; 0x02
 192:	80 91 00 01 	lds	r24, 0x0100
 196:	0e 94 8b 00 	call	0x116	; 0x116 <_Z6SPI_TXhhh>
		PINB |= 1<<PINB0;				
 19a:	18 9a       	sbi	0x03, 0	; 3
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 19c:	2f ef       	ldi	r18, 0xFF	; 255
 19e:	83 ed       	ldi	r24, 0xD3	; 211
 1a0:	90 e3       	ldi	r25, 0x30	; 48
 1a2:	21 50       	subi	r18, 0x01	; 1
 1a4:	80 40       	sbci	r24, 0x00	; 0
 1a6:	90 40       	sbci	r25, 0x00	; 0
 1a8:	e1 f7       	brne	.-8      	; 0x1a2 <main+0x38>
 1aa:	00 c0       	rjmp	.+0      	; 0x1ac <main+0x42>
 1ac:	00 00       	nop
 1ae:	ef cf       	rjmp	.-34     	; 0x18e <main+0x24>

000001b0 <__vector_24>:


//----------------------------Interrupt Routine---------------------------------
//SPIF bit is set when a serial transfer is complete; p158
//SPIF bit is cleared by hardware when the corresponding interrupt is served; page 158
ISR(SPI_STC_vect, ISR_BLOCK){	//SPI Transfer Complete ISR; blocking all other interrupts
 1b0:	1f 92       	push	r1
 1b2:	0f 92       	push	r0
 1b4:	0f b6       	in	r0, 0x3f	; 63
 1b6:	0f 92       	push	r0
 1b8:	11 24       	eor	r1, r1
 1ba:	2f 93       	push	r18
 1bc:	8f 93       	push	r24
 1be:	9f 93       	push	r25
	//send data to digital phase shifter here
	SPI_data = SPDR;		//read data from SPI buffer
 1c0:	8e b5       	in	r24, 0x2e	; 46
 1c2:	80 93 00 01 	sts	0x0100, r24
	
	PINB |= 1<<PINB0;	//toggle PORT output
 1c6:	18 9a       	sbi	0x03, 0	; 3
 1c8:	2f ef       	ldi	r18, 0xFF	; 255
 1ca:	81 ee       	ldi	r24, 0xE1	; 225
 1cc:	94 e0       	ldi	r25, 0x04	; 4
 1ce:	21 50       	subi	r18, 0x01	; 1
 1d0:	80 40       	sbci	r24, 0x00	; 0
 1d2:	90 40       	sbci	r25, 0x00	; 0
 1d4:	e1 f7       	brne	.-8      	; 0x1ce <__vector_24+0x1e>
 1d6:	00 c0       	rjmp	.+0      	; 0x1d8 <__vector_24+0x28>
 1d8:	00 00       	nop
	_delay_ms(100);
	PINB |= 1<<PINB0;	//toggle PORT output
 1da:	18 9a       	sbi	0x03, 0	; 3
 1dc:	2f ef       	ldi	r18, 0xFF	; 255
 1de:	81 ee       	ldi	r24, 0xE1	; 225
 1e0:	94 e0       	ldi	r25, 0x04	; 4
 1e2:	21 50       	subi	r18, 0x01	; 1
 1e4:	80 40       	sbci	r24, 0x00	; 0
 1e6:	90 40       	sbci	r25, 0x00	; 0
 1e8:	e1 f7       	brne	.-8      	; 0x1e2 <__vector_24+0x32>
 1ea:	00 c0       	rjmp	.+0      	; 0x1ec <__vector_24+0x3c>
 1ec:	00 00       	nop
	_delay_ms(100);
	//received_signal = true;
 1ee:	9f 91       	pop	r25
 1f0:	8f 91       	pop	r24
 1f2:	2f 91       	pop	r18
 1f4:	0f 90       	pop	r0
 1f6:	0f be       	out	0x3f, r0	; 63
 1f8:	0f 90       	pop	r0
 1fa:	1f 90       	pop	r1
 1fc:	18 95       	reti

000001fe <_exit>:
 1fe:	f8 94       	cli

00000200 <__stop_program>:
 200:	ff cf       	rjmp	.-2      	; 0x200 <__stop_program>
