// Seed: 2038942219
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  assign module_1.id_1 = 0;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire  id_15;
  uwire id_16 = 1 == 'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd26
) (
    input tri0 id_0,
    input wire id_1,
    input wor  id_2,
    input tri1 _id_3
);
  logic [id_3 : 1] id_5;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
