#-----------------------------------------------------------
# xsim v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Wed Jun 29 00:03:21 2016
# Process ID: 16656
# Current directory: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab1/adders_prj/solution1/sim/vhdl
# Command line: xsim -mode tcl -source {xsim.dir/adders/xsim_script.tcl}
# Log file: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab1/adders_prj/solution1/sim/vhdl/xsim.log
# Journal file: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab1/adders_prj/solution1/sim/vhdl/xsim.jou
#-----------------------------------------------------------
source xsim.dir/adders/xsim_script.tcl
# xsim {adders} -maxdeltaid 10000 -autoloadwcfg -tclbatch {adders.tcl}
Vivado Simulator 2015.3
Time resolution is 1 ps
source adders.tcl
## run all
Note: simulation done!
Time: 187500 ps  Iteration: 1  Process: /apatb_adders_top/generate_sim_done_proc  File: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab1/adders_prj/solution1/sim/vhdl/adders.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 187500 ps  Iteration: 1  Process: /apatb_adders_top/generate_sim_done_proc  File: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab1/adders_prj/solution1/sim/vhdl/adders.autotb.vhd
$finish called at time : 187500 ps
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jun 29 00:03:23 2016...
