OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/picorv32a/runs/14-09_11-32/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 442 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/picorv32a/runs/14-09_11-32/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/picorv32a/runs/14-09_11-32/results/floorplan/picorv32a.floorplan.def
Notice 0: Design: picorv32a
Notice 0:     Created 409 pins.
Notice 0:     Created 24847 components and 140552 component-terminals.
Notice 0:     Created 17241 nets and 58350 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/picorv32a/runs/14-09_11-32/results/floorplan/picorv32a.floorplan.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 725880 728960
[INFO GPL-0006] NumInstances: 24847
[INFO GPL-0007] NumPlaceInstances: 17139
[INFO GPL-0008] NumFixedInstances: 7708
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 17241
[INFO GPL-0011] NumPins: 58759
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 731615 742335
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 725880 728960
[INFO GPL-0016] CoreArea: 517276108800
[INFO GPL-0017] NonPlaceInstsArea: 10965516800
[INFO GPL-0018] PlaceInstsArea: 181730544000
[INFO GPL-0019] Util(%): 35.89
[INFO GPL-0020] StdInstsArea: 181730544000
[INFO GPL-0021] MacroInstsArea: 0
Begin InitialPlace
[InitialPlace]  Iter: 1 CG Error: 0.00028232 HPWL: 420069370
[InitialPlace]  Iter: 2 CG Error: 0.00002306 HPWL: 336112652
[InitialPlace]  Iter: 3 CG Error: 0.00001681 HPWL: 336408837
[InitialPlace]  Iter: 4 CG Error: 0.00002031 HPWL: 336485332
[InitialPlace]  Iter: 5 CG Error: 0.00001117 HPWL: 335933529
[InitialPlace]  Iter: 6 CG Error: 0.00001125 HPWL: 336008210
[InitialPlace]  Iter: 7 CG Error: 0.00000753 HPWL: 335687617
End InitialPlace
[INFO GPL-0031] FillerInit: NumGCells: 19154
[INFO GPL-0032] FillerInit: NumGNets: 17241
[INFO GPL-0033] FillerInit: NumGPins: 58759
[INFO GPL-0023] TargetDensity: 0.40
[INFO GPL-0024] AveragePlaceInstArea: 10603334
[INFO GPL-0025] IdealBinArea: 26508334
[INFO GPL-0026] IdealBinCnt: 19513
[INFO GPL-0027] TotalBinArea: 517276108800
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 5628 5610
[INFO GPL-0030] NumBins: 16384
Begin NesterovInit
End NesterovInit
[NesterovSolve] Iter: 1 overflow: 0.964016 HPWL: 258927004
[NesterovSolve] Iter: 10 overflow: 0.932266 HPWL: 307819155
[NesterovSolve] Iter: 20 overflow: 0.931545 HPWL: 308698865
[NesterovSolve] Iter: 30 overflow: 0.931363 HPWL: 308509315
[NesterovSolve] Iter: 40 overflow: 0.931146 HPWL: 308799738
[NesterovSolve] Iter: 50 overflow: 0.931369 HPWL: 308838138
[NesterovSolve] Iter: 60 overflow: 0.93127 HPWL: 308846640
[NesterovSolve] Iter: 70 overflow: 0.931329 HPWL: 308855764
[NesterovSolve] Iter: 80 overflow: 0.931281 HPWL: 308907276
[NesterovSolve] Iter: 90 overflow: 0.931288 HPWL: 308973881
[NesterovSolve] Iter: 100 overflow: 0.931277 HPWL: 309138353
[NesterovSolve] Iter: 110 overflow: 0.931157 HPWL: 309449397
[NesterovSolve] Iter: 120 overflow: 0.931017 HPWL: 310029275
[NesterovSolve] Iter: 130 overflow: 0.930887 HPWL: 311084083
[NesterovSolve] Iter: 140 overflow: 0.930802 HPWL: 313017342
[NesterovSolve] Iter: 150 overflow: 0.930577 HPWL: 316553436
[NesterovSolve] Iter: 160 overflow: 0.930282 HPWL: 322779729
[NesterovSolve] Iter: 170 overflow: 0.929652 HPWL: 332100312
[NesterovSolve] Iter: 180 overflow: 0.927892 HPWL: 343800764
[NesterovSolve] Iter: 190 overflow: 0.923818 HPWL: 358125886
[NesterovSolve] Iter: 200 overflow: 0.917573 HPWL: 375849092
[NesterovSolve] Iter: 210 overflow: 0.906879 HPWL: 397266046
[NesterovSolve] Iter: 220 overflow: 0.891317 HPWL: 422046873
[NesterovSolve] Iter: 230 overflow: 0.87177 HPWL: 449335470
[NesterovSolve] Iter: 240 overflow: 0.850156 HPWL: 479237540
[NesterovSolve] Iter: 250 overflow: 0.823213 HPWL: 510214402
[NesterovSolve] Iter: 260 overflow: 0.791569 HPWL: 540665250
[NesterovSolve] Iter: 270 overflow: 0.756966 HPWL: 570646430
[NesterovSolve] Iter: 280 overflow: 0.72062 HPWL: 603265094
[NesterovSolve] Iter: 290 overflow: 0.680411 HPWL: 639354052
[NesterovSolve] Iter: 300 overflow: 0.633744 HPWL: 676850871
[NesterovSolve] Iter: 310 overflow: 0.586482 HPWL: 713088185
[NesterovSolve] Iter: 320 overflow: 0.536207 HPWL: 741403802
[NesterovSolve] Iter: 330 overflow: 0.486143 HPWL: 767980995
[NesterovSolve] Iter: 340 overflow: 0.431959 HPWL: 790849322
[NesterovSolve] Iter: 350 overflow: 0.384717 HPWL: 807751810
[NesterovSolve] Iter: 360 overflow: 0.347852 HPWL: 814876688
[NesterovSolve] Iter: 370 overflow: 0.321414 HPWL: 819791906
[NesterovSolve] Iter: 380 overflow: 0.295036 HPWL: 823202760
[NesterovSolve] Iter: 390 overflow: 0.268228 HPWL: 825059621
[NesterovSolve] Iter: 400 overflow: 0.244129 HPWL: 826644200
[NesterovSolve] Iter: 410 overflow: 0.220672 HPWL: 827741908
[NesterovSolve] Iter: 420 overflow: 0.198538 HPWL: 828816750
[NesterovSolve] Iter: 430 overflow: 0.179075 HPWL: 829828232
[NesterovSolve] Iter: 440 overflow: 0.15928 HPWL: 830939228
[NesterovSolve] Iter: 450 overflow: 0.140602 HPWL: 832235723
[NesterovSolve] Iter: 460 overflow: 0.125494 HPWL: 833502890
[NesterovSolve] Iter: 470 overflow: 0.108991 HPWL: 834896581
[NesterovSolve] Finished with Overflow: 0.099654
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 4.946000000000001
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 4.946000000000001
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
No paths found.
Startpoint: _31195_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _31195_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _31195_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.05    0.57    0.57 v _31195_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.00                           cpuregs[0][0] (net)
                  0.05    0.00    0.57 v _18491_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.14    0.71 v _18491_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _02835_ (net)
                  0.04    0.00    0.71 v _31195_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.71   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _31195_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.10   -0.10   library hold time
                                 -0.10   data required time
-----------------------------------------------------------------------------
                                 -0.10   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: resetn (input port clocked by clk)
Endpoint: mem_la_write (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.95    4.95 ^ input external delay
                  0.07    0.05    5.00 ^ resetn (in)
     7    0.05                           resetn (net)
                  0.07    0.00    5.00 ^ _15304_/A (sky130_fd_sc_hd__buf_1)
                  0.25    0.21    5.20 ^ _15304_/X (sky130_fd_sc_hd__buf_1)
     6    0.03                           _12638_ (net)
                  0.25    0.00    5.20 ^ _17093_/C (sky130_fd_sc_hd__nand3_2)
                  0.08    0.09    5.29 v _17093_/Y (sky130_fd_sc_hd__nand3_2)
     4    0.02                           _13857_ (net)
                  0.08    0.00    5.29 v _18868_/B (sky130_fd_sc_hd__nor2_2)
                  0.60    0.46    5.75 ^ _18868_/Y (sky130_fd_sc_hd__nor2_2)
     5    0.03                           mem_la_write (net)
                  0.60    0.02    5.77 ^ mem_la_write (out)
                                  5.77   data arrival time

                  0.00   24.73   24.73   clock clk (rise edge)
                          0.00   24.73   clock network delay (ideal)
                          0.00   24.73   clock reconvergence pessimism
                         -4.95   19.78   output external delay
                                 19.78   data required time
-----------------------------------------------------------------------------
                                 19.78   data required time
                                 -5.77   data arrival time
-----------------------------------------------------------------------------
                                 14.01   slack (MET)


No paths found.
wns 0.00
tns 0.00
