
testertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010104  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000112c  080102a4  080102a4  000202a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080113d0  080113d0  00030170  2**0
                  CONTENTS
  4 .ARM          00000008  080113d0  080113d0  000213d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080113d8  080113d8  00030170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080113d8  080113d8  000213d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080113dc  080113dc  000213dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000170  20000000  080113e0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000b9d4  20000170  08011550  00030170  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000bb44  08011550  0003bb44  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030170  2**0
                  CONTENTS, READONLY
 12 .debug_info   000253f0  00000000  00000000  000301a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000055d5  00000000  00000000  00055590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cd8  00000000  00000000  0005ab68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001af0  00000000  00000000  0005c840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000969d  00000000  00000000  0005e330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021bce  00000000  00000000  000679cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a94d2  00000000  00000000  0008959b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c0  00000000  00000000  00132a6d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000800c  00000000  00000000  00132b30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00002316  00000000  00000000  0013ab3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000170 	.word	0x20000170
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801028c 	.word	0x0801028c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000174 	.word	0x20000174
 80001dc:	0801028c 	.word	0x0801028c

080001e0 <arm_bitreversal_32>:
 80001e0:	1c4b      	adds	r3, r1, #1
 80001e2:	2b01      	cmp	r3, #1
 80001e4:	bf98      	it	ls
 80001e6:	4770      	bxls	lr
 80001e8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001ec:	1c91      	adds	r1, r2, #2
 80001ee:	089b      	lsrs	r3, r3, #2

080001f0 <arm_bitreversal_32_0>:
 80001f0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001f4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001f8:	880a      	ldrh	r2, [r1, #0]
 80001fa:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001fe:	4480      	add	r8, r0
 8000200:	4481      	add	r9, r0
 8000202:	4402      	add	r2, r0
 8000204:	4484      	add	ip, r0
 8000206:	f8d9 7000 	ldr.w	r7, [r9]
 800020a:	f8d8 6000 	ldr.w	r6, [r8]
 800020e:	6815      	ldr	r5, [r2, #0]
 8000210:	f8dc 4000 	ldr.w	r4, [ip]
 8000214:	f8c9 6000 	str.w	r6, [r9]
 8000218:	f8c8 7000 	str.w	r7, [r8]
 800021c:	f8cc 5000 	str.w	r5, [ip]
 8000220:	6014      	str	r4, [r2, #0]
 8000222:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000226:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800022a:	6855      	ldr	r5, [r2, #4]
 800022c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000230:	f8c9 6004 	str.w	r6, [r9, #4]
 8000234:	f8c8 7004 	str.w	r7, [r8, #4]
 8000238:	f8cc 5004 	str.w	r5, [ip, #4]
 800023c:	6054      	str	r4, [r2, #4]
 800023e:	3108      	adds	r1, #8
 8000240:	3b01      	subs	r3, #1
 8000242:	d1d5      	bne.n	80001f0 <arm_bitreversal_32_0>
 8000244:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000248:	4770      	bx	lr

0800024a <arm_bitreversal_16>:
 800024a:	1c4b      	adds	r3, r1, #1
 800024c:	2b01      	cmp	r3, #1
 800024e:	bf98      	it	ls
 8000250:	4770      	bxls	lr
 8000252:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000256:	1c91      	adds	r1, r2, #2
 8000258:	089b      	lsrs	r3, r3, #2

0800025a <arm_bitreversal_16_0>:
 800025a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800025e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000262:	880a      	ldrh	r2, [r1, #0]
 8000264:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000268:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800026c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000270:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000274:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000278:	f8d9 7000 	ldr.w	r7, [r9]
 800027c:	f8d8 6000 	ldr.w	r6, [r8]
 8000280:	6815      	ldr	r5, [r2, #0]
 8000282:	f8dc 4000 	ldr.w	r4, [ip]
 8000286:	f8c9 6000 	str.w	r6, [r9]
 800028a:	f8c8 7000 	str.w	r7, [r8]
 800028e:	f8cc 5000 	str.w	r5, [ip]
 8000292:	6014      	str	r4, [r2, #0]
 8000294:	3108      	adds	r1, #8
 8000296:	3b01      	subs	r3, #1
 8000298:	d1df      	bne.n	800025a <arm_bitreversal_16_0>
 800029a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800029e:	4770      	bx	lr

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <memchr>:
 80002b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002b4:	2a10      	cmp	r2, #16
 80002b6:	db2b      	blt.n	8000310 <memchr+0x60>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	d008      	beq.n	80002d0 <memchr+0x20>
 80002be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c2:	3a01      	subs	r2, #1
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d02d      	beq.n	8000324 <memchr+0x74>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	b342      	cbz	r2, 8000320 <memchr+0x70>
 80002ce:	d1f6      	bne.n	80002be <memchr+0xe>
 80002d0:	b4f0      	push	{r4, r5, r6, r7}
 80002d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002da:	f022 0407 	bic.w	r4, r2, #7
 80002de:	f07f 0700 	mvns.w	r7, #0
 80002e2:	2300      	movs	r3, #0
 80002e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002e8:	3c08      	subs	r4, #8
 80002ea:	ea85 0501 	eor.w	r5, r5, r1
 80002ee:	ea86 0601 	eor.w	r6, r6, r1
 80002f2:	fa85 f547 	uadd8	r5, r5, r7
 80002f6:	faa3 f587 	sel	r5, r3, r7
 80002fa:	fa86 f647 	uadd8	r6, r6, r7
 80002fe:	faa5 f687 	sel	r6, r5, r7
 8000302:	b98e      	cbnz	r6, 8000328 <memchr+0x78>
 8000304:	d1ee      	bne.n	80002e4 <memchr+0x34>
 8000306:	bcf0      	pop	{r4, r5, r6, r7}
 8000308:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800030c:	f002 0207 	and.w	r2, r2, #7
 8000310:	b132      	cbz	r2, 8000320 <memchr+0x70>
 8000312:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000316:	3a01      	subs	r2, #1
 8000318:	ea83 0301 	eor.w	r3, r3, r1
 800031c:	b113      	cbz	r3, 8000324 <memchr+0x74>
 800031e:	d1f8      	bne.n	8000312 <memchr+0x62>
 8000320:	2000      	movs	r0, #0
 8000322:	4770      	bx	lr
 8000324:	3801      	subs	r0, #1
 8000326:	4770      	bx	lr
 8000328:	2d00      	cmp	r5, #0
 800032a:	bf06      	itte	eq
 800032c:	4635      	moveq	r5, r6
 800032e:	3803      	subeq	r0, #3
 8000330:	3807      	subne	r0, #7
 8000332:	f015 0f01 	tst.w	r5, #1
 8000336:	d107      	bne.n	8000348 <memchr+0x98>
 8000338:	3001      	adds	r0, #1
 800033a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800033e:	bf02      	ittt	eq
 8000340:	3001      	addeq	r0, #1
 8000342:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000346:	3001      	addeq	r0, #1
 8000348:	bcf0      	pop	{r4, r5, r6, r7}
 800034a:	3801      	subs	r0, #1
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop

08000350 <__aeabi_drsub>:
 8000350:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000354:	e002      	b.n	800035c <__adddf3>
 8000356:	bf00      	nop

08000358 <__aeabi_dsub>:
 8000358:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800035c <__adddf3>:
 800035c:	b530      	push	{r4, r5, lr}
 800035e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000362:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	bf1f      	itttt	ne
 8000372:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000376:	ea55 0c02 	orrsne.w	ip, r5, r2
 800037a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800037e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000382:	f000 80e2 	beq.w	800054a <__adddf3+0x1ee>
 8000386:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800038a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800038e:	bfb8      	it	lt
 8000390:	426d      	neglt	r5, r5
 8000392:	dd0c      	ble.n	80003ae <__adddf3+0x52>
 8000394:	442c      	add	r4, r5
 8000396:	ea80 0202 	eor.w	r2, r0, r2
 800039a:	ea81 0303 	eor.w	r3, r1, r3
 800039e:	ea82 0000 	eor.w	r0, r2, r0
 80003a2:	ea83 0101 	eor.w	r1, r3, r1
 80003a6:	ea80 0202 	eor.w	r2, r0, r2
 80003aa:	ea81 0303 	eor.w	r3, r1, r3
 80003ae:	2d36      	cmp	r5, #54	; 0x36
 80003b0:	bf88      	it	hi
 80003b2:	bd30      	pophi	{r4, r5, pc}
 80003b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003c4:	d002      	beq.n	80003cc <__adddf3+0x70>
 80003c6:	4240      	negs	r0, r0
 80003c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003d8:	d002      	beq.n	80003e0 <__adddf3+0x84>
 80003da:	4252      	negs	r2, r2
 80003dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003e0:	ea94 0f05 	teq	r4, r5
 80003e4:	f000 80a7 	beq.w	8000536 <__adddf3+0x1da>
 80003e8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80003f0:	db0d      	blt.n	800040e <__adddf3+0xb2>
 80003f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003f6:	fa22 f205 	lsr.w	r2, r2, r5
 80003fa:	1880      	adds	r0, r0, r2
 80003fc:	f141 0100 	adc.w	r1, r1, #0
 8000400:	fa03 f20e 	lsl.w	r2, r3, lr
 8000404:	1880      	adds	r0, r0, r2
 8000406:	fa43 f305 	asr.w	r3, r3, r5
 800040a:	4159      	adcs	r1, r3
 800040c:	e00e      	b.n	800042c <__adddf3+0xd0>
 800040e:	f1a5 0520 	sub.w	r5, r5, #32
 8000412:	f10e 0e20 	add.w	lr, lr, #32
 8000416:	2a01      	cmp	r2, #1
 8000418:	fa03 fc0e 	lsl.w	ip, r3, lr
 800041c:	bf28      	it	cs
 800041e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000422:	fa43 f305 	asr.w	r3, r3, r5
 8000426:	18c0      	adds	r0, r0, r3
 8000428:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800042c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000430:	d507      	bpl.n	8000442 <__adddf3+0xe6>
 8000432:	f04f 0e00 	mov.w	lr, #0
 8000436:	f1dc 0c00 	rsbs	ip, ip, #0
 800043a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800043e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000442:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000446:	d31b      	bcc.n	8000480 <__adddf3+0x124>
 8000448:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800044c:	d30c      	bcc.n	8000468 <__adddf3+0x10c>
 800044e:	0849      	lsrs	r1, r1, #1
 8000450:	ea5f 0030 	movs.w	r0, r0, rrx
 8000454:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000458:	f104 0401 	add.w	r4, r4, #1
 800045c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000460:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000464:	f080 809a 	bcs.w	800059c <__adddf3+0x240>
 8000468:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800046c:	bf08      	it	eq
 800046e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000472:	f150 0000 	adcs.w	r0, r0, #0
 8000476:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800047a:	ea41 0105 	orr.w	r1, r1, r5
 800047e:	bd30      	pop	{r4, r5, pc}
 8000480:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000484:	4140      	adcs	r0, r0
 8000486:	eb41 0101 	adc.w	r1, r1, r1
 800048a:	3c01      	subs	r4, #1
 800048c:	bf28      	it	cs
 800048e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000492:	d2e9      	bcs.n	8000468 <__adddf3+0x10c>
 8000494:	f091 0f00 	teq	r1, #0
 8000498:	bf04      	itt	eq
 800049a:	4601      	moveq	r1, r0
 800049c:	2000      	moveq	r0, #0
 800049e:	fab1 f381 	clz	r3, r1
 80004a2:	bf08      	it	eq
 80004a4:	3320      	addeq	r3, #32
 80004a6:	f1a3 030b 	sub.w	r3, r3, #11
 80004aa:	f1b3 0220 	subs.w	r2, r3, #32
 80004ae:	da0c      	bge.n	80004ca <__adddf3+0x16e>
 80004b0:	320c      	adds	r2, #12
 80004b2:	dd08      	ble.n	80004c6 <__adddf3+0x16a>
 80004b4:	f102 0c14 	add.w	ip, r2, #20
 80004b8:	f1c2 020c 	rsb	r2, r2, #12
 80004bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004c0:	fa21 f102 	lsr.w	r1, r1, r2
 80004c4:	e00c      	b.n	80004e0 <__adddf3+0x184>
 80004c6:	f102 0214 	add.w	r2, r2, #20
 80004ca:	bfd8      	it	le
 80004cc:	f1c2 0c20 	rsble	ip, r2, #32
 80004d0:	fa01 f102 	lsl.w	r1, r1, r2
 80004d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004d8:	bfdc      	itt	le
 80004da:	ea41 010c 	orrle.w	r1, r1, ip
 80004de:	4090      	lslle	r0, r2
 80004e0:	1ae4      	subs	r4, r4, r3
 80004e2:	bfa2      	ittt	ge
 80004e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004e8:	4329      	orrge	r1, r5
 80004ea:	bd30      	popge	{r4, r5, pc}
 80004ec:	ea6f 0404 	mvn.w	r4, r4
 80004f0:	3c1f      	subs	r4, #31
 80004f2:	da1c      	bge.n	800052e <__adddf3+0x1d2>
 80004f4:	340c      	adds	r4, #12
 80004f6:	dc0e      	bgt.n	8000516 <__adddf3+0x1ba>
 80004f8:	f104 0414 	add.w	r4, r4, #20
 80004fc:	f1c4 0220 	rsb	r2, r4, #32
 8000500:	fa20 f004 	lsr.w	r0, r0, r4
 8000504:	fa01 f302 	lsl.w	r3, r1, r2
 8000508:	ea40 0003 	orr.w	r0, r0, r3
 800050c:	fa21 f304 	lsr.w	r3, r1, r4
 8000510:	ea45 0103 	orr.w	r1, r5, r3
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	f1c4 040c 	rsb	r4, r4, #12
 800051a:	f1c4 0220 	rsb	r2, r4, #32
 800051e:	fa20 f002 	lsr.w	r0, r0, r2
 8000522:	fa01 f304 	lsl.w	r3, r1, r4
 8000526:	ea40 0003 	orr.w	r0, r0, r3
 800052a:	4629      	mov	r1, r5
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	fa21 f004 	lsr.w	r0, r1, r4
 8000532:	4629      	mov	r1, r5
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	f094 0f00 	teq	r4, #0
 800053a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800053e:	bf06      	itte	eq
 8000540:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000544:	3401      	addeq	r4, #1
 8000546:	3d01      	subne	r5, #1
 8000548:	e74e      	b.n	80003e8 <__adddf3+0x8c>
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf18      	it	ne
 8000550:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000554:	d029      	beq.n	80005aa <__adddf3+0x24e>
 8000556:	ea94 0f05 	teq	r4, r5
 800055a:	bf08      	it	eq
 800055c:	ea90 0f02 	teqeq	r0, r2
 8000560:	d005      	beq.n	800056e <__adddf3+0x212>
 8000562:	ea54 0c00 	orrs.w	ip, r4, r0
 8000566:	bf04      	itt	eq
 8000568:	4619      	moveq	r1, r3
 800056a:	4610      	moveq	r0, r2
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	ea91 0f03 	teq	r1, r3
 8000572:	bf1e      	ittt	ne
 8000574:	2100      	movne	r1, #0
 8000576:	2000      	movne	r0, #0
 8000578:	bd30      	popne	{r4, r5, pc}
 800057a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800057e:	d105      	bne.n	800058c <__adddf3+0x230>
 8000580:	0040      	lsls	r0, r0, #1
 8000582:	4149      	adcs	r1, r1
 8000584:	bf28      	it	cs
 8000586:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800058a:	bd30      	pop	{r4, r5, pc}
 800058c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000590:	bf3c      	itt	cc
 8000592:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000596:	bd30      	popcc	{r4, r5, pc}
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800059c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005a4:	f04f 0000 	mov.w	r0, #0
 80005a8:	bd30      	pop	{r4, r5, pc}
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf1a      	itte	ne
 80005b0:	4619      	movne	r1, r3
 80005b2:	4610      	movne	r0, r2
 80005b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005b8:	bf1c      	itt	ne
 80005ba:	460b      	movne	r3, r1
 80005bc:	4602      	movne	r2, r0
 80005be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005c2:	bf06      	itte	eq
 80005c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005c8:	ea91 0f03 	teqeq	r1, r3
 80005cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005d0:	bd30      	pop	{r4, r5, pc}
 80005d2:	bf00      	nop

080005d4 <__aeabi_ui2d>:
 80005d4:	f090 0f00 	teq	r0, #0
 80005d8:	bf04      	itt	eq
 80005da:	2100      	moveq	r1, #0
 80005dc:	4770      	bxeq	lr
 80005de:	b530      	push	{r4, r5, lr}
 80005e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005e8:	f04f 0500 	mov.w	r5, #0
 80005ec:	f04f 0100 	mov.w	r1, #0
 80005f0:	e750      	b.n	8000494 <__adddf3+0x138>
 80005f2:	bf00      	nop

080005f4 <__aeabi_i2d>:
 80005f4:	f090 0f00 	teq	r0, #0
 80005f8:	bf04      	itt	eq
 80005fa:	2100      	moveq	r1, #0
 80005fc:	4770      	bxeq	lr
 80005fe:	b530      	push	{r4, r5, lr}
 8000600:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000604:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000608:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800060c:	bf48      	it	mi
 800060e:	4240      	negmi	r0, r0
 8000610:	f04f 0100 	mov.w	r1, #0
 8000614:	e73e      	b.n	8000494 <__adddf3+0x138>
 8000616:	bf00      	nop

08000618 <__aeabi_f2d>:
 8000618:	0042      	lsls	r2, r0, #1
 800061a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800061e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000622:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000626:	bf1f      	itttt	ne
 8000628:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800062c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000630:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000634:	4770      	bxne	lr
 8000636:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800063a:	bf08      	it	eq
 800063c:	4770      	bxeq	lr
 800063e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000642:	bf04      	itt	eq
 8000644:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000648:	4770      	bxeq	lr
 800064a:	b530      	push	{r4, r5, lr}
 800064c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000650:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000654:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000658:	e71c      	b.n	8000494 <__adddf3+0x138>
 800065a:	bf00      	nop

0800065c <__aeabi_ul2d>:
 800065c:	ea50 0201 	orrs.w	r2, r0, r1
 8000660:	bf08      	it	eq
 8000662:	4770      	bxeq	lr
 8000664:	b530      	push	{r4, r5, lr}
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	e00a      	b.n	8000682 <__aeabi_l2d+0x16>

0800066c <__aeabi_l2d>:
 800066c:	ea50 0201 	orrs.w	r2, r0, r1
 8000670:	bf08      	it	eq
 8000672:	4770      	bxeq	lr
 8000674:	b530      	push	{r4, r5, lr}
 8000676:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800067a:	d502      	bpl.n	8000682 <__aeabi_l2d+0x16>
 800067c:	4240      	negs	r0, r0
 800067e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000682:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000686:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800068a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800068e:	f43f aed8 	beq.w	8000442 <__adddf3+0xe6>
 8000692:	f04f 0203 	mov.w	r2, #3
 8000696:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800069a:	bf18      	it	ne
 800069c:	3203      	addne	r2, #3
 800069e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006a2:	bf18      	it	ne
 80006a4:	3203      	addne	r2, #3
 80006a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006aa:	f1c2 0320 	rsb	r3, r2, #32
 80006ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ba:	ea40 000e 	orr.w	r0, r0, lr
 80006be:	fa21 f102 	lsr.w	r1, r1, r2
 80006c2:	4414      	add	r4, r2
 80006c4:	e6bd      	b.n	8000442 <__adddf3+0xe6>
 80006c6:	bf00      	nop

080006c8 <__aeabi_dmul>:
 80006c8:	b570      	push	{r4, r5, r6, lr}
 80006ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006d6:	bf1d      	ittte	ne
 80006d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006dc:	ea94 0f0c 	teqne	r4, ip
 80006e0:	ea95 0f0c 	teqne	r5, ip
 80006e4:	f000 f8de 	bleq	80008a4 <__aeabi_dmul+0x1dc>
 80006e8:	442c      	add	r4, r5
 80006ea:	ea81 0603 	eor.w	r6, r1, r3
 80006ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006fa:	bf18      	it	ne
 80006fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000700:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000704:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000708:	d038      	beq.n	800077c <__aeabi_dmul+0xb4>
 800070a:	fba0 ce02 	umull	ip, lr, r0, r2
 800070e:	f04f 0500 	mov.w	r5, #0
 8000712:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000716:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800071a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800071e:	f04f 0600 	mov.w	r6, #0
 8000722:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000726:	f09c 0f00 	teq	ip, #0
 800072a:	bf18      	it	ne
 800072c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000730:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000734:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000738:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800073c:	d204      	bcs.n	8000748 <__aeabi_dmul+0x80>
 800073e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000742:	416d      	adcs	r5, r5
 8000744:	eb46 0606 	adc.w	r6, r6, r6
 8000748:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800074c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000750:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000754:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000758:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800075c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000760:	bf88      	it	hi
 8000762:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000766:	d81e      	bhi.n	80007a6 <__aeabi_dmul+0xde>
 8000768:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800076c:	bf08      	it	eq
 800076e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000772:	f150 0000 	adcs.w	r0, r0, #0
 8000776:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000780:	ea46 0101 	orr.w	r1, r6, r1
 8000784:	ea40 0002 	orr.w	r0, r0, r2
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000790:	bfc2      	ittt	gt
 8000792:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000796:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800079a:	bd70      	popgt	{r4, r5, r6, pc}
 800079c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007a0:	f04f 0e00 	mov.w	lr, #0
 80007a4:	3c01      	subs	r4, #1
 80007a6:	f300 80ab 	bgt.w	8000900 <__aeabi_dmul+0x238>
 80007aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007ae:	bfde      	ittt	le
 80007b0:	2000      	movle	r0, #0
 80007b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80007b6:	bd70      	pople	{r4, r5, r6, pc}
 80007b8:	f1c4 0400 	rsb	r4, r4, #0
 80007bc:	3c20      	subs	r4, #32
 80007be:	da35      	bge.n	800082c <__aeabi_dmul+0x164>
 80007c0:	340c      	adds	r4, #12
 80007c2:	dc1b      	bgt.n	80007fc <__aeabi_dmul+0x134>
 80007c4:	f104 0414 	add.w	r4, r4, #20
 80007c8:	f1c4 0520 	rsb	r5, r4, #32
 80007cc:	fa00 f305 	lsl.w	r3, r0, r5
 80007d0:	fa20 f004 	lsr.w	r0, r0, r4
 80007d4:	fa01 f205 	lsl.w	r2, r1, r5
 80007d8:	ea40 0002 	orr.w	r0, r0, r2
 80007dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007e8:	fa21 f604 	lsr.w	r6, r1, r4
 80007ec:	eb42 0106 	adc.w	r1, r2, r6
 80007f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007f4:	bf08      	it	eq
 80007f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007fa:	bd70      	pop	{r4, r5, r6, pc}
 80007fc:	f1c4 040c 	rsb	r4, r4, #12
 8000800:	f1c4 0520 	rsb	r5, r4, #32
 8000804:	fa00 f304 	lsl.w	r3, r0, r4
 8000808:	fa20 f005 	lsr.w	r0, r0, r5
 800080c:	fa01 f204 	lsl.w	r2, r1, r4
 8000810:	ea40 0002 	orr.w	r0, r0, r2
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800081c:	f141 0100 	adc.w	r1, r1, #0
 8000820:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000824:	bf08      	it	eq
 8000826:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800082a:	bd70      	pop	{r4, r5, r6, pc}
 800082c:	f1c4 0520 	rsb	r5, r4, #32
 8000830:	fa00 f205 	lsl.w	r2, r0, r5
 8000834:	ea4e 0e02 	orr.w	lr, lr, r2
 8000838:	fa20 f304 	lsr.w	r3, r0, r4
 800083c:	fa01 f205 	lsl.w	r2, r1, r5
 8000840:	ea43 0302 	orr.w	r3, r3, r2
 8000844:	fa21 f004 	lsr.w	r0, r1, r4
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800084c:	fa21 f204 	lsr.w	r2, r1, r4
 8000850:	ea20 0002 	bic.w	r0, r0, r2
 8000854:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000858:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800085c:	bf08      	it	eq
 800085e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000862:	bd70      	pop	{r4, r5, r6, pc}
 8000864:	f094 0f00 	teq	r4, #0
 8000868:	d10f      	bne.n	800088a <__aeabi_dmul+0x1c2>
 800086a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800086e:	0040      	lsls	r0, r0, #1
 8000870:	eb41 0101 	adc.w	r1, r1, r1
 8000874:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000878:	bf08      	it	eq
 800087a:	3c01      	subeq	r4, #1
 800087c:	d0f7      	beq.n	800086e <__aeabi_dmul+0x1a6>
 800087e:	ea41 0106 	orr.w	r1, r1, r6
 8000882:	f095 0f00 	teq	r5, #0
 8000886:	bf18      	it	ne
 8000888:	4770      	bxne	lr
 800088a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800088e:	0052      	lsls	r2, r2, #1
 8000890:	eb43 0303 	adc.w	r3, r3, r3
 8000894:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000898:	bf08      	it	eq
 800089a:	3d01      	subeq	r5, #1
 800089c:	d0f7      	beq.n	800088e <__aeabi_dmul+0x1c6>
 800089e:	ea43 0306 	orr.w	r3, r3, r6
 80008a2:	4770      	bx	lr
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ac:	bf18      	it	ne
 80008ae:	ea95 0f0c 	teqne	r5, ip
 80008b2:	d00c      	beq.n	80008ce <__aeabi_dmul+0x206>
 80008b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008b8:	bf18      	it	ne
 80008ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008be:	d1d1      	bne.n	8000864 <__aeabi_dmul+0x19c>
 80008c0:	ea81 0103 	eor.w	r1, r1, r3
 80008c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008c8:	f04f 0000 	mov.w	r0, #0
 80008cc:	bd70      	pop	{r4, r5, r6, pc}
 80008ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d2:	bf06      	itte	eq
 80008d4:	4610      	moveq	r0, r2
 80008d6:	4619      	moveq	r1, r3
 80008d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008dc:	d019      	beq.n	8000912 <__aeabi_dmul+0x24a>
 80008de:	ea94 0f0c 	teq	r4, ip
 80008e2:	d102      	bne.n	80008ea <__aeabi_dmul+0x222>
 80008e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008e8:	d113      	bne.n	8000912 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	d105      	bne.n	80008fc <__aeabi_dmul+0x234>
 80008f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008f4:	bf1c      	itt	ne
 80008f6:	4610      	movne	r0, r2
 80008f8:	4619      	movne	r1, r3
 80008fa:	d10a      	bne.n	8000912 <__aeabi_dmul+0x24a>
 80008fc:	ea81 0103 	eor.w	r1, r1, r3
 8000900:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000904:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000908:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800090c:	f04f 0000 	mov.w	r0, #0
 8000910:	bd70      	pop	{r4, r5, r6, pc}
 8000912:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000916:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800091a:	bd70      	pop	{r4, r5, r6, pc}

0800091c <__aeabi_ddiv>:
 800091c:	b570      	push	{r4, r5, r6, lr}
 800091e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000922:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000926:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800092a:	bf1d      	ittte	ne
 800092c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000930:	ea94 0f0c 	teqne	r4, ip
 8000934:	ea95 0f0c 	teqne	r5, ip
 8000938:	f000 f8a7 	bleq	8000a8a <__aeabi_ddiv+0x16e>
 800093c:	eba4 0405 	sub.w	r4, r4, r5
 8000940:	ea81 0e03 	eor.w	lr, r1, r3
 8000944:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000948:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800094c:	f000 8088 	beq.w	8000a60 <__aeabi_ddiv+0x144>
 8000950:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000954:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000958:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800095c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000960:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000964:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000968:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800096c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000970:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000974:	429d      	cmp	r5, r3
 8000976:	bf08      	it	eq
 8000978:	4296      	cmpeq	r6, r2
 800097a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800097e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000982:	d202      	bcs.n	800098a <__aeabi_ddiv+0x6e>
 8000984:	085b      	lsrs	r3, r3, #1
 8000986:	ea4f 0232 	mov.w	r2, r2, rrx
 800098a:	1ab6      	subs	r6, r6, r2
 800098c:	eb65 0503 	sbc.w	r5, r5, r3
 8000990:	085b      	lsrs	r3, r3, #1
 8000992:	ea4f 0232 	mov.w	r2, r2, rrx
 8000996:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800099a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800099e:	ebb6 0e02 	subs.w	lr, r6, r2
 80009a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009a6:	bf22      	ittt	cs
 80009a8:	1ab6      	subcs	r6, r6, r2
 80009aa:	4675      	movcs	r5, lr
 80009ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80009b0:	085b      	lsrs	r3, r3, #1
 80009b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009be:	bf22      	ittt	cs
 80009c0:	1ab6      	subcs	r6, r6, r2
 80009c2:	4675      	movcs	r5, lr
 80009c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009c8:	085b      	lsrs	r3, r3, #1
 80009ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80009d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009d6:	bf22      	ittt	cs
 80009d8:	1ab6      	subcs	r6, r6, r2
 80009da:	4675      	movcs	r5, lr
 80009dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ee:	bf22      	ittt	cs
 80009f0:	1ab6      	subcs	r6, r6, r2
 80009f2:	4675      	movcs	r5, lr
 80009f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80009fc:	d018      	beq.n	8000a30 <__aeabi_ddiv+0x114>
 80009fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a02:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a06:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a0a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a0e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a12:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a16:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a1a:	d1c0      	bne.n	800099e <__aeabi_ddiv+0x82>
 8000a1c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a20:	d10b      	bne.n	8000a3a <__aeabi_ddiv+0x11e>
 8000a22:	ea41 0100 	orr.w	r1, r1, r0
 8000a26:	f04f 0000 	mov.w	r0, #0
 8000a2a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a2e:	e7b6      	b.n	800099e <__aeabi_ddiv+0x82>
 8000a30:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a34:	bf04      	itt	eq
 8000a36:	4301      	orreq	r1, r0
 8000a38:	2000      	moveq	r0, #0
 8000a3a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a3e:	bf88      	it	hi
 8000a40:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a44:	f63f aeaf 	bhi.w	80007a6 <__aeabi_dmul+0xde>
 8000a48:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a4c:	bf04      	itt	eq
 8000a4e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a52:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a56:	f150 0000 	adcs.w	r0, r0, #0
 8000a5a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a5e:	bd70      	pop	{r4, r5, r6, pc}
 8000a60:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a64:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a68:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a6c:	bfc2      	ittt	gt
 8000a6e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a72:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a76:	bd70      	popgt	{r4, r5, r6, pc}
 8000a78:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a7c:	f04f 0e00 	mov.w	lr, #0
 8000a80:	3c01      	subs	r4, #1
 8000a82:	e690      	b.n	80007a6 <__aeabi_dmul+0xde>
 8000a84:	ea45 0e06 	orr.w	lr, r5, r6
 8000a88:	e68d      	b.n	80007a6 <__aeabi_dmul+0xde>
 8000a8a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a8e:	ea94 0f0c 	teq	r4, ip
 8000a92:	bf08      	it	eq
 8000a94:	ea95 0f0c 	teqeq	r5, ip
 8000a98:	f43f af3b 	beq.w	8000912 <__aeabi_dmul+0x24a>
 8000a9c:	ea94 0f0c 	teq	r4, ip
 8000aa0:	d10a      	bne.n	8000ab8 <__aeabi_ddiv+0x19c>
 8000aa2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000aa6:	f47f af34 	bne.w	8000912 <__aeabi_dmul+0x24a>
 8000aaa:	ea95 0f0c 	teq	r5, ip
 8000aae:	f47f af25 	bne.w	80008fc <__aeabi_dmul+0x234>
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	e72c      	b.n	8000912 <__aeabi_dmul+0x24a>
 8000ab8:	ea95 0f0c 	teq	r5, ip
 8000abc:	d106      	bne.n	8000acc <__aeabi_ddiv+0x1b0>
 8000abe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ac2:	f43f aefd 	beq.w	80008c0 <__aeabi_dmul+0x1f8>
 8000ac6:	4610      	mov	r0, r2
 8000ac8:	4619      	mov	r1, r3
 8000aca:	e722      	b.n	8000912 <__aeabi_dmul+0x24a>
 8000acc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ad0:	bf18      	it	ne
 8000ad2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ad6:	f47f aec5 	bne.w	8000864 <__aeabi_dmul+0x19c>
 8000ada:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000ade:	f47f af0d 	bne.w	80008fc <__aeabi_dmul+0x234>
 8000ae2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ae6:	f47f aeeb 	bne.w	80008c0 <__aeabi_dmul+0x1f8>
 8000aea:	e712      	b.n	8000912 <__aeabi_dmul+0x24a>

08000aec <__aeabi_d2f>:
 8000aec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af4:	bf24      	itt	cs
 8000af6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000afe:	d90d      	bls.n	8000b1c <__aeabi_d2f+0x30>
 8000b00:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b04:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b08:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b0c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b10:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b14:	bf08      	it	eq
 8000b16:	f020 0001 	biceq.w	r0, r0, #1
 8000b1a:	4770      	bx	lr
 8000b1c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b20:	d121      	bne.n	8000b66 <__aeabi_d2f+0x7a>
 8000b22:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b26:	bfbc      	itt	lt
 8000b28:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b2c:	4770      	bxlt	lr
 8000b2e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b32:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b36:	f1c2 0218 	rsb	r2, r2, #24
 8000b3a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b3e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b42:	fa20 f002 	lsr.w	r0, r0, r2
 8000b46:	bf18      	it	ne
 8000b48:	f040 0001 	orrne.w	r0, r0, #1
 8000b4c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b50:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b54:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b58:	ea40 000c 	orr.w	r0, r0, ip
 8000b5c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b60:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b64:	e7cc      	b.n	8000b00 <__aeabi_d2f+0x14>
 8000b66:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6a:	d107      	bne.n	8000b7c <__aeabi_d2f+0x90>
 8000b6c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b70:	bf1e      	ittt	ne
 8000b72:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b76:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7a:	4770      	bxne	lr
 8000b7c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b80:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_uldivmod>:
 8000b8c:	b953      	cbnz	r3, 8000ba4 <__aeabi_uldivmod+0x18>
 8000b8e:	b94a      	cbnz	r2, 8000ba4 <__aeabi_uldivmod+0x18>
 8000b90:	2900      	cmp	r1, #0
 8000b92:	bf08      	it	eq
 8000b94:	2800      	cmpeq	r0, #0
 8000b96:	bf1c      	itt	ne
 8000b98:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b9c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ba0:	f000 b974 	b.w	8000e8c <__aeabi_idiv0>
 8000ba4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ba8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bac:	f000 f806 	bl	8000bbc <__udivmoddi4>
 8000bb0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb8:	b004      	add	sp, #16
 8000bba:	4770      	bx	lr

08000bbc <__udivmoddi4>:
 8000bbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bc0:	9d08      	ldr	r5, [sp, #32]
 8000bc2:	4604      	mov	r4, r0
 8000bc4:	468e      	mov	lr, r1
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d14d      	bne.n	8000c66 <__udivmoddi4+0xaa>
 8000bca:	428a      	cmp	r2, r1
 8000bcc:	4694      	mov	ip, r2
 8000bce:	d969      	bls.n	8000ca4 <__udivmoddi4+0xe8>
 8000bd0:	fab2 f282 	clz	r2, r2
 8000bd4:	b152      	cbz	r2, 8000bec <__udivmoddi4+0x30>
 8000bd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bda:	f1c2 0120 	rsb	r1, r2, #32
 8000bde:	fa20 f101 	lsr.w	r1, r0, r1
 8000be2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000be6:	ea41 0e03 	orr.w	lr, r1, r3
 8000bea:	4094      	lsls	r4, r2
 8000bec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bf0:	0c21      	lsrs	r1, r4, #16
 8000bf2:	fbbe f6f8 	udiv	r6, lr, r8
 8000bf6:	fa1f f78c 	uxth.w	r7, ip
 8000bfa:	fb08 e316 	mls	r3, r8, r6, lr
 8000bfe:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c02:	fb06 f107 	mul.w	r1, r6, r7
 8000c06:	4299      	cmp	r1, r3
 8000c08:	d90a      	bls.n	8000c20 <__udivmoddi4+0x64>
 8000c0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c0e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c12:	f080 811f 	bcs.w	8000e54 <__udivmoddi4+0x298>
 8000c16:	4299      	cmp	r1, r3
 8000c18:	f240 811c 	bls.w	8000e54 <__udivmoddi4+0x298>
 8000c1c:	3e02      	subs	r6, #2
 8000c1e:	4463      	add	r3, ip
 8000c20:	1a5b      	subs	r3, r3, r1
 8000c22:	b2a4      	uxth	r4, r4
 8000c24:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c28:	fb08 3310 	mls	r3, r8, r0, r3
 8000c2c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c30:	fb00 f707 	mul.w	r7, r0, r7
 8000c34:	42a7      	cmp	r7, r4
 8000c36:	d90a      	bls.n	8000c4e <__udivmoddi4+0x92>
 8000c38:	eb1c 0404 	adds.w	r4, ip, r4
 8000c3c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c40:	f080 810a 	bcs.w	8000e58 <__udivmoddi4+0x29c>
 8000c44:	42a7      	cmp	r7, r4
 8000c46:	f240 8107 	bls.w	8000e58 <__udivmoddi4+0x29c>
 8000c4a:	4464      	add	r4, ip
 8000c4c:	3802      	subs	r0, #2
 8000c4e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c52:	1be4      	subs	r4, r4, r7
 8000c54:	2600      	movs	r6, #0
 8000c56:	b11d      	cbz	r5, 8000c60 <__udivmoddi4+0xa4>
 8000c58:	40d4      	lsrs	r4, r2
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	e9c5 4300 	strd	r4, r3, [r5]
 8000c60:	4631      	mov	r1, r6
 8000c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c66:	428b      	cmp	r3, r1
 8000c68:	d909      	bls.n	8000c7e <__udivmoddi4+0xc2>
 8000c6a:	2d00      	cmp	r5, #0
 8000c6c:	f000 80ef 	beq.w	8000e4e <__udivmoddi4+0x292>
 8000c70:	2600      	movs	r6, #0
 8000c72:	e9c5 0100 	strd	r0, r1, [r5]
 8000c76:	4630      	mov	r0, r6
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	fab3 f683 	clz	r6, r3
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	d14a      	bne.n	8000d1c <__udivmoddi4+0x160>
 8000c86:	428b      	cmp	r3, r1
 8000c88:	d302      	bcc.n	8000c90 <__udivmoddi4+0xd4>
 8000c8a:	4282      	cmp	r2, r0
 8000c8c:	f200 80f9 	bhi.w	8000e82 <__udivmoddi4+0x2c6>
 8000c90:	1a84      	subs	r4, r0, r2
 8000c92:	eb61 0303 	sbc.w	r3, r1, r3
 8000c96:	2001      	movs	r0, #1
 8000c98:	469e      	mov	lr, r3
 8000c9a:	2d00      	cmp	r5, #0
 8000c9c:	d0e0      	beq.n	8000c60 <__udivmoddi4+0xa4>
 8000c9e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000ca2:	e7dd      	b.n	8000c60 <__udivmoddi4+0xa4>
 8000ca4:	b902      	cbnz	r2, 8000ca8 <__udivmoddi4+0xec>
 8000ca6:	deff      	udf	#255	; 0xff
 8000ca8:	fab2 f282 	clz	r2, r2
 8000cac:	2a00      	cmp	r2, #0
 8000cae:	f040 8092 	bne.w	8000dd6 <__udivmoddi4+0x21a>
 8000cb2:	eba1 010c 	sub.w	r1, r1, ip
 8000cb6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cba:	fa1f fe8c 	uxth.w	lr, ip
 8000cbe:	2601      	movs	r6, #1
 8000cc0:	0c20      	lsrs	r0, r4, #16
 8000cc2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cc6:	fb07 1113 	mls	r1, r7, r3, r1
 8000cca:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cce:	fb0e f003 	mul.w	r0, lr, r3
 8000cd2:	4288      	cmp	r0, r1
 8000cd4:	d908      	bls.n	8000ce8 <__udivmoddi4+0x12c>
 8000cd6:	eb1c 0101 	adds.w	r1, ip, r1
 8000cda:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000cde:	d202      	bcs.n	8000ce6 <__udivmoddi4+0x12a>
 8000ce0:	4288      	cmp	r0, r1
 8000ce2:	f200 80cb 	bhi.w	8000e7c <__udivmoddi4+0x2c0>
 8000ce6:	4643      	mov	r3, r8
 8000ce8:	1a09      	subs	r1, r1, r0
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cf0:	fb07 1110 	mls	r1, r7, r0, r1
 8000cf4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000cf8:	fb0e fe00 	mul.w	lr, lr, r0
 8000cfc:	45a6      	cmp	lr, r4
 8000cfe:	d908      	bls.n	8000d12 <__udivmoddi4+0x156>
 8000d00:	eb1c 0404 	adds.w	r4, ip, r4
 8000d04:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d08:	d202      	bcs.n	8000d10 <__udivmoddi4+0x154>
 8000d0a:	45a6      	cmp	lr, r4
 8000d0c:	f200 80bb 	bhi.w	8000e86 <__udivmoddi4+0x2ca>
 8000d10:	4608      	mov	r0, r1
 8000d12:	eba4 040e 	sub.w	r4, r4, lr
 8000d16:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d1a:	e79c      	b.n	8000c56 <__udivmoddi4+0x9a>
 8000d1c:	f1c6 0720 	rsb	r7, r6, #32
 8000d20:	40b3      	lsls	r3, r6
 8000d22:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d26:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d2a:	fa20 f407 	lsr.w	r4, r0, r7
 8000d2e:	fa01 f306 	lsl.w	r3, r1, r6
 8000d32:	431c      	orrs	r4, r3
 8000d34:	40f9      	lsrs	r1, r7
 8000d36:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d3a:	fa00 f306 	lsl.w	r3, r0, r6
 8000d3e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d42:	0c20      	lsrs	r0, r4, #16
 8000d44:	fa1f fe8c 	uxth.w	lr, ip
 8000d48:	fb09 1118 	mls	r1, r9, r8, r1
 8000d4c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d50:	fb08 f00e 	mul.w	r0, r8, lr
 8000d54:	4288      	cmp	r0, r1
 8000d56:	fa02 f206 	lsl.w	r2, r2, r6
 8000d5a:	d90b      	bls.n	8000d74 <__udivmoddi4+0x1b8>
 8000d5c:	eb1c 0101 	adds.w	r1, ip, r1
 8000d60:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d64:	f080 8088 	bcs.w	8000e78 <__udivmoddi4+0x2bc>
 8000d68:	4288      	cmp	r0, r1
 8000d6a:	f240 8085 	bls.w	8000e78 <__udivmoddi4+0x2bc>
 8000d6e:	f1a8 0802 	sub.w	r8, r8, #2
 8000d72:	4461      	add	r1, ip
 8000d74:	1a09      	subs	r1, r1, r0
 8000d76:	b2a4      	uxth	r4, r4
 8000d78:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d7c:	fb09 1110 	mls	r1, r9, r0, r1
 8000d80:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d84:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d88:	458e      	cmp	lr, r1
 8000d8a:	d908      	bls.n	8000d9e <__udivmoddi4+0x1e2>
 8000d8c:	eb1c 0101 	adds.w	r1, ip, r1
 8000d90:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000d94:	d26c      	bcs.n	8000e70 <__udivmoddi4+0x2b4>
 8000d96:	458e      	cmp	lr, r1
 8000d98:	d96a      	bls.n	8000e70 <__udivmoddi4+0x2b4>
 8000d9a:	3802      	subs	r0, #2
 8000d9c:	4461      	add	r1, ip
 8000d9e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000da2:	fba0 9402 	umull	r9, r4, r0, r2
 8000da6:	eba1 010e 	sub.w	r1, r1, lr
 8000daa:	42a1      	cmp	r1, r4
 8000dac:	46c8      	mov	r8, r9
 8000dae:	46a6      	mov	lr, r4
 8000db0:	d356      	bcc.n	8000e60 <__udivmoddi4+0x2a4>
 8000db2:	d053      	beq.n	8000e5c <__udivmoddi4+0x2a0>
 8000db4:	b15d      	cbz	r5, 8000dce <__udivmoddi4+0x212>
 8000db6:	ebb3 0208 	subs.w	r2, r3, r8
 8000dba:	eb61 010e 	sbc.w	r1, r1, lr
 8000dbe:	fa01 f707 	lsl.w	r7, r1, r7
 8000dc2:	fa22 f306 	lsr.w	r3, r2, r6
 8000dc6:	40f1      	lsrs	r1, r6
 8000dc8:	431f      	orrs	r7, r3
 8000dca:	e9c5 7100 	strd	r7, r1, [r5]
 8000dce:	2600      	movs	r6, #0
 8000dd0:	4631      	mov	r1, r6
 8000dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dd6:	f1c2 0320 	rsb	r3, r2, #32
 8000dda:	40d8      	lsrs	r0, r3
 8000ddc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de0:	fa21 f303 	lsr.w	r3, r1, r3
 8000de4:	4091      	lsls	r1, r2
 8000de6:	4301      	orrs	r1, r0
 8000de8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dec:	fa1f fe8c 	uxth.w	lr, ip
 8000df0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000df4:	fb07 3610 	mls	r6, r7, r0, r3
 8000df8:	0c0b      	lsrs	r3, r1, #16
 8000dfa:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000dfe:	fb00 f60e 	mul.w	r6, r0, lr
 8000e02:	429e      	cmp	r6, r3
 8000e04:	fa04 f402 	lsl.w	r4, r4, r2
 8000e08:	d908      	bls.n	8000e1c <__udivmoddi4+0x260>
 8000e0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e0e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e12:	d22f      	bcs.n	8000e74 <__udivmoddi4+0x2b8>
 8000e14:	429e      	cmp	r6, r3
 8000e16:	d92d      	bls.n	8000e74 <__udivmoddi4+0x2b8>
 8000e18:	3802      	subs	r0, #2
 8000e1a:	4463      	add	r3, ip
 8000e1c:	1b9b      	subs	r3, r3, r6
 8000e1e:	b289      	uxth	r1, r1
 8000e20:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e24:	fb07 3316 	mls	r3, r7, r6, r3
 8000e28:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e2c:	fb06 f30e 	mul.w	r3, r6, lr
 8000e30:	428b      	cmp	r3, r1
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x28a>
 8000e34:	eb1c 0101 	adds.w	r1, ip, r1
 8000e38:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e3c:	d216      	bcs.n	8000e6c <__udivmoddi4+0x2b0>
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d914      	bls.n	8000e6c <__udivmoddi4+0x2b0>
 8000e42:	3e02      	subs	r6, #2
 8000e44:	4461      	add	r1, ip
 8000e46:	1ac9      	subs	r1, r1, r3
 8000e48:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e4c:	e738      	b.n	8000cc0 <__udivmoddi4+0x104>
 8000e4e:	462e      	mov	r6, r5
 8000e50:	4628      	mov	r0, r5
 8000e52:	e705      	b.n	8000c60 <__udivmoddi4+0xa4>
 8000e54:	4606      	mov	r6, r0
 8000e56:	e6e3      	b.n	8000c20 <__udivmoddi4+0x64>
 8000e58:	4618      	mov	r0, r3
 8000e5a:	e6f8      	b.n	8000c4e <__udivmoddi4+0x92>
 8000e5c:	454b      	cmp	r3, r9
 8000e5e:	d2a9      	bcs.n	8000db4 <__udivmoddi4+0x1f8>
 8000e60:	ebb9 0802 	subs.w	r8, r9, r2
 8000e64:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e68:	3801      	subs	r0, #1
 8000e6a:	e7a3      	b.n	8000db4 <__udivmoddi4+0x1f8>
 8000e6c:	4646      	mov	r6, r8
 8000e6e:	e7ea      	b.n	8000e46 <__udivmoddi4+0x28a>
 8000e70:	4620      	mov	r0, r4
 8000e72:	e794      	b.n	8000d9e <__udivmoddi4+0x1e2>
 8000e74:	4640      	mov	r0, r8
 8000e76:	e7d1      	b.n	8000e1c <__udivmoddi4+0x260>
 8000e78:	46d0      	mov	r8, sl
 8000e7a:	e77b      	b.n	8000d74 <__udivmoddi4+0x1b8>
 8000e7c:	3b02      	subs	r3, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	e732      	b.n	8000ce8 <__udivmoddi4+0x12c>
 8000e82:	4630      	mov	r0, r6
 8000e84:	e709      	b.n	8000c9a <__udivmoddi4+0xde>
 8000e86:	4464      	add	r4, ip
 8000e88:	3802      	subs	r0, #2
 8000e8a:	e742      	b.n	8000d12 <__udivmoddi4+0x156>

08000e8c <__aeabi_idiv0>:
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop

08000e90 <FreeRTOS_CLIRegisterCommand>:


/*-----------------------------------------------------------*/

BaseType_t FreeRTOS_CLIRegisterCommand( const CLI_Command_Definition_t * const pxCommandToRegister )
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b086      	sub	sp, #24
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
static CLI_Definition_List_Item_t *pxLastCommandInList = &xRegisteredCommands;
CLI_Definition_List_Item_t *pxNewListItem;
BaseType_t xReturn = pdFAIL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	617b      	str	r3, [r7, #20]

	/* Check the parameter is not NULL. */
	configASSERT( pxCommandToRegister );
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d10a      	bne.n	8000eb8 <FreeRTOS_CLIRegisterCommand+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ea6:	f383 8811 	msr	BASEPRI, r3
 8000eaa:	f3bf 8f6f 	isb	sy
 8000eae:	f3bf 8f4f 	dsb	sy
 8000eb2:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000eb4:	bf00      	nop
 8000eb6:	e7fe      	b.n	8000eb6 <FreeRTOS_CLIRegisterCommand+0x26>

	/* Create a new list item that will reference the command being registered. */
	pxNewListItem = ( CLI_Definition_List_Item_t * ) pvPortMalloc( sizeof( CLI_Definition_List_Item_t ) );
 8000eb8:	2008      	movs	r0, #8
 8000eba:	f00c fa05 	bl	800d2c8 <pvPortMalloc>
 8000ebe:	6138      	str	r0, [r7, #16]
	configASSERT( pxNewListItem );
 8000ec0:	693b      	ldr	r3, [r7, #16]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d10a      	bne.n	8000edc <FreeRTOS_CLIRegisterCommand+0x4c>
	__asm volatile
 8000ec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000eca:	f383 8811 	msr	BASEPRI, r3
 8000ece:	f3bf 8f6f 	isb	sy
 8000ed2:	f3bf 8f4f 	dsb	sy
 8000ed6:	60bb      	str	r3, [r7, #8]
}
 8000ed8:	bf00      	nop
 8000eda:	e7fe      	b.n	8000eda <FreeRTOS_CLIRegisterCommand+0x4a>

	if( pxNewListItem != NULL )
 8000edc:	693b      	ldr	r3, [r7, #16]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d012      	beq.n	8000f08 <FreeRTOS_CLIRegisterCommand+0x78>
	{
		taskENTER_CRITICAL();
 8000ee2:	f00c f8cf 	bl	800d084 <vPortEnterCritical>
		{
			/* Reference the command being registered from the newly created
			list item. */
			pxNewListItem->pxCommandLineDefinition = pxCommandToRegister;
 8000ee6:	693b      	ldr	r3, [r7, #16]
 8000ee8:	687a      	ldr	r2, [r7, #4]
 8000eea:	601a      	str	r2, [r3, #0]

			/* The new list item will get added to the end of the list, so
			pxNext has nowhere to point. */
			pxNewListItem->pxNext = NULL;
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	2200      	movs	r2, #0
 8000ef0:	605a      	str	r2, [r3, #4]

			/* Add the newly created list item to the end of the already existing
			list. */
			pxLastCommandInList->pxNext = pxNewListItem;
 8000ef2:	4b08      	ldr	r3, [pc, #32]	; (8000f14 <FreeRTOS_CLIRegisterCommand+0x84>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	605a      	str	r2, [r3, #4]

			/* Set the end of list marker to the new list item. */
			pxLastCommandInList = pxNewListItem;
 8000efa:	4a06      	ldr	r2, [pc, #24]	; (8000f14 <FreeRTOS_CLIRegisterCommand+0x84>)
 8000efc:	693b      	ldr	r3, [r7, #16]
 8000efe:	6013      	str	r3, [r2, #0]
		}
		taskEXIT_CRITICAL();
 8000f00:	f00c f8f0 	bl	800d0e4 <vPortExitCritical>

		xReturn = pdPASS;
 8000f04:	2301      	movs	r3, #1
 8000f06:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8000f08:	697b      	ldr	r3, [r7, #20]
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3718      	adds	r7, #24
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	20000008 	.word	0x20000008

08000f18 <FreeRTOS_CLIProcessCommand>:
/*-----------------------------------------------------------*/

BaseType_t FreeRTOS_CLIProcessCommand( const char * const pcCommandInput, char * pcWriteBuffer, size_t xWriteBufferLen  )
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b088      	sub	sp, #32
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	60f8      	str	r0, [r7, #12]
 8000f20:	60b9      	str	r1, [r7, #8]
 8000f22:	607a      	str	r2, [r7, #4]
static const CLI_Definition_List_Item_t *pxCommand = NULL;
BaseType_t xReturn = pdTRUE;
 8000f24:	2301      	movs	r3, #1
 8000f26:	61fb      	str	r3, [r7, #28]
size_t xCommandStringLength;

	/* Note:  This function is not re-entrant.  It must not be called from more
	thank one task. */

	if( pxCommand == NULL )
 8000f28:	4b3a      	ldr	r3, [pc, #232]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d141      	bne.n	8000fb4 <FreeRTOS_CLIProcessCommand+0x9c>
	{
		/* Search for the command string in the list of registered commands. */
		for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 8000f30:	4b38      	ldr	r3, [pc, #224]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000f32:	4a39      	ldr	r2, [pc, #228]	; (8001018 <FreeRTOS_CLIProcessCommand+0x100>)
 8000f34:	601a      	str	r2, [r3, #0]
 8000f36:	e037      	b.n	8000fa8 <FreeRTOS_CLIProcessCommand+0x90>
		{
			pcRegisteredCommandString = pxCommand->pxCommandLineDefinition->pcCommand;
 8000f38:	4b36      	ldr	r3, [pc, #216]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	61bb      	str	r3, [r7, #24]
			xCommandStringLength = strlen( pcRegisteredCommandString );
 8000f42:	69b8      	ldr	r0, [r7, #24]
 8000f44:	f7ff f9ac 	bl	80002a0 <strlen>
 8000f48:	6178      	str	r0, [r7, #20]

			/* To ensure the string lengths match exactly, so as not to pick up
			a sub-string of a longer command, check the byte after the expected
			end of the string is either the end of the string or a space before
			a parameter. */
			if( strncmp( pcCommandInput, pcRegisteredCommandString, xCommandStringLength ) == 0 )
 8000f4a:	697a      	ldr	r2, [r7, #20]
 8000f4c:	69b9      	ldr	r1, [r7, #24]
 8000f4e:	68f8      	ldr	r0, [r7, #12]
 8000f50:	f00e fb6c 	bl	800f62c <strncmp>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d121      	bne.n	8000f9e <FreeRTOS_CLIProcessCommand+0x86>
			{
				if( ( pcCommandInput[ xCommandStringLength ] == ' ' ) || ( pcCommandInput[ xCommandStringLength ] == 0x00 ) )
 8000f5a:	68fa      	ldr	r2, [r7, #12]
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	4413      	add	r3, r2
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	2b20      	cmp	r3, #32
 8000f64:	d005      	beq.n	8000f72 <FreeRTOS_CLIProcessCommand+0x5a>
 8000f66:	68fa      	ldr	r2, [r7, #12]
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d115      	bne.n	8000f9e <FreeRTOS_CLIProcessCommand+0x86>
				{
					/* The command has been found.  Check it has the expected
					number of parameters.  If cExpectedNumberOfParameters is -1,
					then there could be a variable number of parameters and no
					check is made. */
					if( pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters >= 0 )
 8000f72:	4b28      	ldr	r3, [pc, #160]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	db18      	blt.n	8000fb2 <FreeRTOS_CLIProcessCommand+0x9a>
					{
						if( prvGetNumberOfParameters( pcCommandInput ) != pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters )
 8000f80:	68f8      	ldr	r0, [r7, #12]
 8000f82:	f000 f8d7 	bl	8001134 <prvGetNumberOfParameters>
 8000f86:	4603      	mov	r3, r0
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4b22      	ldr	r3, [pc, #136]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d00c      	beq.n	8000fb2 <FreeRTOS_CLIProcessCommand+0x9a>
						{
							xReturn = pdFALSE;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	61fb      	str	r3, [r7, #28]
						}
					}

					break;
 8000f9c:	e009      	b.n	8000fb2 <FreeRTOS_CLIProcessCommand+0x9a>
		for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 8000f9e:	4b1d      	ldr	r3, [pc, #116]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	4a1b      	ldr	r2, [pc, #108]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000fa6:	6013      	str	r3, [r2, #0]
 8000fa8:	4b1a      	ldr	r3, [pc, #104]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d1c3      	bne.n	8000f38 <FreeRTOS_CLIProcessCommand+0x20>
 8000fb0:	e000      	b.n	8000fb4 <FreeRTOS_CLIProcessCommand+0x9c>
					break;
 8000fb2:	bf00      	nop
				}
			}
		}
	}

	if( ( pxCommand != NULL ) && ( xReturn == pdFALSE ) )
 8000fb4:	4b17      	ldr	r3, [pc, #92]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d00b      	beq.n	8000fd4 <FreeRTOS_CLIProcessCommand+0xbc>
 8000fbc:	69fb      	ldr	r3, [r7, #28]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d108      	bne.n	8000fd4 <FreeRTOS_CLIProcessCommand+0xbc>
	{
		/* The command was found, but the number of parameters with the command
		was incorrect. */
		strncpy( pcWriteBuffer, "Incorrect command parameter(s).  Enter \"help\" to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 8000fc2:	687a      	ldr	r2, [r7, #4]
 8000fc4:	4915      	ldr	r1, [pc, #84]	; (800101c <FreeRTOS_CLIProcessCommand+0x104>)
 8000fc6:	68b8      	ldr	r0, [r7, #8]
 8000fc8:	f00e fb44 	bl	800f654 <strncpy>
		pxCommand = NULL;
 8000fcc:	4b11      	ldr	r3, [pc, #68]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	e01a      	b.n	800100a <FreeRTOS_CLIProcessCommand+0xf2>
	}
	else if( pxCommand != NULL )
 8000fd4:	4b0f      	ldr	r3, [pc, #60]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d00f      	beq.n	8000ffc <FreeRTOS_CLIProcessCommand+0xe4>
	{
		/* Call the callback function that is registered to this command. */
		xReturn = pxCommand->pxCommandLineDefinition->pxCommandInterpreter( pcWriteBuffer, xWriteBufferLen, pcCommandInput );
 8000fdc:	4b0d      	ldr	r3, [pc, #52]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	689b      	ldr	r3, [r3, #8]
 8000fe4:	68fa      	ldr	r2, [r7, #12]
 8000fe6:	6879      	ldr	r1, [r7, #4]
 8000fe8:	68b8      	ldr	r0, [r7, #8]
 8000fea:	4798      	blx	r3
 8000fec:	61f8      	str	r0, [r7, #28]

		/* If xReturn is pdFALSE, then no further strings will be returned
		after this one, and	pxCommand can be reset to NULL ready to search
		for the next entered command. */
		if( xReturn == pdFALSE )
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d10a      	bne.n	800100a <FreeRTOS_CLIProcessCommand+0xf2>
		{
			pxCommand = NULL;
 8000ff4:	4b07      	ldr	r3, [pc, #28]	; (8001014 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	e006      	b.n	800100a <FreeRTOS_CLIProcessCommand+0xf2>
		}
	}
	else
	{
		/* pxCommand was NULL, the command was not found. */
		strncpy( pcWriteBuffer, "Command not recognised.  Enter 'help' to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 8000ffc:	687a      	ldr	r2, [r7, #4]
 8000ffe:	4908      	ldr	r1, [pc, #32]	; (8001020 <FreeRTOS_CLIProcessCommand+0x108>)
 8001000:	68b8      	ldr	r0, [r7, #8]
 8001002:	f00e fb27 	bl	800f654 <strncpy>
		xReturn = pdFALSE;
 8001006:	2300      	movs	r3, #0
 8001008:	61fb      	str	r3, [r7, #28]
	}

	return xReturn;
 800100a:	69fb      	ldr	r3, [r7, #28]
}
 800100c:	4618      	mov	r0, r3
 800100e:	3720      	adds	r7, #32
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	2000018c 	.word	0x2000018c
 8001018:	20000000 	.word	0x20000000
 800101c:	080102dc 	.word	0x080102dc
 8001020:	08010334 	.word	0x08010334

08001024 <FreeRTOS_CLIGetParameter>:
	return cOutputBuffer;
}
/*-----------------------------------------------------------*/

const char *FreeRTOS_CLIGetParameter( const char *pcCommandString, UBaseType_t uxWantedParameter, BaseType_t *pxParameterStringLength )
{
 8001024:	b480      	push	{r7}
 8001026:	b087      	sub	sp, #28
 8001028:	af00      	add	r7, sp, #0
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	60b9      	str	r1, [r7, #8]
 800102e:	607a      	str	r2, [r7, #4]
UBaseType_t uxParametersFound = 0;
 8001030:	2300      	movs	r3, #0
 8001032:	617b      	str	r3, [r7, #20]
const char *pcReturn = NULL;
 8001034:	2300      	movs	r3, #0
 8001036:	613b      	str	r3, [r7, #16]

	*pxParameterStringLength = 0;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]

	while( uxParametersFound < uxWantedParameter )
 800103e:	e03b      	b.n	80010b8 <FreeRTOS_CLIGetParameter+0x94>
	{
		/* Index the character pointer past the current word.  If this is the start
		of the command string then the first word is the command itself. */
		while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
		{
			pcCommandString++;
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	3301      	adds	r3, #1
 8001044:	60fb      	str	r3, [r7, #12]
		while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d007      	beq.n	800105e <FreeRTOS_CLIGetParameter+0x3a>
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	2b20      	cmp	r3, #32
 8001054:	d1f4      	bne.n	8001040 <FreeRTOS_CLIGetParameter+0x1c>
		}

		/* Find the start of the next string. */
		while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) == ' ' ) )
 8001056:	e002      	b.n	800105e <FreeRTOS_CLIGetParameter+0x3a>
		{
			pcCommandString++;
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	3301      	adds	r3, #1
 800105c:	60fb      	str	r3, [r7, #12]
		while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) == ' ' ) )
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d003      	beq.n	800106e <FreeRTOS_CLIGetParameter+0x4a>
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	2b20      	cmp	r3, #32
 800106c:	d0f4      	beq.n	8001058 <FreeRTOS_CLIGetParameter+0x34>
		}

		/* Was a string found? */
		if( *pcCommandString != 0x00 )
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d025      	beq.n	80010c2 <FreeRTOS_CLIGetParameter+0x9e>
		{
			/* Is this the start of the required parameter? */
			uxParametersFound++;
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	3301      	adds	r3, #1
 800107a:	617b      	str	r3, [r7, #20]

			if( uxParametersFound == uxWantedParameter )
 800107c:	697a      	ldr	r2, [r7, #20]
 800107e:	68bb      	ldr	r3, [r7, #8]
 8001080:	429a      	cmp	r2, r3
 8001082:	d119      	bne.n	80010b8 <FreeRTOS_CLIGetParameter+0x94>
			{
				/* How long is the parameter? */
				pcReturn = pcCommandString;
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	613b      	str	r3, [r7, #16]
				while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 8001088:	e007      	b.n	800109a <FreeRTOS_CLIGetParameter+0x76>
				{
					( *pxParameterStringLength )++;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	1c5a      	adds	r2, r3, #1
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	601a      	str	r2, [r3, #0]
					pcCommandString++;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	3301      	adds	r3, #1
 8001098:	60fb      	str	r3, [r7, #12]
				while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d003      	beq.n	80010aa <FreeRTOS_CLIGetParameter+0x86>
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	2b20      	cmp	r3, #32
 80010a8:	d1ef      	bne.n	800108a <FreeRTOS_CLIGetParameter+0x66>
				}

				if( *pxParameterStringLength == 0 )
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d109      	bne.n	80010c6 <FreeRTOS_CLIGetParameter+0xa2>
				{
					pcReturn = NULL;
 80010b2:	2300      	movs	r3, #0
 80010b4:	613b      	str	r3, [r7, #16]
				}

				break;
 80010b6:	e006      	b.n	80010c6 <FreeRTOS_CLIGetParameter+0xa2>
	while( uxParametersFound < uxWantedParameter )
 80010b8:	697a      	ldr	r2, [r7, #20]
 80010ba:	68bb      	ldr	r3, [r7, #8]
 80010bc:	429a      	cmp	r2, r3
 80010be:	d3c2      	bcc.n	8001046 <FreeRTOS_CLIGetParameter+0x22>
 80010c0:	e002      	b.n	80010c8 <FreeRTOS_CLIGetParameter+0xa4>
			}
		}
		else
		{
			break;
 80010c2:	bf00      	nop
 80010c4:	e000      	b.n	80010c8 <FreeRTOS_CLIGetParameter+0xa4>
				break;
 80010c6:	bf00      	nop
		}
	}

	return pcReturn;
 80010c8:	693b      	ldr	r3, [r7, #16]
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	371c      	adds	r7, #28
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
	...

080010d8 <prvHelpCommand>:
/*-----------------------------------------------------------*/

static BaseType_t prvHelpCommand( char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString )
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
static const CLI_Definition_List_Item_t * pxCommand = NULL;
BaseType_t xReturn;

	( void ) pcCommandString;

	if( pxCommand == NULL )
 80010e4:	4b11      	ldr	r3, [pc, #68]	; (800112c <prvHelpCommand+0x54>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d102      	bne.n	80010f2 <prvHelpCommand+0x1a>
	{
		/* Reset the pxCommand pointer back to the start of the list. */
		pxCommand = &xRegisteredCommands;
 80010ec:	4b0f      	ldr	r3, [pc, #60]	; (800112c <prvHelpCommand+0x54>)
 80010ee:	4a10      	ldr	r2, [pc, #64]	; (8001130 <prvHelpCommand+0x58>)
 80010f0:	601a      	str	r2, [r3, #0]
	}

	/* Return the next command help string, before moving the pointer on to
	the next command in the list. */
	strncpy( pcWriteBuffer, pxCommand->pxCommandLineDefinition->pcHelpString, xWriteBufferLen );
 80010f2:	4b0e      	ldr	r3, [pc, #56]	; (800112c <prvHelpCommand+0x54>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	68ba      	ldr	r2, [r7, #8]
 80010fc:	4619      	mov	r1, r3
 80010fe:	68f8      	ldr	r0, [r7, #12]
 8001100:	f00e faa8 	bl	800f654 <strncpy>
	pxCommand = pxCommand->pxNext;
 8001104:	4b09      	ldr	r3, [pc, #36]	; (800112c <prvHelpCommand+0x54>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	4a08      	ldr	r2, [pc, #32]	; (800112c <prvHelpCommand+0x54>)
 800110c:	6013      	str	r3, [r2, #0]

	if( pxCommand == NULL )
 800110e:	4b07      	ldr	r3, [pc, #28]	; (800112c <prvHelpCommand+0x54>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d102      	bne.n	800111c <prvHelpCommand+0x44>
	{
		/* There are no more commands in the list, so there will be no more
		strings to return after this one and pdFALSE should be returned. */
		xReturn = pdFALSE;
 8001116:	2300      	movs	r3, #0
 8001118:	617b      	str	r3, [r7, #20]
 800111a:	e001      	b.n	8001120 <prvHelpCommand+0x48>
	}
	else
	{
		xReturn = pdTRUE;
 800111c:	2301      	movs	r3, #1
 800111e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8001120:	697b      	ldr	r3, [r7, #20]
}
 8001122:	4618      	mov	r0, r3
 8001124:	3718      	adds	r7, #24
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	20000190 	.word	0x20000190
 8001130:	20000000 	.word	0x20000000

08001134 <prvGetNumberOfParameters>:
/*-----------------------------------------------------------*/

static int8_t prvGetNumberOfParameters( const char *pcCommandString )
{
 8001134:	b480      	push	{r7}
 8001136:	b085      	sub	sp, #20
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
int8_t cParameters = 0;
 800113c:	2300      	movs	r3, #0
 800113e:	73fb      	strb	r3, [r7, #15]
BaseType_t xLastCharacterWasSpace = pdFALSE;
 8001140:	2300      	movs	r3, #0
 8001142:	60bb      	str	r3, [r7, #8]

	/* Count the number of space delimited words in pcCommandString. */
	while( *pcCommandString != 0x00 )
 8001144:	e014      	b.n	8001170 <prvGetNumberOfParameters+0x3c>
	{
		if( ( *pcCommandString ) == ' ' )
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	2b20      	cmp	r3, #32
 800114c:	d10b      	bne.n	8001166 <prvGetNumberOfParameters+0x32>
		{
			if( xLastCharacterWasSpace != pdTRUE )
 800114e:	68bb      	ldr	r3, [r7, #8]
 8001150:	2b01      	cmp	r3, #1
 8001152:	d00a      	beq.n	800116a <prvGetNumberOfParameters+0x36>
			{
				cParameters++;
 8001154:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001158:	b2db      	uxtb	r3, r3
 800115a:	3301      	adds	r3, #1
 800115c:	b2db      	uxtb	r3, r3
 800115e:	73fb      	strb	r3, [r7, #15]
				xLastCharacterWasSpace = pdTRUE;
 8001160:	2301      	movs	r3, #1
 8001162:	60bb      	str	r3, [r7, #8]
 8001164:	e001      	b.n	800116a <prvGetNumberOfParameters+0x36>
			}
		}
		else
		{
			xLastCharacterWasSpace = pdFALSE;
 8001166:	2300      	movs	r3, #0
 8001168:	60bb      	str	r3, [r7, #8]
		}

		pcCommandString++;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	3301      	adds	r3, #1
 800116e:	607b      	str	r3, [r7, #4]
	while( *pcCommandString != 0x00 )
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d1e6      	bne.n	8001146 <prvGetNumberOfParameters+0x12>
	}

	/* If the command string ended with spaces, then there will have been too
	many parameters counted. */
	if( xLastCharacterWasSpace == pdTRUE )
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	2b01      	cmp	r3, #1
 800117c:	d105      	bne.n	800118a <prvGetNumberOfParameters+0x56>
	{
		cParameters--;
 800117e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001182:	b2db      	uxtb	r3, r3
 8001184:	3b01      	subs	r3, #1
 8001186:	b2db      	uxtb	r3, r3
 8001188:	73fb      	strb	r3, [r7, #15]
	}

	/* The value returned is one less than the number of space delimited words,
	as the first word should be the command itself. */
	return cParameters;
 800118a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800118e:	4618      	mov	r0, r3
 8001190:	3714      	adds	r7, #20
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr

0800119a <task_led>:

float ReIm[256*2];
float mod[256];
float fase;

void task_led(void *param){
 800119a:	b580      	push	{r7, lr}
 800119c:	b084      	sub	sp, #16
 800119e:	af00      	add	r7, sp, #0
 80011a0:	6078      	str	r0, [r7, #4]
	led_t *led = (led_t *)param;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	60fb      	str	r3, [r7, #12]
	while(1){
		HAL_GPIO_TogglePin(led->port,led->pin);
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	889b      	ldrh	r3, [r3, #4]
 80011ae:	4619      	mov	r1, r3
 80011b0:	4610      	mov	r0, r2
 80011b2:	f002 f8a2 	bl	80032fa <HAL_GPIO_TogglePin>
		vTaskDelay(led->timeout);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f009 ffba 	bl	800b134 <vTaskDelay>
		HAL_GPIO_TogglePin(led->port,led->pin);
 80011c0:	e7f1      	b.n	80011a6 <task_led+0xc>
 80011c2:	0000      	movs	r0, r0
 80011c4:	0000      	movs	r0, r0
	...

080011c8 <task_adc>:
	}
}

void task_adc(void *param){
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b086      	sub	sp, #24
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcBuffer, 256);
 80011d0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011d4:	4940      	ldr	r1, [pc, #256]	; (80012d8 <task_adc+0x110>)
 80011d6:	4841      	ldr	r0, [pc, #260]	; (80012dc <task_adc+0x114>)
 80011d8:	f000 fec2 	bl	8001f60 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim2);
 80011dc:	4840      	ldr	r0, [pc, #256]	; (80012e0 <task_adc+0x118>)
 80011de:	f003 ffa3 	bl	8005128 <HAL_TIM_Base_Start>
	while(1){
		int k = 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	617b      	str	r3, [r7, #20]
		for(int i = 0; i < 256; i++){
 80011e6:	2300      	movs	r3, #0
 80011e8:	613b      	str	r3, [r7, #16]
 80011ea:	e02a      	b.n	8001242 <task_adc+0x7a>
			ReIm[k] = (float) adcBuffer[i] * 0.0007326007;
 80011ec:	4a3a      	ldr	r2, [pc, #232]	; (80012d8 <task_adc+0x110>)
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011f4:	ee07 3a90 	vmov	s15, r3
 80011f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011fc:	ee17 0a90 	vmov	r0, s15
 8001200:	f7ff fa0a 	bl	8000618 <__aeabi_f2d>
 8001204:	a330      	add	r3, pc, #192	; (adr r3, 80012c8 <task_adc+0x100>)
 8001206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800120a:	f7ff fa5d 	bl	80006c8 <__aeabi_dmul>
 800120e:	4602      	mov	r2, r0
 8001210:	460b      	mov	r3, r1
 8001212:	4610      	mov	r0, r2
 8001214:	4619      	mov	r1, r3
 8001216:	f7ff fc69 	bl	8000aec <__aeabi_d2f>
 800121a:	4602      	mov	r2, r0
 800121c:	4931      	ldr	r1, [pc, #196]	; (80012e4 <task_adc+0x11c>)
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	440b      	add	r3, r1
 8001224:	601a      	str	r2, [r3, #0]
			ReIm[k+1] = 0.0;
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	3301      	adds	r3, #1
 800122a:	4a2e      	ldr	r2, [pc, #184]	; (80012e4 <task_adc+0x11c>)
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	4413      	add	r3, r2
 8001230:	f04f 0200 	mov.w	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
			k += 2;
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	3302      	adds	r3, #2
 800123a:	617b      	str	r3, [r7, #20]
		for(int i = 0; i < 256; i++){
 800123c:	693b      	ldr	r3, [r7, #16]
 800123e:	3301      	adds	r3, #1
 8001240:	613b      	str	r3, [r7, #16]
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	2bff      	cmp	r3, #255	; 0xff
 8001246:	ddd1      	ble.n	80011ec <task_adc+0x24>
		}

		arm_cfft_f32(&arm_cfft_sR_f32_len256,ReIm,0,1);
 8001248:	2301      	movs	r3, #1
 800124a:	2200      	movs	r2, #0
 800124c:	4925      	ldr	r1, [pc, #148]	; (80012e4 <task_adc+0x11c>)
 800124e:	4826      	ldr	r0, [pc, #152]	; (80012e8 <task_adc+0x120>)
 8001250:	f00d fbdc 	bl	800ea0c <arm_cfft_f32>
		arm_cmplx_mag_f32(ReIm,mod,256);
 8001254:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001258:	4924      	ldr	r1, [pc, #144]	; (80012ec <task_adc+0x124>)
 800125a:	4822      	ldr	r0, [pc, #136]	; (80012e4 <task_adc+0x11c>)
 800125c:	f00d fc50 	bl	800eb00 <arm_cmplx_mag_f32>
		arm_scale_f32(mod, 0.0078125, mod, 128); /* vertor, por quem quero multiplicar, vetor final, quantos pontos */
 8001260:	2280      	movs	r2, #128	; 0x80
 8001262:	4922      	ldr	r1, [pc, #136]	; (80012ec <task_adc+0x124>)
 8001264:	ed9f 0a22 	vldr	s0, [pc, #136]	; 80012f0 <task_adc+0x128>
 8001268:	4820      	ldr	r0, [pc, #128]	; (80012ec <task_adc+0x124>)
 800126a:	f00d fd31 	bl	800ecd0 <arm_scale_f32>

		volatile float fund_phase = atan2f(ReIm[3],ReIm[2])*180/M_PI;
 800126e:	4b1d      	ldr	r3, [pc, #116]	; (80012e4 <task_adc+0x11c>)
 8001270:	edd3 7a03 	vldr	s15, [r3, #12]
 8001274:	4b1b      	ldr	r3, [pc, #108]	; (80012e4 <task_adc+0x11c>)
 8001276:	ed93 7a02 	vldr	s14, [r3, #8]
 800127a:	eef0 0a47 	vmov.f32	s1, s14
 800127e:	eeb0 0a67 	vmov.f32	s0, s15
 8001282:	f00e fe62 	bl	800ff4a <atan2f>
 8001286:	eef0 7a40 	vmov.f32	s15, s0
 800128a:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80012f4 <task_adc+0x12c>
 800128e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001292:	ee17 0a90 	vmov	r0, s15
 8001296:	f7ff f9bf 	bl	8000618 <__aeabi_f2d>
 800129a:	a30d      	add	r3, pc, #52	; (adr r3, 80012d0 <task_adc+0x108>)
 800129c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a0:	f7ff fb3c 	bl	800091c <__aeabi_ddiv>
 80012a4:	4602      	mov	r2, r0
 80012a6:	460b      	mov	r3, r1
 80012a8:	4610      	mov	r0, r2
 80012aa:	4619      	mov	r1, r3
 80012ac:	f7ff fc1e 	bl	8000aec <__aeabi_d2f>
 80012b0:	4603      	mov	r3, r0
 80012b2:	60fb      	str	r3, [r7, #12]
		fase = fund_phase;
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	4a10      	ldr	r2, [pc, #64]	; (80012f8 <task_adc+0x130>)
 80012b8:	6013      	str	r3, [r2, #0]
		vTaskDelay(5);
 80012ba:	2005      	movs	r0, #5
 80012bc:	f009 ff3a 	bl	800b134 <vTaskDelay>
	while(1){
 80012c0:	e78f      	b.n	80011e2 <task_adc+0x1a>
 80012c2:	bf00      	nop
 80012c4:	f3af 8000 	nop.w
 80012c8:	06155aeb 	.word	0x06155aeb
 80012cc:	3f480180 	.word	0x3f480180
 80012d0:	54442d18 	.word	0x54442d18
 80012d4:	400921fb 	.word	0x400921fb
 80012d8:	200002dc 	.word	0x200002dc
 80012dc:	20000194 	.word	0x20000194
 80012e0:	2000023c 	.word	0x2000023c
 80012e4:	200004dc 	.word	0x200004dc
 80012e8:	0801065c 	.word	0x0801065c
 80012ec:	20000cdc 	.word	0x20000cdc
 80012f0:	3c000000 	.word	0x3c000000
 80012f4:	43340000 	.word	0x43340000
 80012f8:	200010dc 	.word	0x200010dc

080012fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001302:	f000 fd53 	bl	8001dac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001306:	f000 f859 	bl	80013bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800130a:	f000 fa17 	bl	800173c <MX_GPIO_Init>
  MX_DMA_Init();
 800130e:	f000 f9f5 	bl	80016fc <MX_DMA_Init>
  MX_ADC1_Init();
 8001312:	f000 f8bf 	bl	8001494 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001316:	f000 f90f 	bl	8001538 <MX_TIM2_Init>
  MX_TIM3_Init();
 800131a:	f000 f95b 	bl	80015d4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800131e:	2100      	movs	r1, #0
 8001320:	481c      	ldr	r0, [pc, #112]	; (8001394 <main+0x98>)
 8001322:	f003 ffb5 	bl	8005290 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001326:	2104      	movs	r1, #4
 8001328:	481a      	ldr	r0, [pc, #104]	; (8001394 <main+0x98>)
 800132a:	f003 ffb1 	bl	8005290 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800132e:	2108      	movs	r1, #8
 8001330:	4818      	ldr	r0, [pc, #96]	; (8001394 <main+0x98>)
 8001332:	f003 ffad 	bl	8005290 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001336:	f008 f969 	bl	800960c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800133a:	4a17      	ldr	r2, [pc, #92]	; (8001398 <main+0x9c>)
 800133c:	2100      	movs	r1, #0
 800133e:	4817      	ldr	r0, [pc, #92]	; (800139c <main+0xa0>)
 8001340:	f008 f9ae 	bl	80096a0 <osThreadNew>
 8001344:	4603      	mov	r3, r0
 8001346:	4a16      	ldr	r2, [pc, #88]	; (80013a0 <main+0xa4>)
 8001348:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  green_led.timeout = 500;
 800134a:	4b16      	ldr	r3, [pc, #88]	; (80013a4 <main+0xa8>)
 800134c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001350:	609a      	str	r2, [r3, #8]
  green_led.port = LED_GPIO_Port;
 8001352:	4b14      	ldr	r3, [pc, #80]	; (80013a4 <main+0xa8>)
 8001354:	4a14      	ldr	r2, [pc, #80]	; (80013a8 <main+0xac>)
 8001356:	601a      	str	r2, [r3, #0]
  green_led.pin = LED_Pin;
 8001358:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <main+0xa8>)
 800135a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800135e:	809a      	strh	r2, [r3, #4]
  xTaskCreate(task_led,"Tarefa Led",256, &green_led, 1, NULL);
 8001360:	2300      	movs	r3, #0
 8001362:	9301      	str	r3, [sp, #4]
 8001364:	2301      	movs	r3, #1
 8001366:	9300      	str	r3, [sp, #0]
 8001368:	4b0e      	ldr	r3, [pc, #56]	; (80013a4 <main+0xa8>)
 800136a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800136e:	490f      	ldr	r1, [pc, #60]	; (80013ac <main+0xb0>)
 8001370:	480f      	ldr	r0, [pc, #60]	; (80013b0 <main+0xb4>)
 8001372:	f009 fd84 	bl	800ae7e <xTaskCreate>
  xTaskCreate(task_adc,"Tarefa ADC",256, &green_led, 2, NULL);
 8001376:	2300      	movs	r3, #0
 8001378:	9301      	str	r3, [sp, #4]
 800137a:	2302      	movs	r3, #2
 800137c:	9300      	str	r3, [sp, #0]
 800137e:	4b09      	ldr	r3, [pc, #36]	; (80013a4 <main+0xa8>)
 8001380:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001384:	490b      	ldr	r1, [pc, #44]	; (80013b4 <main+0xb8>)
 8001386:	480c      	ldr	r0, [pc, #48]	; (80013b8 <main+0xbc>)
 8001388:	f009 fd79 	bl	800ae7e <xTaskCreate>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800138c:	f008 f962 	bl	8009654 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001390:	e7fe      	b.n	8001390 <main+0x94>
 8001392:	bf00      	nop
 8001394:	20000284 	.word	0x20000284
 8001398:	080105e0 	.word	0x080105e0
 800139c:	080019a1 	.word	0x080019a1
 80013a0:	200002cc 	.word	0x200002cc
 80013a4:	200002d0 	.word	0x200002d0
 80013a8:	40020800 	.word	0x40020800
 80013ac:	08010390 	.word	0x08010390
 80013b0:	0800119b 	.word	0x0800119b
 80013b4:	0801039c 	.word	0x0801039c
 80013b8:	080011c9 	.word	0x080011c9

080013bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b094      	sub	sp, #80	; 0x50
 80013c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013c2:	f107 0320 	add.w	r3, r7, #32
 80013c6:	2230      	movs	r2, #48	; 0x30
 80013c8:	2100      	movs	r1, #0
 80013ca:	4618      	mov	r0, r3
 80013cc:	f00d fff0 	bl	800f3b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013d0:	f107 030c 	add.w	r3, r7, #12
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	605a      	str	r2, [r3, #4]
 80013da:	609a      	str	r2, [r3, #8]
 80013dc:	60da      	str	r2, [r3, #12]
 80013de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013e0:	2300      	movs	r3, #0
 80013e2:	60bb      	str	r3, [r7, #8]
 80013e4:	4b29      	ldr	r3, [pc, #164]	; (800148c <SystemClock_Config+0xd0>)
 80013e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e8:	4a28      	ldr	r2, [pc, #160]	; (800148c <SystemClock_Config+0xd0>)
 80013ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013ee:	6413      	str	r3, [r2, #64]	; 0x40
 80013f0:	4b26      	ldr	r3, [pc, #152]	; (800148c <SystemClock_Config+0xd0>)
 80013f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013f8:	60bb      	str	r3, [r7, #8]
 80013fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80013fc:	2300      	movs	r3, #0
 80013fe:	607b      	str	r3, [r7, #4]
 8001400:	4b23      	ldr	r3, [pc, #140]	; (8001490 <SystemClock_Config+0xd4>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001408:	4a21      	ldr	r2, [pc, #132]	; (8001490 <SystemClock_Config+0xd4>)
 800140a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800140e:	6013      	str	r3, [r2, #0]
 8001410:	4b1f      	ldr	r3, [pc, #124]	; (8001490 <SystemClock_Config+0xd4>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001418:	607b      	str	r3, [r7, #4]
 800141a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800141c:	2301      	movs	r3, #1
 800141e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001420:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001424:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001426:	2302      	movs	r3, #2
 8001428:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800142a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800142e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001430:	2319      	movs	r3, #25
 8001432:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001434:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001438:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800143a:	2304      	movs	r3, #4
 800143c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800143e:	2307      	movs	r3, #7
 8001440:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001442:	f107 0320 	add.w	r3, r7, #32
 8001446:	4618      	mov	r0, r3
 8001448:	f003 f9ee 	bl	8004828 <HAL_RCC_OscConfig>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001452:	f000 fac9 	bl	80019e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001456:	230f      	movs	r3, #15
 8001458:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800145a:	2302      	movs	r3, #2
 800145c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800145e:	2300      	movs	r3, #0
 8001460:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001462:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001466:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001468:	2300      	movs	r3, #0
 800146a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800146c:	f107 030c 	add.w	r3, r7, #12
 8001470:	2102      	movs	r1, #2
 8001472:	4618      	mov	r0, r3
 8001474:	f003 fc50 	bl	8004d18 <HAL_RCC_ClockConfig>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800147e:	f000 fab3 	bl	80019e8 <Error_Handler>
  }
}
 8001482:	bf00      	nop
 8001484:	3750      	adds	r7, #80	; 0x50
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	40023800 	.word	0x40023800
 8001490:	40007000 	.word	0x40007000

08001494 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800149a:	463b      	mov	r3, r7
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	609a      	str	r2, [r3, #8]
 80014a4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80014a6:	4b22      	ldr	r3, [pc, #136]	; (8001530 <MX_ADC1_Init+0x9c>)
 80014a8:	4a22      	ldr	r2, [pc, #136]	; (8001534 <MX_ADC1_Init+0xa0>)
 80014aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014ac:	4b20      	ldr	r3, [pc, #128]	; (8001530 <MX_ADC1_Init+0x9c>)
 80014ae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80014b2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014b4:	4b1e      	ldr	r3, [pc, #120]	; (8001530 <MX_ADC1_Init+0x9c>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80014ba:	4b1d      	ldr	r3, [pc, #116]	; (8001530 <MX_ADC1_Init+0x9c>)
 80014bc:	2200      	movs	r2, #0
 80014be:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014c0:	4b1b      	ldr	r3, [pc, #108]	; (8001530 <MX_ADC1_Init+0x9c>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014c6:	4b1a      	ldr	r3, [pc, #104]	; (8001530 <MX_ADC1_Init+0x9c>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80014ce:	4b18      	ldr	r3, [pc, #96]	; (8001530 <MX_ADC1_Init+0x9c>)
 80014d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80014d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80014d6:	4b16      	ldr	r3, [pc, #88]	; (8001530 <MX_ADC1_Init+0x9c>)
 80014d8:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80014dc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014de:	4b14      	ldr	r3, [pc, #80]	; (8001530 <MX_ADC1_Init+0x9c>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80014e4:	4b12      	ldr	r3, [pc, #72]	; (8001530 <MX_ADC1_Init+0x9c>)
 80014e6:	2201      	movs	r2, #1
 80014e8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80014ea:	4b11      	ldr	r3, [pc, #68]	; (8001530 <MX_ADC1_Init+0x9c>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014f2:	4b0f      	ldr	r3, [pc, #60]	; (8001530 <MX_ADC1_Init+0x9c>)
 80014f4:	2201      	movs	r2, #1
 80014f6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014f8:	480d      	ldr	r0, [pc, #52]	; (8001530 <MX_ADC1_Init+0x9c>)
 80014fa:	f000 fced 	bl	8001ed8 <HAL_ADC_Init>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001504:	f000 fa70 	bl	80019e8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001508:	2301      	movs	r3, #1
 800150a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800150c:	2301      	movs	r3, #1
 800150e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001510:	2300      	movs	r3, #0
 8001512:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001514:	463b      	mov	r3, r7
 8001516:	4619      	mov	r1, r3
 8001518:	4805      	ldr	r0, [pc, #20]	; (8001530 <MX_ADC1_Init+0x9c>)
 800151a:	f000 fe2f 	bl	800217c <HAL_ADC_ConfigChannel>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001524:	f000 fa60 	bl	80019e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001528:	bf00      	nop
 800152a:	3710      	adds	r7, #16
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	20000194 	.word	0x20000194
 8001534:	40012000 	.word	0x40012000

08001538 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800153e:	f107 0308 	add.w	r3, r7, #8
 8001542:	2200      	movs	r2, #0
 8001544:	601a      	str	r2, [r3, #0]
 8001546:	605a      	str	r2, [r3, #4]
 8001548:	609a      	str	r2, [r3, #8]
 800154a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800154c:	463b      	mov	r3, r7
 800154e:	2200      	movs	r2, #0
 8001550:	601a      	str	r2, [r3, #0]
 8001552:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001554:	4b1d      	ldr	r3, [pc, #116]	; (80015cc <MX_TIM2_Init+0x94>)
 8001556:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800155a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800155c:	4b1b      	ldr	r3, [pc, #108]	; (80015cc <MX_TIM2_Init+0x94>)
 800155e:	2200      	movs	r2, #0
 8001560:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001562:	4b1a      	ldr	r3, [pc, #104]	; (80015cc <MX_TIM2_Init+0x94>)
 8001564:	2200      	movs	r2, #0
 8001566:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 21000000;
 8001568:	4b18      	ldr	r3, [pc, #96]	; (80015cc <MX_TIM2_Init+0x94>)
 800156a:	4a19      	ldr	r2, [pc, #100]	; (80015d0 <MX_TIM2_Init+0x98>)
 800156c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800156e:	4b17      	ldr	r3, [pc, #92]	; (80015cc <MX_TIM2_Init+0x94>)
 8001570:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001574:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001576:	4b15      	ldr	r3, [pc, #84]	; (80015cc <MX_TIM2_Init+0x94>)
 8001578:	2280      	movs	r2, #128	; 0x80
 800157a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800157c:	4813      	ldr	r0, [pc, #76]	; (80015cc <MX_TIM2_Init+0x94>)
 800157e:	f003 fd83 	bl	8005088 <HAL_TIM_Base_Init>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001588:	f000 fa2e 	bl	80019e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800158c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001590:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001592:	f107 0308 	add.w	r3, r7, #8
 8001596:	4619      	mov	r1, r3
 8001598:	480c      	ldr	r0, [pc, #48]	; (80015cc <MX_TIM2_Init+0x94>)
 800159a:	f003 ffeb 	bl	8005574 <HAL_TIM_ConfigClockSource>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80015a4:	f000 fa20 	bl	80019e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015a8:	2300      	movs	r3, #0
 80015aa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ac:	2300      	movs	r3, #0
 80015ae:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015b0:	463b      	mov	r3, r7
 80015b2:	4619      	mov	r1, r3
 80015b4:	4805      	ldr	r0, [pc, #20]	; (80015cc <MX_TIM2_Init+0x94>)
 80015b6:	f004 fb71 	bl	8005c9c <HAL_TIMEx_MasterConfigSynchronization>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80015c0:	f000 fa12 	bl	80019e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015c4:	bf00      	nop
 80015c6:	3718      	adds	r7, #24
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	2000023c 	.word	0x2000023c
 80015d0:	01406f40 	.word	0x01406f40

080015d4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b08e      	sub	sp, #56	; 0x38
 80015d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015de:	2200      	movs	r2, #0
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	605a      	str	r2, [r3, #4]
 80015e4:	609a      	str	r2, [r3, #8]
 80015e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015e8:	f107 0320 	add.w	r3, r7, #32
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015f2:	1d3b      	adds	r3, r7, #4
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	605a      	str	r2, [r3, #4]
 80015fa:	609a      	str	r2, [r3, #8]
 80015fc:	60da      	str	r2, [r3, #12]
 80015fe:	611a      	str	r2, [r3, #16]
 8001600:	615a      	str	r2, [r3, #20]
 8001602:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001604:	4b3b      	ldr	r3, [pc, #236]	; (80016f4 <MX_TIM3_Init+0x120>)
 8001606:	4a3c      	ldr	r2, [pc, #240]	; (80016f8 <MX_TIM3_Init+0x124>)
 8001608:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 20;
 800160a:	4b3a      	ldr	r3, [pc, #232]	; (80016f4 <MX_TIM3_Init+0x120>)
 800160c:	2214      	movs	r2, #20
 800160e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001610:	4b38      	ldr	r3, [pc, #224]	; (80016f4 <MX_TIM3_Init+0x120>)
 8001612:	2200      	movs	r2, #0
 8001614:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001616:	4b37      	ldr	r3, [pc, #220]	; (80016f4 <MX_TIM3_Init+0x120>)
 8001618:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800161c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800161e:	4b35      	ldr	r3, [pc, #212]	; (80016f4 <MX_TIM3_Init+0x120>)
 8001620:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001624:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001626:	4b33      	ldr	r3, [pc, #204]	; (80016f4 <MX_TIM3_Init+0x120>)
 8001628:	2280      	movs	r2, #128	; 0x80
 800162a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800162c:	4831      	ldr	r0, [pc, #196]	; (80016f4 <MX_TIM3_Init+0x120>)
 800162e:	f003 fd2b 	bl	8005088 <HAL_TIM_Base_Init>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001638:	f000 f9d6 	bl	80019e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800163c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001640:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001642:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001646:	4619      	mov	r1, r3
 8001648:	482a      	ldr	r0, [pc, #168]	; (80016f4 <MX_TIM3_Init+0x120>)
 800164a:	f003 ff93 	bl	8005574 <HAL_TIM_ConfigClockSource>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001654:	f000 f9c8 	bl	80019e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001658:	4826      	ldr	r0, [pc, #152]	; (80016f4 <MX_TIM3_Init+0x120>)
 800165a:	f003 fdbf 	bl	80051dc <HAL_TIM_PWM_Init>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001664:	f000 f9c0 	bl	80019e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001668:	2300      	movs	r3, #0
 800166a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800166c:	2300      	movs	r3, #0
 800166e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001670:	f107 0320 	add.w	r3, r7, #32
 8001674:	4619      	mov	r1, r3
 8001676:	481f      	ldr	r0, [pc, #124]	; (80016f4 <MX_TIM3_Init+0x120>)
 8001678:	f004 fb10 	bl	8005c9c <HAL_TIMEx_MasterConfigSynchronization>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001682:	f000 f9b1 	bl	80019e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001686:	2360      	movs	r3, #96	; 0x60
 8001688:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50000;
 800168a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800168e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001690:	2300      	movs	r3, #0
 8001692:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001694:	2300      	movs	r3, #0
 8001696:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001698:	1d3b      	adds	r3, r7, #4
 800169a:	2200      	movs	r2, #0
 800169c:	4619      	mov	r1, r3
 800169e:	4815      	ldr	r0, [pc, #84]	; (80016f4 <MX_TIM3_Init+0x120>)
 80016a0:	f003 fea6 	bl	80053f0 <HAL_TIM_PWM_ConfigChannel>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 80016aa:	f000 f99d 	bl	80019e8 <Error_Handler>
  }
  sConfigOC.Pulse = 32700;
 80016ae:	f647 73bc 	movw	r3, #32700	; 0x7fbc
 80016b2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016b4:	1d3b      	adds	r3, r7, #4
 80016b6:	2204      	movs	r2, #4
 80016b8:	4619      	mov	r1, r3
 80016ba:	480e      	ldr	r0, [pc, #56]	; (80016f4 <MX_TIM3_Init+0x120>)
 80016bc:	f003 fe98 	bl	80053f0 <HAL_TIM_PWM_ConfigChannel>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_TIM3_Init+0xf6>
  {
    Error_Handler();
 80016c6:	f000 f98f 	bl	80019e8 <Error_Handler>
  }
  sConfigOC.Pulse = 20000;
 80016ca:	f644 6320 	movw	r3, #20000	; 0x4e20
 80016ce:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80016d0:	1d3b      	adds	r3, r7, #4
 80016d2:	2208      	movs	r2, #8
 80016d4:	4619      	mov	r1, r3
 80016d6:	4807      	ldr	r0, [pc, #28]	; (80016f4 <MX_TIM3_Init+0x120>)
 80016d8:	f003 fe8a 	bl	80053f0 <HAL_TIM_PWM_ConfigChannel>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <MX_TIM3_Init+0x112>
  {
    Error_Handler();
 80016e2:	f000 f981 	bl	80019e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80016e6:	4803      	ldr	r0, [pc, #12]	; (80016f4 <MX_TIM3_Init+0x120>)
 80016e8:	f000 fa5c 	bl	8001ba4 <HAL_TIM_MspPostInit>

}
 80016ec:	bf00      	nop
 80016ee:	3738      	adds	r7, #56	; 0x38
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	20000284 	.word	0x20000284
 80016f8:	40000400 	.word	0x40000400

080016fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	607b      	str	r3, [r7, #4]
 8001706:	4b0c      	ldr	r3, [pc, #48]	; (8001738 <MX_DMA_Init+0x3c>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170a:	4a0b      	ldr	r2, [pc, #44]	; (8001738 <MX_DMA_Init+0x3c>)
 800170c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001710:	6313      	str	r3, [r2, #48]	; 0x30
 8001712:	4b09      	ldr	r3, [pc, #36]	; (8001738 <MX_DMA_Init+0x3c>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001716:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800171a:	607b      	str	r3, [r7, #4]
 800171c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800171e:	2200      	movs	r2, #0
 8001720:	2105      	movs	r1, #5
 8001722:	2038      	movs	r0, #56	; 0x38
 8001724:	f001 f8a5 	bl	8002872 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001728:	2038      	movs	r0, #56	; 0x38
 800172a:	f001 f8be 	bl	80028aa <HAL_NVIC_EnableIRQ>

}
 800172e:	bf00      	nop
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40023800 	.word	0x40023800

0800173c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b08a      	sub	sp, #40	; 0x28
 8001740:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001742:	f107 0314 	add.w	r3, r7, #20
 8001746:	2200      	movs	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
 800174a:	605a      	str	r2, [r3, #4]
 800174c:	609a      	str	r2, [r3, #8]
 800174e:	60da      	str	r2, [r3, #12]
 8001750:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001752:	2300      	movs	r3, #0
 8001754:	613b      	str	r3, [r7, #16]
 8001756:	4b27      	ldr	r3, [pc, #156]	; (80017f4 <MX_GPIO_Init+0xb8>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175a:	4a26      	ldr	r2, [pc, #152]	; (80017f4 <MX_GPIO_Init+0xb8>)
 800175c:	f043 0304 	orr.w	r3, r3, #4
 8001760:	6313      	str	r3, [r2, #48]	; 0x30
 8001762:	4b24      	ldr	r3, [pc, #144]	; (80017f4 <MX_GPIO_Init+0xb8>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	f003 0304 	and.w	r3, r3, #4
 800176a:	613b      	str	r3, [r7, #16]
 800176c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800176e:	2300      	movs	r3, #0
 8001770:	60fb      	str	r3, [r7, #12]
 8001772:	4b20      	ldr	r3, [pc, #128]	; (80017f4 <MX_GPIO_Init+0xb8>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	4a1f      	ldr	r2, [pc, #124]	; (80017f4 <MX_GPIO_Init+0xb8>)
 8001778:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800177c:	6313      	str	r3, [r2, #48]	; 0x30
 800177e:	4b1d      	ldr	r3, [pc, #116]	; (80017f4 <MX_GPIO_Init+0xb8>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001782:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001786:	60fb      	str	r3, [r7, #12]
 8001788:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	60bb      	str	r3, [r7, #8]
 800178e:	4b19      	ldr	r3, [pc, #100]	; (80017f4 <MX_GPIO_Init+0xb8>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001792:	4a18      	ldr	r2, [pc, #96]	; (80017f4 <MX_GPIO_Init+0xb8>)
 8001794:	f043 0301 	orr.w	r3, r3, #1
 8001798:	6313      	str	r3, [r2, #48]	; 0x30
 800179a:	4b16      	ldr	r3, [pc, #88]	; (80017f4 <MX_GPIO_Init+0xb8>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179e:	f003 0301 	and.w	r3, r3, #1
 80017a2:	60bb      	str	r3, [r7, #8]
 80017a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	607b      	str	r3, [r7, #4]
 80017aa:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <MX_GPIO_Init+0xb8>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	4a11      	ldr	r2, [pc, #68]	; (80017f4 <MX_GPIO_Init+0xb8>)
 80017b0:	f043 0302 	orr.w	r3, r3, #2
 80017b4:	6313      	str	r3, [r2, #48]	; 0x30
 80017b6:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <MX_GPIO_Init+0xb8>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ba:	f003 0302 	and.w	r3, r3, #2
 80017be:	607b      	str	r3, [r7, #4]
 80017c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80017c2:	2200      	movs	r2, #0
 80017c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017c8:	480b      	ldr	r0, [pc, #44]	; (80017f8 <MX_GPIO_Init+0xbc>)
 80017ca:	f001 fd7d 	bl	80032c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80017ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017d4:	2301      	movs	r3, #1
 80017d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d8:	2300      	movs	r3, #0
 80017da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017dc:	2300      	movs	r3, #0
 80017de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80017e0:	f107 0314 	add.w	r3, r7, #20
 80017e4:	4619      	mov	r1, r3
 80017e6:	4804      	ldr	r0, [pc, #16]	; (80017f8 <MX_GPIO_Init+0xbc>)
 80017e8:	f001 fbea 	bl	8002fc0 <HAL_GPIO_Init>

}
 80017ec:	bf00      	nop
 80017ee:	3728      	adds	r7, #40	; 0x28
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	40023800 	.word	0x40023800
 80017f8:	40020800 	.word	0x40020800

080017fc <prvTaskStatsCommand>:
//uint8_t buffer[128];
uint32_t len;

uint8_t read_usb_cdc(char *buffer, int buf_len, TickType_t timeout);

static BaseType_t prvTaskStatsCommand( char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString ){
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	607a      	str	r2, [r7, #4]


        /* For simplicity, this function assumes the output buffer is large enough
        to hold all the text generated by executing the vTaskList() API function,
        so the xWriteBufferLen parameter is not used. */
        char *head = "Name\t\t\t\tState  Priority  Stack  Number\n\r";
 8001808:	4b09      	ldr	r3, [pc, #36]	; (8001830 <prvTaskStatsCommand+0x34>)
 800180a:	617b      	str	r3, [r7, #20]
        ( void ) xWriteBufferLen;

        /* pcWriteBuffer is used directly as the vTaskList() parameter, so the table
        generated by executing vTaskList() is written directly into the output
        buffer. */
        strcpy(pcWriteBuffer, head);
 800180c:	6979      	ldr	r1, [r7, #20]
 800180e:	68f8      	ldr	r0, [r7, #12]
 8001810:	f00d ff04 	bl	800f61c <strcpy>
        vTaskList( pcWriteBuffer + strlen(head));
 8001814:	6978      	ldr	r0, [r7, #20]
 8001816:	f7fe fd43 	bl	80002a0 <strlen>
 800181a:	4602      	mov	r2, r0
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	4413      	add	r3, r2
 8001820:	4618      	mov	r0, r3
 8001822:	f00a fc8b 	bl	800c13c <vTaskList>

        /* The entire table was written directly to the output buffer.  Execution
        of this command is complete, so return pdFALSE. */
        return pdFALSE;
 8001826:	2300      	movs	r3, #0
}
 8001828:	4618      	mov	r0, r3
 800182a:	3718      	adds	r7, #24
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	080103a8 	.word	0x080103a8

08001834 <prvTaskStatsTexto>:

static BaseType_t prvTaskStatsTexto( char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString ){
 8001834:	b4b0      	push	{r4, r5, r7}
 8001836:	b085      	sub	sp, #20
 8001838:	af00      	add	r7, sp, #0
 800183a:	60f8      	str	r0, [r7, #12]
 800183c:	60b9      	str	r1, [r7, #8]
 800183e:	607a      	str	r2, [r7, #4]
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
//	uint32_t teste;
//	teste = TIM3->CCR1;
	TIM3->CCR1 = 32000;
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);*/
	strcpy(pcWriteBuffer,(char*)"Este e um texto teste\r\n");
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	4a08      	ldr	r2, [pc, #32]	; (8001864 <prvTaskStatsTexto+0x30>)
 8001844:	461d      	mov	r5, r3
 8001846:	4614      	mov	r4, r2
 8001848:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800184a:	6028      	str	r0, [r5, #0]
 800184c:	6069      	str	r1, [r5, #4]
 800184e:	60aa      	str	r2, [r5, #8]
 8001850:	60eb      	str	r3, [r5, #12]
 8001852:	cc03      	ldmia	r4!, {r0, r1}
 8001854:	6128      	str	r0, [r5, #16]
 8001856:	6169      	str	r1, [r5, #20]
	return pdFALSE;
 8001858:	2300      	movs	r3, #0
}
 800185a:	4618      	mov	r0, r3
 800185c:	3714      	adds	r7, #20
 800185e:	46bd      	mov	sp, r7
 8001860:	bcb0      	pop	{r4, r5, r7}
 8001862:	4770      	bx	lr
 8001864:	080103d4 	.word	0x080103d4

08001868 <prvTaskStatsLed>:

static BaseType_t prvTaskStatsLed( char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString ){
 8001868:	b5f0      	push	{r4, r5, r6, r7, lr}
 800186a:	b089      	sub	sp, #36	; 0x24
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
	const char *pcParameter1;
	BaseType_t xParameter1StringLength;
	int tempo;
	pcParameter1 = FreeRTOS_CLIGetParameter
 8001874:	f107 0314 	add.w	r3, r7, #20
 8001878:	461a      	mov	r2, r3
 800187a:	2101      	movs	r1, #1
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f7ff fbd1 	bl	8001024 <FreeRTOS_CLIGetParameter>
 8001882:	61f8      	str	r0, [r7, #28]
	                          /* Return the first parameter. */
	                          1,
	                          /* Store the parameter string length. */
	                          &xParameter1StringLength
	                        );
	tempo = atoi(pcParameter1);
 8001884:	69f8      	ldr	r0, [r7, #28]
 8001886:	f00d fd3b 	bl	800f300 <atoi>
 800188a:	61b8      	str	r0, [r7, #24]
	if(tempo < 901 && tempo > 99){
 800188c:	69bb      	ldr	r3, [r7, #24]
 800188e:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8001892:	dc26      	bgt.n	80018e2 <prvTaskStatsLed+0x7a>
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	2b63      	cmp	r3, #99	; 0x63
 8001898:	dd23      	ble.n	80018e2 <prvTaskStatsLed+0x7a>
		green_led.timeout = tempo;
 800189a:	4a1f      	ldr	r2, [pc, #124]	; (8001918 <prvTaskStatsLed+0xb0>)
 800189c:	69bb      	ldr	r3, [r7, #24]
 800189e:	6093      	str	r3, [r2, #8]
		strcpy(pcWriteBuffer,(char*)"Led alterado para: ");
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	4a1e      	ldr	r2, [pc, #120]	; (800191c <prvTaskStatsLed+0xb4>)
 80018a4:	461d      	mov	r5, r3
 80018a6:	4614      	mov	r4, r2
 80018a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018aa:	6028      	str	r0, [r5, #0]
 80018ac:	6069      	str	r1, [r5, #4]
 80018ae:	60aa      	str	r2, [r5, #8]
 80018b0:	60eb      	str	r3, [r5, #12]
 80018b2:	6820      	ldr	r0, [r4, #0]
 80018b4:	6128      	str	r0, [r5, #16]
		strcpy( pcWriteBuffer + strlen(pcWriteBuffer),pcParameter1);
 80018b6:	68f8      	ldr	r0, [r7, #12]
 80018b8:	f7fe fcf2 	bl	80002a0 <strlen>
 80018bc:	4602      	mov	r2, r0
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	4413      	add	r3, r2
 80018c2:	69f9      	ldr	r1, [r7, #28]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f00d fea9 	bl	800f61c <strcpy>
		strcpy( pcWriteBuffer + strlen(pcWriteBuffer),"ms\n\r");
 80018ca:	68f8      	ldr	r0, [r7, #12]
 80018cc:	f7fe fce8 	bl	80002a0 <strlen>
 80018d0:	4602      	mov	r2, r0
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	4413      	add	r3, r2
 80018d6:	4a12      	ldr	r2, [pc, #72]	; (8001920 <prvTaskStatsLed+0xb8>)
 80018d8:	6810      	ldr	r0, [r2, #0]
 80018da:	6018      	str	r0, [r3, #0]
 80018dc:	7912      	ldrb	r2, [r2, #4]
 80018de:	711a      	strb	r2, [r3, #4]
 80018e0:	e015      	b.n	800190e <prvTaskStatsLed+0xa6>
	} else {
		strcpy(pcWriteBuffer,"Valor digitado nao corresponde a valor valido \n\r");
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	4a0f      	ldr	r2, [pc, #60]	; (8001924 <prvTaskStatsLed+0xbc>)
 80018e6:	4614      	mov	r4, r2
 80018e8:	469c      	mov	ip, r3
 80018ea:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80018ee:	4665      	mov	r5, ip
 80018f0:	4626      	mov	r6, r4
 80018f2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80018f4:	6028      	str	r0, [r5, #0]
 80018f6:	6069      	str	r1, [r5, #4]
 80018f8:	60aa      	str	r2, [r5, #8]
 80018fa:	60eb      	str	r3, [r5, #12]
 80018fc:	3410      	adds	r4, #16
 80018fe:	f10c 0c10 	add.w	ip, ip, #16
 8001902:	4574      	cmp	r4, lr
 8001904:	d1f3      	bne.n	80018ee <prvTaskStatsLed+0x86>
 8001906:	4663      	mov	r3, ip
 8001908:	4622      	mov	r2, r4
 800190a:	7812      	ldrb	r2, [r2, #0]
 800190c:	701a      	strb	r2, [r3, #0]
	}

	return pdFALSE;
 800190e:	2300      	movs	r3, #0
}
 8001910:	4618      	mov	r0, r3
 8001912:	3724      	adds	r7, #36	; 0x24
 8001914:	46bd      	mov	sp, r7
 8001916:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001918:	200002d0 	.word	0x200002d0
 800191c:	080103ec 	.word	0x080103ec
 8001920:	08010400 	.word	0x08010400
 8001924:	08010408 	.word	0x08010408

08001928 <prvTaskStatsHarmonica>:


static BaseType_t prvTaskStatsHarmonica( char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString ){
 8001928:	b5b0      	push	{r4, r5, r7, lr}
 800192a:	b08a      	sub	sp, #40	; 0x28
 800192c:	af00      	add	r7, sp, #0
 800192e:	60f8      	str	r0, [r7, #12]
 8001930:	60b9      	str	r1, [r7, #8]
 8001932:	607a      	str	r2, [r7, #4]
	strcpy(pcWriteBuffer,(char*)"Este e Harmonica XXXXX\r\n");
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	4a18      	ldr	r2, [pc, #96]	; (8001998 <prvTaskStatsHarmonica+0x70>)
 8001938:	461d      	mov	r5, r3
 800193a:	4614      	mov	r4, r2
 800193c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800193e:	6028      	str	r0, [r5, #0]
 8001940:	6069      	str	r1, [r5, #4]
 8001942:	60aa      	str	r2, [r5, #8]
 8001944:	60eb      	str	r3, [r5, #12]
 8001946:	cc03      	ldmia	r4!, {r0, r1}
 8001948:	6128      	str	r0, [r5, #16]
 800194a:	6169      	str	r1, [r5, #20]
 800194c:	7823      	ldrb	r3, [r4, #0]
 800194e:	762b      	strb	r3, [r5, #24]
	char valor[15];
	int positivo = (int) fase*100;
 8001950:	4b12      	ldr	r3, [pc, #72]	; (800199c <prvTaskStatsHarmonica+0x74>)
 8001952:	edd3 7a00 	vldr	s15, [r3]
 8001956:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800195a:	ee17 2a90 	vmov	r2, s15
 800195e:	2364      	movs	r3, #100	; 0x64
 8001960:	fb02 f303 	mul.w	r3, r2, r3
 8001964:	627b      	str	r3, [r7, #36]	; 0x24
	itoa(positivo,valor,10);
 8001966:	f107 0314 	add.w	r3, r7, #20
 800196a:	220a      	movs	r2, #10
 800196c:	4619      	mov	r1, r3
 800196e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001970:	f00d fd0c 	bl	800f38c <itoa>
	strcpy(pcWriteBuffer + strlen(pcWriteBuffer),valor);
 8001974:	68f8      	ldr	r0, [r7, #12]
 8001976:	f7fe fc93 	bl	80002a0 <strlen>
 800197a:	4602      	mov	r2, r0
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	4413      	add	r3, r2
 8001980:	f107 0214 	add.w	r2, r7, #20
 8001984:	4611      	mov	r1, r2
 8001986:	4618      	mov	r0, r3
 8001988:	f00d fe48 	bl	800f61c <strcpy>
	return pdFALSE;
 800198c:	2300      	movs	r3, #0
}
 800198e:	4618      	mov	r0, r3
 8001990:	3728      	adds	r7, #40	; 0x28
 8001992:	46bd      	mov	sp, r7
 8001994:	bdb0      	pop	{r4, r5, r7, pc}
 8001996:	bf00      	nop
 8001998:	0801043c 	.word	0x0801043c
 800199c:	200010dc 	.word	0x200010dc

080019a0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b0a2      	sub	sp, #136	; 0x88
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 80019a8:	f00b fe78 	bl	800d69c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  init_usb_rtos_obj();
 80019ac:	f00b fea6 	bl	800d6fc <init_usb_rtos_obj>

//  static uint8_t pcOutputString[ MAX_OUTPUT_LENGTH ], pcInputString[ MAX_INPUT_LENGTH ];

  FreeRTOS_CLIRegisterCommand( &xTasksCommand );
 80019b0:	4809      	ldr	r0, [pc, #36]	; (80019d8 <StartDefaultTask+0x38>)
 80019b2:	f7ff fa6d 	bl	8000e90 <FreeRTOS_CLIRegisterCommand>
  FreeRTOS_CLIRegisterCommand( &xTasksTexto );
 80019b6:	4809      	ldr	r0, [pc, #36]	; (80019dc <StartDefaultTask+0x3c>)
 80019b8:	f7ff fa6a 	bl	8000e90 <FreeRTOS_CLIRegisterCommand>
  FreeRTOS_CLIRegisterCommand( &xTasksLed );
 80019bc:	4808      	ldr	r0, [pc, #32]	; (80019e0 <StartDefaultTask+0x40>)
 80019be:	f7ff fa67 	bl	8000e90 <FreeRTOS_CLIRegisterCommand>
  FreeRTOS_CLIRegisterCommand( &xTasksHarmonica );
 80019c2:	4808      	ldr	r0, [pc, #32]	; (80019e4 <StartDefaultTask+0x44>)
 80019c4:	f7ff fa64 	bl	8000e90 <FreeRTOS_CLIRegisterCommand>

  char data[128];
  /* Infinite loop */
  for(;;)
  {
	  queue_print(data,1);
 80019c8:	f107 0308 	add.w	r3, r7, #8
 80019cc:	2101      	movs	r1, #1
 80019ce:	4618      	mov	r0, r3
 80019d0:	f00b fee2 	bl	800d798 <queue_print>
 80019d4:	e7f8      	b.n	80019c8 <StartDefaultTask+0x28>
 80019d6:	bf00      	nop
 80019d8:	08010604 	.word	0x08010604
 80019dc:	08010614 	.word	0x08010614
 80019e0:	08010624 	.word	0x08010624
 80019e4:	08010634 	.word	0x08010634

080019e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019ec:	b672      	cpsid	i
}
 80019ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019f0:	e7fe      	b.n	80019f0 <Error_Handler+0x8>
	...

080019f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019fa:	2300      	movs	r3, #0
 80019fc:	607b      	str	r3, [r7, #4]
 80019fe:	4b12      	ldr	r3, [pc, #72]	; (8001a48 <HAL_MspInit+0x54>)
 8001a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a02:	4a11      	ldr	r2, [pc, #68]	; (8001a48 <HAL_MspInit+0x54>)
 8001a04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a08:	6453      	str	r3, [r2, #68]	; 0x44
 8001a0a:	4b0f      	ldr	r3, [pc, #60]	; (8001a48 <HAL_MspInit+0x54>)
 8001a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a12:	607b      	str	r3, [r7, #4]
 8001a14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	603b      	str	r3, [r7, #0]
 8001a1a:	4b0b      	ldr	r3, [pc, #44]	; (8001a48 <HAL_MspInit+0x54>)
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1e:	4a0a      	ldr	r2, [pc, #40]	; (8001a48 <HAL_MspInit+0x54>)
 8001a20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a24:	6413      	str	r3, [r2, #64]	; 0x40
 8001a26:	4b08      	ldr	r3, [pc, #32]	; (8001a48 <HAL_MspInit+0x54>)
 8001a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a2e:	603b      	str	r3, [r7, #0]
 8001a30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a32:	2200      	movs	r2, #0
 8001a34:	210f      	movs	r1, #15
 8001a36:	f06f 0001 	mvn.w	r0, #1
 8001a3a:	f000 ff1a 	bl	8002872 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	3708      	adds	r7, #8
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	40023800 	.word	0x40023800

08001a4c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08a      	sub	sp, #40	; 0x28
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a54:	f107 0314 	add.w	r3, r7, #20
 8001a58:	2200      	movs	r2, #0
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	605a      	str	r2, [r3, #4]
 8001a5e:	609a      	str	r2, [r3, #8]
 8001a60:	60da      	str	r2, [r3, #12]
 8001a62:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a2e      	ldr	r2, [pc, #184]	; (8001b24 <HAL_ADC_MspInit+0xd8>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d156      	bne.n	8001b1c <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	613b      	str	r3, [r7, #16]
 8001a72:	4b2d      	ldr	r3, [pc, #180]	; (8001b28 <HAL_ADC_MspInit+0xdc>)
 8001a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a76:	4a2c      	ldr	r2, [pc, #176]	; (8001b28 <HAL_ADC_MspInit+0xdc>)
 8001a78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a7c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a7e:	4b2a      	ldr	r3, [pc, #168]	; (8001b28 <HAL_ADC_MspInit+0xdc>)
 8001a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a86:	613b      	str	r3, [r7, #16]
 8001a88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	60fb      	str	r3, [r7, #12]
 8001a8e:	4b26      	ldr	r3, [pc, #152]	; (8001b28 <HAL_ADC_MspInit+0xdc>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a92:	4a25      	ldr	r2, [pc, #148]	; (8001b28 <HAL_ADC_MspInit+0xdc>)
 8001a94:	f043 0301 	orr.w	r3, r3, #1
 8001a98:	6313      	str	r3, [r2, #48]	; 0x30
 8001a9a:	4b23      	ldr	r3, [pc, #140]	; (8001b28 <HAL_ADC_MspInit+0xdc>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9e:	f003 0301 	and.w	r3, r3, #1
 8001aa2:	60fb      	str	r3, [r7, #12]
 8001aa4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = ADC_Pin;
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_GPIO_Port, &GPIO_InitStruct);
 8001ab2:	f107 0314 	add.w	r3, r7, #20
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	481c      	ldr	r0, [pc, #112]	; (8001b2c <HAL_ADC_MspInit+0xe0>)
 8001aba:	f001 fa81 	bl	8002fc0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001abe:	4b1c      	ldr	r3, [pc, #112]	; (8001b30 <HAL_ADC_MspInit+0xe4>)
 8001ac0:	4a1c      	ldr	r2, [pc, #112]	; (8001b34 <HAL_ADC_MspInit+0xe8>)
 8001ac2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001ac4:	4b1a      	ldr	r3, [pc, #104]	; (8001b30 <HAL_ADC_MspInit+0xe4>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001aca:	4b19      	ldr	r3, [pc, #100]	; (8001b30 <HAL_ADC_MspInit+0xe4>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ad0:	4b17      	ldr	r3, [pc, #92]	; (8001b30 <HAL_ADC_MspInit+0xe4>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001ad6:	4b16      	ldr	r3, [pc, #88]	; (8001b30 <HAL_ADC_MspInit+0xe4>)
 8001ad8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001adc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ade:	4b14      	ldr	r3, [pc, #80]	; (8001b30 <HAL_ADC_MspInit+0xe4>)
 8001ae0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ae4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ae6:	4b12      	ldr	r3, [pc, #72]	; (8001b30 <HAL_ADC_MspInit+0xe4>)
 8001ae8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001aec:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001aee:	4b10      	ldr	r3, [pc, #64]	; (8001b30 <HAL_ADC_MspInit+0xe4>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001af4:	4b0e      	ldr	r3, [pc, #56]	; (8001b30 <HAL_ADC_MspInit+0xe4>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001afa:	4b0d      	ldr	r3, [pc, #52]	; (8001b30 <HAL_ADC_MspInit+0xe4>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001b00:	480b      	ldr	r0, [pc, #44]	; (8001b30 <HAL_ADC_MspInit+0xe4>)
 8001b02:	f000 feed 	bl	80028e0 <HAL_DMA_Init>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8001b0c:	f7ff ff6c 	bl	80019e8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	4a07      	ldr	r2, [pc, #28]	; (8001b30 <HAL_ADC_MspInit+0xe4>)
 8001b14:	639a      	str	r2, [r3, #56]	; 0x38
 8001b16:	4a06      	ldr	r2, [pc, #24]	; (8001b30 <HAL_ADC_MspInit+0xe4>)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001b1c:	bf00      	nop
 8001b1e:	3728      	adds	r7, #40	; 0x28
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	40012000 	.word	0x40012000
 8001b28:	40023800 	.word	0x40023800
 8001b2c:	40020000 	.word	0x40020000
 8001b30:	200001dc 	.word	0x200001dc
 8001b34:	40026410 	.word	0x40026410

08001b38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b085      	sub	sp, #20
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b48:	d10e      	bne.n	8001b68 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	60fb      	str	r3, [r7, #12]
 8001b4e:	4b13      	ldr	r3, [pc, #76]	; (8001b9c <HAL_TIM_Base_MspInit+0x64>)
 8001b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b52:	4a12      	ldr	r2, [pc, #72]	; (8001b9c <HAL_TIM_Base_MspInit+0x64>)
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	6413      	str	r3, [r2, #64]	; 0x40
 8001b5a:	4b10      	ldr	r3, [pc, #64]	; (8001b9c <HAL_TIM_Base_MspInit+0x64>)
 8001b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001b66:	e012      	b.n	8001b8e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a0c      	ldr	r2, [pc, #48]	; (8001ba0 <HAL_TIM_Base_MspInit+0x68>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d10d      	bne.n	8001b8e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	60bb      	str	r3, [r7, #8]
 8001b76:	4b09      	ldr	r3, [pc, #36]	; (8001b9c <HAL_TIM_Base_MspInit+0x64>)
 8001b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7a:	4a08      	ldr	r2, [pc, #32]	; (8001b9c <HAL_TIM_Base_MspInit+0x64>)
 8001b7c:	f043 0302 	orr.w	r3, r3, #2
 8001b80:	6413      	str	r3, [r2, #64]	; 0x40
 8001b82:	4b06      	ldr	r3, [pc, #24]	; (8001b9c <HAL_TIM_Base_MspInit+0x64>)
 8001b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b86:	f003 0302 	and.w	r3, r3, #2
 8001b8a:	60bb      	str	r3, [r7, #8]
 8001b8c:	68bb      	ldr	r3, [r7, #8]
}
 8001b8e:	bf00      	nop
 8001b90:	3714      	adds	r7, #20
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	40023800 	.word	0x40023800
 8001ba0:	40000400 	.word	0x40000400

08001ba4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b08a      	sub	sp, #40	; 0x28
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bac:	f107 0314 	add.w	r3, r7, #20
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	605a      	str	r2, [r3, #4]
 8001bb6:	609a      	str	r2, [r3, #8]
 8001bb8:	60da      	str	r2, [r3, #12]
 8001bba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a21      	ldr	r2, [pc, #132]	; (8001c48 <HAL_TIM_MspPostInit+0xa4>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d13b      	bne.n	8001c3e <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	613b      	str	r3, [r7, #16]
 8001bca:	4b20      	ldr	r3, [pc, #128]	; (8001c4c <HAL_TIM_MspPostInit+0xa8>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bce:	4a1f      	ldr	r2, [pc, #124]	; (8001c4c <HAL_TIM_MspPostInit+0xa8>)
 8001bd0:	f043 0301 	orr.w	r3, r3, #1
 8001bd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bd6:	4b1d      	ldr	r3, [pc, #116]	; (8001c4c <HAL_TIM_MspPostInit+0xa8>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bda:	f003 0301 	and.w	r3, r3, #1
 8001bde:	613b      	str	r3, [r7, #16]
 8001be0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001be2:	2300      	movs	r3, #0
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	4b19      	ldr	r3, [pc, #100]	; (8001c4c <HAL_TIM_MspPostInit+0xa8>)
 8001be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bea:	4a18      	ldr	r2, [pc, #96]	; (8001c4c <HAL_TIM_MspPostInit+0xa8>)
 8001bec:	f043 0302 	orr.w	r3, r3, #2
 8001bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bf2:	4b16      	ldr	r3, [pc, #88]	; (8001c4c <HAL_TIM_MspPostInit+0xa8>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf6:	f003 0302 	and.w	r3, r3, #2
 8001bfa:	60fb      	str	r3, [r7, #12]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = RED_Pin|GREEN_Pin;
 8001bfe:	23c0      	movs	r3, #192	; 0xc0
 8001c00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c02:	2302      	movs	r3, #2
 8001c04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c06:	2300      	movs	r3, #0
 8001c08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c0e:	2302      	movs	r3, #2
 8001c10:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c12:	f107 0314 	add.w	r3, r7, #20
 8001c16:	4619      	mov	r1, r3
 8001c18:	480d      	ldr	r0, [pc, #52]	; (8001c50 <HAL_TIM_MspPostInit+0xac>)
 8001c1a:	f001 f9d1 	bl	8002fc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BLUE_Pin;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c22:	2302      	movs	r3, #2
 8001c24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c26:	2300      	movs	r3, #0
 8001c28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BLUE_GPIO_Port, &GPIO_InitStruct);
 8001c32:	f107 0314 	add.w	r3, r7, #20
 8001c36:	4619      	mov	r1, r3
 8001c38:	4806      	ldr	r0, [pc, #24]	; (8001c54 <HAL_TIM_MspPostInit+0xb0>)
 8001c3a:	f001 f9c1 	bl	8002fc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001c3e:	bf00      	nop
 8001c40:	3728      	adds	r7, #40	; 0x28
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40000400 	.word	0x40000400
 8001c4c:	40023800 	.word	0x40023800
 8001c50:	40020000 	.word	0x40020000
 8001c54:	40020400 	.word	0x40020400

08001c58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c5c:	e7fe      	b.n	8001c5c <NMI_Handler+0x4>

08001c5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c62:	e7fe      	b.n	8001c62 <HardFault_Handler+0x4>

08001c64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c68:	e7fe      	b.n	8001c68 <MemManage_Handler+0x4>

08001c6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c6a:	b480      	push	{r7}
 8001c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c6e:	e7fe      	b.n	8001c6e <BusFault_Handler+0x4>

08001c70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c74:	e7fe      	b.n	8001c74 <UsageFault_Handler+0x4>

08001c76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c76:	b480      	push	{r7}
 8001c78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c7a:	bf00      	nop
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c88:	f000 f8e2 	bl	8001e50 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001c8c:	f00a f8ba 	bl	800be04 <xTaskGetSchedulerState>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d001      	beq.n	8001c9a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001c96:	f00b fa87 	bl	800d1a8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c9a:	bf00      	nop
 8001c9c:	bd80      	pop	{r7, pc}
	...

08001ca0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ca4:	4802      	ldr	r0, [pc, #8]	; (8001cb0 <DMA2_Stream0_IRQHandler+0x10>)
 8001ca6:	f000 ff21 	bl	8002aec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	200001dc 	.word	0x200001dc

08001cb4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001cb8:	4802      	ldr	r0, [pc, #8]	; (8001cc4 <OTG_FS_IRQHandler+0x10>)
 8001cba:	f001 fc88 	bl	80035ce <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	2000b408 	.word	0x2000b408

08001cc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b086      	sub	sp, #24
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cd0:	4a14      	ldr	r2, [pc, #80]	; (8001d24 <_sbrk+0x5c>)
 8001cd2:	4b15      	ldr	r3, [pc, #84]	; (8001d28 <_sbrk+0x60>)
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cdc:	4b13      	ldr	r3, [pc, #76]	; (8001d2c <_sbrk+0x64>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d102      	bne.n	8001cea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ce4:	4b11      	ldr	r3, [pc, #68]	; (8001d2c <_sbrk+0x64>)
 8001ce6:	4a12      	ldr	r2, [pc, #72]	; (8001d30 <_sbrk+0x68>)
 8001ce8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cea:	4b10      	ldr	r3, [pc, #64]	; (8001d2c <_sbrk+0x64>)
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4413      	add	r3, r2
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d207      	bcs.n	8001d08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cf8:	f00d fb06 	bl	800f308 <__errno>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	220c      	movs	r2, #12
 8001d00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d06:	e009      	b.n	8001d1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d08:	4b08      	ldr	r3, [pc, #32]	; (8001d2c <_sbrk+0x64>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d0e:	4b07      	ldr	r3, [pc, #28]	; (8001d2c <_sbrk+0x64>)
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4413      	add	r3, r2
 8001d16:	4a05      	ldr	r2, [pc, #20]	; (8001d2c <_sbrk+0x64>)
 8001d18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3718      	adds	r7, #24
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	20018000 	.word	0x20018000
 8001d28:	00000400 	.word	0x00000400
 8001d2c:	200010e0 	.word	0x200010e0
 8001d30:	2000bb48 	.word	0x2000bb48

08001d34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d38:	4b06      	ldr	r3, [pc, #24]	; (8001d54 <SystemInit+0x20>)
 8001d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d3e:	4a05      	ldr	r2, [pc, #20]	; (8001d54 <SystemInit+0x20>)
 8001d40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d48:	bf00      	nop
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	e000ed00 	.word	0xe000ed00

08001d58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d90 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d5c:	480d      	ldr	r0, [pc, #52]	; (8001d94 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001d5e:	490e      	ldr	r1, [pc, #56]	; (8001d98 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001d60:	4a0e      	ldr	r2, [pc, #56]	; (8001d9c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d64:	e002      	b.n	8001d6c <LoopCopyDataInit>

08001d66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d6a:	3304      	adds	r3, #4

08001d6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d70:	d3f9      	bcc.n	8001d66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d72:	4a0b      	ldr	r2, [pc, #44]	; (8001da0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001d74:	4c0b      	ldr	r4, [pc, #44]	; (8001da4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001d76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d78:	e001      	b.n	8001d7e <LoopFillZerobss>

08001d7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d7c:	3204      	adds	r2, #4

08001d7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d80:	d3fb      	bcc.n	8001d7a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d82:	f7ff ffd7 	bl	8001d34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d86:	f00d fac5 	bl	800f314 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d8a:	f7ff fab7 	bl	80012fc <main>
  bx  lr    
 8001d8e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d90:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001d94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d98:	20000170 	.word	0x20000170
  ldr r2, =_sidata
 8001d9c:	080113e0 	.word	0x080113e0
  ldr r2, =_sbss
 8001da0:	20000170 	.word	0x20000170
  ldr r4, =_ebss
 8001da4:	2000bb44 	.word	0x2000bb44

08001da8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001da8:	e7fe      	b.n	8001da8 <ADC_IRQHandler>
	...

08001dac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001db0:	4b0e      	ldr	r3, [pc, #56]	; (8001dec <HAL_Init+0x40>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a0d      	ldr	r2, [pc, #52]	; (8001dec <HAL_Init+0x40>)
 8001db6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001dba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001dbc:	4b0b      	ldr	r3, [pc, #44]	; (8001dec <HAL_Init+0x40>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a0a      	ldr	r2, [pc, #40]	; (8001dec <HAL_Init+0x40>)
 8001dc2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001dc6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dc8:	4b08      	ldr	r3, [pc, #32]	; (8001dec <HAL_Init+0x40>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a07      	ldr	r2, [pc, #28]	; (8001dec <HAL_Init+0x40>)
 8001dce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dd2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dd4:	2003      	movs	r0, #3
 8001dd6:	f000 fd41 	bl	800285c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dda:	200f      	movs	r0, #15
 8001ddc:	f000 f808 	bl	8001df0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001de0:	f7ff fe08 	bl	80019f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	40023c00 	.word	0x40023c00

08001df0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001df8:	4b12      	ldr	r3, [pc, #72]	; (8001e44 <HAL_InitTick+0x54>)
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	4b12      	ldr	r3, [pc, #72]	; (8001e48 <HAL_InitTick+0x58>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	4619      	mov	r1, r3
 8001e02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e06:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f000 fd59 	bl	80028c6 <HAL_SYSTICK_Config>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e00e      	b.n	8001e3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2b0f      	cmp	r3, #15
 8001e22:	d80a      	bhi.n	8001e3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e24:	2200      	movs	r2, #0
 8001e26:	6879      	ldr	r1, [r7, #4]
 8001e28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e2c:	f000 fd21 	bl	8002872 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e30:	4a06      	ldr	r2, [pc, #24]	; (8001e4c <HAL_InitTick+0x5c>)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e36:	2300      	movs	r3, #0
 8001e38:	e000      	b.n	8001e3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3708      	adds	r7, #8
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	2000000c 	.word	0x2000000c
 8001e48:	20000014 	.word	0x20000014
 8001e4c:	20000010 	.word	0x20000010

08001e50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e54:	4b06      	ldr	r3, [pc, #24]	; (8001e70 <HAL_IncTick+0x20>)
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	461a      	mov	r2, r3
 8001e5a:	4b06      	ldr	r3, [pc, #24]	; (8001e74 <HAL_IncTick+0x24>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4413      	add	r3, r2
 8001e60:	4a04      	ldr	r2, [pc, #16]	; (8001e74 <HAL_IncTick+0x24>)
 8001e62:	6013      	str	r3, [r2, #0]
}
 8001e64:	bf00      	nop
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	20000014 	.word	0x20000014
 8001e74:	200010e4 	.word	0x200010e4

08001e78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e7c:	4b03      	ldr	r3, [pc, #12]	; (8001e8c <HAL_GetTick+0x14>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	200010e4 	.word	0x200010e4

08001e90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e98:	f7ff ffee 	bl	8001e78 <HAL_GetTick>
 8001e9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001ea8:	d005      	beq.n	8001eb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eaa:	4b0a      	ldr	r3, [pc, #40]	; (8001ed4 <HAL_Delay+0x44>)
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	461a      	mov	r2, r3
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	4413      	add	r3, r2
 8001eb4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001eb6:	bf00      	nop
 8001eb8:	f7ff ffde 	bl	8001e78 <HAL_GetTick>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	68fa      	ldr	r2, [r7, #12]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d8f7      	bhi.n	8001eb8 <HAL_Delay+0x28>
  {
  }
}
 8001ec8:	bf00      	nop
 8001eca:	bf00      	nop
 8001ecc:	3710      	adds	r7, #16
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	20000014 	.word	0x20000014

08001ed8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d101      	bne.n	8001eee <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e033      	b.n	8001f56 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d109      	bne.n	8001f0a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f7ff fda8 	bl	8001a4c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2200      	movs	r2, #0
 8001f00:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0e:	f003 0310 	and.w	r3, r3, #16
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d118      	bne.n	8001f48 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f1e:	f023 0302 	bic.w	r3, r3, #2
 8001f22:	f043 0202 	orr.w	r2, r3, #2
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f000 fa48 	bl	80023c0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2200      	movs	r2, #0
 8001f34:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3a:	f023 0303 	bic.w	r3, r3, #3
 8001f3e:	f043 0201 	orr.w	r2, r3, #1
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	641a      	str	r2, [r3, #64]	; 0x40
 8001f46:	e001      	b.n	8001f4c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3710      	adds	r7, #16
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
	...

08001f60 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b086      	sub	sp, #24
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	60b9      	str	r1, [r7, #8]
 8001f6a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d101      	bne.n	8001f7e <HAL_ADC_Start_DMA+0x1e>
 8001f7a:	2302      	movs	r3, #2
 8001f7c:	e0ce      	b.n	800211c <HAL_ADC_Start_DMA+0x1bc>
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	2201      	movs	r2, #1
 8001f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	f003 0301 	and.w	r3, r3, #1
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d018      	beq.n	8001fc6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	689a      	ldr	r2, [r3, #8]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f042 0201 	orr.w	r2, r2, #1
 8001fa2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001fa4:	4b5f      	ldr	r3, [pc, #380]	; (8002124 <HAL_ADC_Start_DMA+0x1c4>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a5f      	ldr	r2, [pc, #380]	; (8002128 <HAL_ADC_Start_DMA+0x1c8>)
 8001faa:	fba2 2303 	umull	r2, r3, r2, r3
 8001fae:	0c9a      	lsrs	r2, r3, #18
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	005b      	lsls	r3, r3, #1
 8001fb4:	4413      	add	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001fb8:	e002      	b.n	8001fc0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	3b01      	subs	r3, #1
 8001fbe:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d1f9      	bne.n	8001fba <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fd4:	d107      	bne.n	8001fe6 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	689a      	ldr	r2, [r3, #8]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001fe4:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	f003 0301 	and.w	r3, r3, #1
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	f040 8086 	bne.w	8002102 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001ffe:	f023 0301 	bic.w	r3, r3, #1
 8002002:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002014:	2b00      	cmp	r3, #0
 8002016:	d007      	beq.n	8002028 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002020:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002030:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002034:	d106      	bne.n	8002044 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800203a:	f023 0206 	bic.w	r2, r3, #6
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	645a      	str	r2, [r3, #68]	; 0x44
 8002042:	e002      	b.n	800204a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2200      	movs	r2, #0
 8002048:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	2200      	movs	r2, #0
 800204e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002052:	4b36      	ldr	r3, [pc, #216]	; (800212c <HAL_ADC_Start_DMA+0x1cc>)
 8002054:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800205a:	4a35      	ldr	r2, [pc, #212]	; (8002130 <HAL_ADC_Start_DMA+0x1d0>)
 800205c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002062:	4a34      	ldr	r2, [pc, #208]	; (8002134 <HAL_ADC_Start_DMA+0x1d4>)
 8002064:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800206a:	4a33      	ldr	r2, [pc, #204]	; (8002138 <HAL_ADC_Start_DMA+0x1d8>)
 800206c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002076:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	685a      	ldr	r2, [r3, #4]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002086:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	689a      	ldr	r2, [r3, #8]
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002096:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	334c      	adds	r3, #76	; 0x4c
 80020a2:	4619      	mov	r1, r3
 80020a4:	68ba      	ldr	r2, [r7, #8]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f000 fcc8 	bl	8002a3c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f003 031f 	and.w	r3, r3, #31
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d10f      	bne.n	80020d8 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d129      	bne.n	800211a <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	689a      	ldr	r2, [r3, #8]
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80020d4:	609a      	str	r2, [r3, #8]
 80020d6:	e020      	b.n	800211a <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a17      	ldr	r2, [pc, #92]	; (800213c <HAL_ADC_Start_DMA+0x1dc>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d11b      	bne.n	800211a <HAL_ADC_Start_DMA+0x1ba>
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d114      	bne.n	800211a <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	689a      	ldr	r2, [r3, #8]
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80020fe:	609a      	str	r2, [r3, #8]
 8002100:	e00b      	b.n	800211a <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002106:	f043 0210 	orr.w	r2, r3, #16
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002112:	f043 0201 	orr.w	r2, r3, #1
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800211a:	2300      	movs	r3, #0
}
 800211c:	4618      	mov	r0, r3
 800211e:	3718      	adds	r7, #24
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	2000000c 	.word	0x2000000c
 8002128:	431bde83 	.word	0x431bde83
 800212c:	40012300 	.word	0x40012300
 8002130:	080025b9 	.word	0x080025b9
 8002134:	08002673 	.word	0x08002673
 8002138:	0800268f 	.word	0x0800268f
 800213c:	40012000 	.word	0x40012000

08002140 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002148:	bf00      	nop
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800215c:	bf00      	nop
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002170:	bf00      	nop
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr

0800217c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002186:	2300      	movs	r3, #0
 8002188:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002190:	2b01      	cmp	r3, #1
 8002192:	d101      	bne.n	8002198 <HAL_ADC_ConfigChannel+0x1c>
 8002194:	2302      	movs	r3, #2
 8002196:	e105      	b.n	80023a4 <HAL_ADC_ConfigChannel+0x228>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2201      	movs	r2, #1
 800219c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2b09      	cmp	r3, #9
 80021a6:	d925      	bls.n	80021f4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	68d9      	ldr	r1, [r3, #12]
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	461a      	mov	r2, r3
 80021b6:	4613      	mov	r3, r2
 80021b8:	005b      	lsls	r3, r3, #1
 80021ba:	4413      	add	r3, r2
 80021bc:	3b1e      	subs	r3, #30
 80021be:	2207      	movs	r2, #7
 80021c0:	fa02 f303 	lsl.w	r3, r2, r3
 80021c4:	43da      	mvns	r2, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	400a      	ands	r2, r1
 80021cc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	68d9      	ldr	r1, [r3, #12]
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	689a      	ldr	r2, [r3, #8]
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	b29b      	uxth	r3, r3
 80021de:	4618      	mov	r0, r3
 80021e0:	4603      	mov	r3, r0
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	4403      	add	r3, r0
 80021e6:	3b1e      	subs	r3, #30
 80021e8:	409a      	lsls	r2, r3
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	430a      	orrs	r2, r1
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	e022      	b.n	800223a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6919      	ldr	r1, [r3, #16]
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	b29b      	uxth	r3, r3
 8002200:	461a      	mov	r2, r3
 8002202:	4613      	mov	r3, r2
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	4413      	add	r3, r2
 8002208:	2207      	movs	r2, #7
 800220a:	fa02 f303 	lsl.w	r3, r2, r3
 800220e:	43da      	mvns	r2, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	400a      	ands	r2, r1
 8002216:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	6919      	ldr	r1, [r3, #16]
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	689a      	ldr	r2, [r3, #8]
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	b29b      	uxth	r3, r3
 8002228:	4618      	mov	r0, r3
 800222a:	4603      	mov	r3, r0
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	4403      	add	r3, r0
 8002230:	409a      	lsls	r2, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	430a      	orrs	r2, r1
 8002238:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	2b06      	cmp	r3, #6
 8002240:	d824      	bhi.n	800228c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	685a      	ldr	r2, [r3, #4]
 800224c:	4613      	mov	r3, r2
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	4413      	add	r3, r2
 8002252:	3b05      	subs	r3, #5
 8002254:	221f      	movs	r2, #31
 8002256:	fa02 f303 	lsl.w	r3, r2, r3
 800225a:	43da      	mvns	r2, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	400a      	ands	r2, r1
 8002262:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	b29b      	uxth	r3, r3
 8002270:	4618      	mov	r0, r3
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	685a      	ldr	r2, [r3, #4]
 8002276:	4613      	mov	r3, r2
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	4413      	add	r3, r2
 800227c:	3b05      	subs	r3, #5
 800227e:	fa00 f203 	lsl.w	r2, r0, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	430a      	orrs	r2, r1
 8002288:	635a      	str	r2, [r3, #52]	; 0x34
 800228a:	e04c      	b.n	8002326 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	2b0c      	cmp	r3, #12
 8002292:	d824      	bhi.n	80022de <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	685a      	ldr	r2, [r3, #4]
 800229e:	4613      	mov	r3, r2
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	4413      	add	r3, r2
 80022a4:	3b23      	subs	r3, #35	; 0x23
 80022a6:	221f      	movs	r2, #31
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	43da      	mvns	r2, r3
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	400a      	ands	r2, r1
 80022b4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	4618      	mov	r0, r3
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685a      	ldr	r2, [r3, #4]
 80022c8:	4613      	mov	r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	4413      	add	r3, r2
 80022ce:	3b23      	subs	r3, #35	; 0x23
 80022d0:	fa00 f203 	lsl.w	r2, r0, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	430a      	orrs	r2, r1
 80022da:	631a      	str	r2, [r3, #48]	; 0x30
 80022dc:	e023      	b.n	8002326 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685a      	ldr	r2, [r3, #4]
 80022e8:	4613      	mov	r3, r2
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	4413      	add	r3, r2
 80022ee:	3b41      	subs	r3, #65	; 0x41
 80022f0:	221f      	movs	r2, #31
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	43da      	mvns	r2, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	400a      	ands	r2, r1
 80022fe:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	b29b      	uxth	r3, r3
 800230c:	4618      	mov	r0, r3
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	685a      	ldr	r2, [r3, #4]
 8002312:	4613      	mov	r3, r2
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	4413      	add	r3, r2
 8002318:	3b41      	subs	r3, #65	; 0x41
 800231a:	fa00 f203 	lsl.w	r2, r0, r3
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	430a      	orrs	r2, r1
 8002324:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002326:	4b22      	ldr	r3, [pc, #136]	; (80023b0 <HAL_ADC_ConfigChannel+0x234>)
 8002328:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a21      	ldr	r2, [pc, #132]	; (80023b4 <HAL_ADC_ConfigChannel+0x238>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d109      	bne.n	8002348 <HAL_ADC_ConfigChannel+0x1cc>
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2b12      	cmp	r3, #18
 800233a:	d105      	bne.n	8002348 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a19      	ldr	r2, [pc, #100]	; (80023b4 <HAL_ADC_ConfigChannel+0x238>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d123      	bne.n	800239a <HAL_ADC_ConfigChannel+0x21e>
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	2b10      	cmp	r3, #16
 8002358:	d003      	beq.n	8002362 <HAL_ADC_ConfigChannel+0x1e6>
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2b11      	cmp	r3, #17
 8002360:	d11b      	bne.n	800239a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2b10      	cmp	r3, #16
 8002374:	d111      	bne.n	800239a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002376:	4b10      	ldr	r3, [pc, #64]	; (80023b8 <HAL_ADC_ConfigChannel+0x23c>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a10      	ldr	r2, [pc, #64]	; (80023bc <HAL_ADC_ConfigChannel+0x240>)
 800237c:	fba2 2303 	umull	r2, r3, r2, r3
 8002380:	0c9a      	lsrs	r2, r3, #18
 8002382:	4613      	mov	r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	4413      	add	r3, r2
 8002388:	005b      	lsls	r3, r3, #1
 800238a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800238c:	e002      	b.n	8002394 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	3b01      	subs	r3, #1
 8002392:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d1f9      	bne.n	800238e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80023a2:	2300      	movs	r3, #0
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3714      	adds	r7, #20
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr
 80023b0:	40012300 	.word	0x40012300
 80023b4:	40012000 	.word	0x40012000
 80023b8:	2000000c 	.word	0x2000000c
 80023bc:	431bde83 	.word	0x431bde83

080023c0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023c8:	4b79      	ldr	r3, [pc, #484]	; (80025b0 <ADC_Init+0x1f0>)
 80023ca:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	685a      	ldr	r2, [r3, #4]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	431a      	orrs	r2, r3
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	685a      	ldr	r2, [r3, #4]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80023f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	6859      	ldr	r1, [r3, #4]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	691b      	ldr	r3, [r3, #16]
 8002400:	021a      	lsls	r2, r3, #8
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	430a      	orrs	r2, r1
 8002408:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	685a      	ldr	r2, [r3, #4]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002418:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	6859      	ldr	r1, [r3, #4]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	689a      	ldr	r2, [r3, #8]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	430a      	orrs	r2, r1
 800242a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	689a      	ldr	r2, [r3, #8]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800243a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	6899      	ldr	r1, [r3, #8]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	68da      	ldr	r2, [r3, #12]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	430a      	orrs	r2, r1
 800244c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002452:	4a58      	ldr	r2, [pc, #352]	; (80025b4 <ADC_Init+0x1f4>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d022      	beq.n	800249e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	689a      	ldr	r2, [r3, #8]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002466:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	6899      	ldr	r1, [r3, #8]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	430a      	orrs	r2, r1
 8002478:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	689a      	ldr	r2, [r3, #8]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002488:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	6899      	ldr	r1, [r3, #8]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	430a      	orrs	r2, r1
 800249a:	609a      	str	r2, [r3, #8]
 800249c:	e00f      	b.n	80024be <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	689a      	ldr	r2, [r3, #8]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80024ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	689a      	ldr	r2, [r3, #8]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80024bc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	689a      	ldr	r2, [r3, #8]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f022 0202 	bic.w	r2, r2, #2
 80024cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	6899      	ldr	r1, [r3, #8]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	7e1b      	ldrb	r3, [r3, #24]
 80024d8:	005a      	lsls	r2, r3, #1
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	430a      	orrs	r2, r1
 80024e0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d01b      	beq.n	8002524 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	685a      	ldr	r2, [r3, #4]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80024fa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	685a      	ldr	r2, [r3, #4]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800250a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	6859      	ldr	r1, [r3, #4]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002516:	3b01      	subs	r3, #1
 8002518:	035a      	lsls	r2, r3, #13
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	430a      	orrs	r2, r1
 8002520:	605a      	str	r2, [r3, #4]
 8002522:	e007      	b.n	8002534 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	685a      	ldr	r2, [r3, #4]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002532:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002542:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	69db      	ldr	r3, [r3, #28]
 800254e:	3b01      	subs	r3, #1
 8002550:	051a      	lsls	r2, r3, #20
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	430a      	orrs	r2, r1
 8002558:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	689a      	ldr	r2, [r3, #8]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002568:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	6899      	ldr	r1, [r3, #8]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002576:	025a      	lsls	r2, r3, #9
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	430a      	orrs	r2, r1
 800257e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	689a      	ldr	r2, [r3, #8]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800258e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	6899      	ldr	r1, [r3, #8]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	695b      	ldr	r3, [r3, #20]
 800259a:	029a      	lsls	r2, r3, #10
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	430a      	orrs	r2, r1
 80025a2:	609a      	str	r2, [r3, #8]
}
 80025a4:	bf00      	nop
 80025a6:	3714      	adds	r7, #20
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr
 80025b0:	40012300 	.word	0x40012300
 80025b4:	0f000001 	.word	0x0f000001

080025b8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025c4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ca:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d13c      	bne.n	800264c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d12b      	bne.n	8002644 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d127      	bne.n	8002644 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025fa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d006      	beq.n	8002610 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800260c:	2b00      	cmp	r3, #0
 800260e:	d119      	bne.n	8002644 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	685a      	ldr	r2, [r3, #4]
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f022 0220 	bic.w	r2, r2, #32
 800261e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002624:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002630:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002634:	2b00      	cmp	r3, #0
 8002636:	d105      	bne.n	8002644 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263c:	f043 0201 	orr.w	r2, r3, #1
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002644:	68f8      	ldr	r0, [r7, #12]
 8002646:	f7ff fd7b 	bl	8002140 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800264a:	e00e      	b.n	800266a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002650:	f003 0310 	and.w	r3, r3, #16
 8002654:	2b00      	cmp	r3, #0
 8002656:	d003      	beq.n	8002660 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002658:	68f8      	ldr	r0, [r7, #12]
 800265a:	f7ff fd85 	bl	8002168 <HAL_ADC_ErrorCallback>
}
 800265e:	e004      	b.n	800266a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002664:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	4798      	blx	r3
}
 800266a:	bf00      	nop
 800266c:	3710      	adds	r7, #16
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002672:	b580      	push	{r7, lr}
 8002674:	b084      	sub	sp, #16
 8002676:	af00      	add	r7, sp, #0
 8002678:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800267e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002680:	68f8      	ldr	r0, [r7, #12]
 8002682:	f7ff fd67 	bl	8002154 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002686:	bf00      	nop
 8002688:	3710      	adds	r7, #16
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b084      	sub	sp, #16
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800269a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	2240      	movs	r2, #64	; 0x40
 80026a0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026a6:	f043 0204 	orr.w	r2, r3, #4
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80026ae:	68f8      	ldr	r0, [r7, #12]
 80026b0:	f7ff fd5a 	bl	8002168 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80026b4:	bf00      	nop
 80026b6:	3710      	adds	r7, #16
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}

080026bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026bc:	b480      	push	{r7}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	f003 0307 	and.w	r3, r3, #7
 80026ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026cc:	4b0c      	ldr	r3, [pc, #48]	; (8002700 <__NVIC_SetPriorityGrouping+0x44>)
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026d2:	68ba      	ldr	r2, [r7, #8]
 80026d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026d8:	4013      	ands	r3, r2
 80026da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026ee:	4a04      	ldr	r2, [pc, #16]	; (8002700 <__NVIC_SetPriorityGrouping+0x44>)
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	60d3      	str	r3, [r2, #12]
}
 80026f4:	bf00      	nop
 80026f6:	3714      	adds	r7, #20
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr
 8002700:	e000ed00 	.word	0xe000ed00

08002704 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002708:	4b04      	ldr	r3, [pc, #16]	; (800271c <__NVIC_GetPriorityGrouping+0x18>)
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	0a1b      	lsrs	r3, r3, #8
 800270e:	f003 0307 	and.w	r3, r3, #7
}
 8002712:	4618      	mov	r0, r3
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	e000ed00 	.word	0xe000ed00

08002720 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	4603      	mov	r3, r0
 8002728:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800272a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800272e:	2b00      	cmp	r3, #0
 8002730:	db0b      	blt.n	800274a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002732:	79fb      	ldrb	r3, [r7, #7]
 8002734:	f003 021f 	and.w	r2, r3, #31
 8002738:	4907      	ldr	r1, [pc, #28]	; (8002758 <__NVIC_EnableIRQ+0x38>)
 800273a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273e:	095b      	lsrs	r3, r3, #5
 8002740:	2001      	movs	r0, #1
 8002742:	fa00 f202 	lsl.w	r2, r0, r2
 8002746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800274a:	bf00      	nop
 800274c:	370c      	adds	r7, #12
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	e000e100 	.word	0xe000e100

0800275c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	4603      	mov	r3, r0
 8002764:	6039      	str	r1, [r7, #0]
 8002766:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800276c:	2b00      	cmp	r3, #0
 800276e:	db0a      	blt.n	8002786 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	b2da      	uxtb	r2, r3
 8002774:	490c      	ldr	r1, [pc, #48]	; (80027a8 <__NVIC_SetPriority+0x4c>)
 8002776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800277a:	0112      	lsls	r2, r2, #4
 800277c:	b2d2      	uxtb	r2, r2
 800277e:	440b      	add	r3, r1
 8002780:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002784:	e00a      	b.n	800279c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	b2da      	uxtb	r2, r3
 800278a:	4908      	ldr	r1, [pc, #32]	; (80027ac <__NVIC_SetPriority+0x50>)
 800278c:	79fb      	ldrb	r3, [r7, #7]
 800278e:	f003 030f 	and.w	r3, r3, #15
 8002792:	3b04      	subs	r3, #4
 8002794:	0112      	lsls	r2, r2, #4
 8002796:	b2d2      	uxtb	r2, r2
 8002798:	440b      	add	r3, r1
 800279a:	761a      	strb	r2, [r3, #24]
}
 800279c:	bf00      	nop
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	e000e100 	.word	0xe000e100
 80027ac:	e000ed00 	.word	0xe000ed00

080027b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b089      	sub	sp, #36	; 0x24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f003 0307 	and.w	r3, r3, #7
 80027c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	f1c3 0307 	rsb	r3, r3, #7
 80027ca:	2b04      	cmp	r3, #4
 80027cc:	bf28      	it	cs
 80027ce:	2304      	movcs	r3, #4
 80027d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	3304      	adds	r3, #4
 80027d6:	2b06      	cmp	r3, #6
 80027d8:	d902      	bls.n	80027e0 <NVIC_EncodePriority+0x30>
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	3b03      	subs	r3, #3
 80027de:	e000      	b.n	80027e2 <NVIC_EncodePriority+0x32>
 80027e0:	2300      	movs	r3, #0
 80027e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80027e8:	69bb      	ldr	r3, [r7, #24]
 80027ea:	fa02 f303 	lsl.w	r3, r2, r3
 80027ee:	43da      	mvns	r2, r3
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	401a      	ands	r2, r3
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027f8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002802:	43d9      	mvns	r1, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002808:	4313      	orrs	r3, r2
         );
}
 800280a:	4618      	mov	r0, r3
 800280c:	3724      	adds	r7, #36	; 0x24
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
	...

08002818 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	3b01      	subs	r3, #1
 8002824:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002828:	d301      	bcc.n	800282e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800282a:	2301      	movs	r3, #1
 800282c:	e00f      	b.n	800284e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800282e:	4a0a      	ldr	r2, [pc, #40]	; (8002858 <SysTick_Config+0x40>)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	3b01      	subs	r3, #1
 8002834:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002836:	210f      	movs	r1, #15
 8002838:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800283c:	f7ff ff8e 	bl	800275c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002840:	4b05      	ldr	r3, [pc, #20]	; (8002858 <SysTick_Config+0x40>)
 8002842:	2200      	movs	r2, #0
 8002844:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002846:	4b04      	ldr	r3, [pc, #16]	; (8002858 <SysTick_Config+0x40>)
 8002848:	2207      	movs	r2, #7
 800284a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800284c:	2300      	movs	r3, #0
}
 800284e:	4618      	mov	r0, r3
 8002850:	3708      	adds	r7, #8
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	e000e010 	.word	0xe000e010

0800285c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002864:	6878      	ldr	r0, [r7, #4]
 8002866:	f7ff ff29 	bl	80026bc <__NVIC_SetPriorityGrouping>
}
 800286a:	bf00      	nop
 800286c:	3708      	adds	r7, #8
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}

08002872 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002872:	b580      	push	{r7, lr}
 8002874:	b086      	sub	sp, #24
 8002876:	af00      	add	r7, sp, #0
 8002878:	4603      	mov	r3, r0
 800287a:	60b9      	str	r1, [r7, #8]
 800287c:	607a      	str	r2, [r7, #4]
 800287e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002880:	2300      	movs	r3, #0
 8002882:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002884:	f7ff ff3e 	bl	8002704 <__NVIC_GetPriorityGrouping>
 8002888:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	68b9      	ldr	r1, [r7, #8]
 800288e:	6978      	ldr	r0, [r7, #20]
 8002890:	f7ff ff8e 	bl	80027b0 <NVIC_EncodePriority>
 8002894:	4602      	mov	r2, r0
 8002896:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800289a:	4611      	mov	r1, r2
 800289c:	4618      	mov	r0, r3
 800289e:	f7ff ff5d 	bl	800275c <__NVIC_SetPriority>
}
 80028a2:	bf00      	nop
 80028a4:	3718      	adds	r7, #24
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}

080028aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b082      	sub	sp, #8
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	4603      	mov	r3, r0
 80028b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7ff ff31 	bl	8002720 <__NVIC_EnableIRQ>
}
 80028be:	bf00      	nop
 80028c0:	3708      	adds	r7, #8
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}

080028c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028c6:	b580      	push	{r7, lr}
 80028c8:	b082      	sub	sp, #8
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f7ff ffa2 	bl	8002818 <SysTick_Config>
 80028d4:	4603      	mov	r3, r0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3708      	adds	r7, #8
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
	...

080028e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b086      	sub	sp, #24
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80028e8:	2300      	movs	r3, #0
 80028ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80028ec:	f7ff fac4 	bl	8001e78 <HAL_GetTick>
 80028f0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d101      	bne.n	80028fc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e099      	b.n	8002a30 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2202      	movs	r2, #2
 8002900:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f022 0201 	bic.w	r2, r2, #1
 800291a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800291c:	e00f      	b.n	800293e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800291e:	f7ff faab 	bl	8001e78 <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b05      	cmp	r3, #5
 800292a:	d908      	bls.n	800293e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2220      	movs	r2, #32
 8002930:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2203      	movs	r2, #3
 8002936:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800293a:	2303      	movs	r3, #3
 800293c:	e078      	b.n	8002a30 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0301 	and.w	r3, r3, #1
 8002948:	2b00      	cmp	r3, #0
 800294a:	d1e8      	bne.n	800291e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002954:	697a      	ldr	r2, [r7, #20]
 8002956:	4b38      	ldr	r3, [pc, #224]	; (8002a38 <HAL_DMA_Init+0x158>)
 8002958:	4013      	ands	r3, r2
 800295a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	685a      	ldr	r2, [r3, #4]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800296a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	691b      	ldr	r3, [r3, #16]
 8002970:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002976:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002982:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6a1b      	ldr	r3, [r3, #32]
 8002988:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800298a:	697a      	ldr	r2, [r7, #20]
 800298c:	4313      	orrs	r3, r2
 800298e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002994:	2b04      	cmp	r3, #4
 8002996:	d107      	bne.n	80029a8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a0:	4313      	orrs	r3, r2
 80029a2:	697a      	ldr	r2, [r7, #20]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	697a      	ldr	r2, [r7, #20]
 80029ae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	695b      	ldr	r3, [r3, #20]
 80029b6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	f023 0307 	bic.w	r3, r3, #7
 80029be:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c4:	697a      	ldr	r2, [r7, #20]
 80029c6:	4313      	orrs	r3, r2
 80029c8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ce:	2b04      	cmp	r3, #4
 80029d0:	d117      	bne.n	8002a02 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029d6:	697a      	ldr	r2, [r7, #20]
 80029d8:	4313      	orrs	r3, r2
 80029da:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d00e      	beq.n	8002a02 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f000 fa6f 	bl	8002ec8 <DMA_CheckFifoParam>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d008      	beq.n	8002a02 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2240      	movs	r2, #64	; 0x40
 80029f4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2201      	movs	r2, #1
 80029fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80029fe:	2301      	movs	r3, #1
 8002a00:	e016      	b.n	8002a30 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	697a      	ldr	r2, [r7, #20]
 8002a08:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f000 fa26 	bl	8002e5c <DMA_CalcBaseAndBitshift>
 8002a10:	4603      	mov	r3, r0
 8002a12:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a18:	223f      	movs	r2, #63	; 0x3f
 8002a1a:	409a      	lsls	r2, r3
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2200      	movs	r2, #0
 8002a24:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2201      	movs	r2, #1
 8002a2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002a2e:	2300      	movs	r3, #0
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3718      	adds	r7, #24
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	f010803f 	.word	0xf010803f

08002a3c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b086      	sub	sp, #24
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	607a      	str	r2, [r7, #4]
 8002a48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a52:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d101      	bne.n	8002a62 <HAL_DMA_Start_IT+0x26>
 8002a5e:	2302      	movs	r3, #2
 8002a60:	e040      	b.n	8002ae4 <HAL_DMA_Start_IT+0xa8>
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2201      	movs	r2, #1
 8002a66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d12f      	bne.n	8002ad6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2202      	movs	r2, #2
 8002a7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2200      	movs	r2, #0
 8002a82:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	68b9      	ldr	r1, [r7, #8]
 8002a8a:	68f8      	ldr	r0, [r7, #12]
 8002a8c:	f000 f9b8 	bl	8002e00 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a94:	223f      	movs	r2, #63	; 0x3f
 8002a96:	409a      	lsls	r2, r3
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f042 0216 	orr.w	r2, r2, #22
 8002aaa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d007      	beq.n	8002ac4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f042 0208 	orr.w	r2, r2, #8
 8002ac2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f042 0201 	orr.w	r2, r2, #1
 8002ad2:	601a      	str	r2, [r3, #0]
 8002ad4:	e005      	b.n	8002ae2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002ade:	2302      	movs	r3, #2
 8002ae0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002ae2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3718      	adds	r7, #24
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}

08002aec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b086      	sub	sp, #24
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002af4:	2300      	movs	r3, #0
 8002af6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002af8:	4b8e      	ldr	r3, [pc, #568]	; (8002d34 <HAL_DMA_IRQHandler+0x248>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a8e      	ldr	r2, [pc, #568]	; (8002d38 <HAL_DMA_IRQHandler+0x24c>)
 8002afe:	fba2 2303 	umull	r2, r3, r2, r3
 8002b02:	0a9b      	lsrs	r3, r3, #10
 8002b04:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b0a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b16:	2208      	movs	r2, #8
 8002b18:	409a      	lsls	r2, r3
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d01a      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0304 	and.w	r3, r3, #4
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d013      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f022 0204 	bic.w	r2, r2, #4
 8002b3e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b44:	2208      	movs	r2, #8
 8002b46:	409a      	lsls	r2, r3
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b50:	f043 0201 	orr.w	r2, r3, #1
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	409a      	lsls	r2, r3
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	4013      	ands	r3, r2
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d012      	beq.n	8002b8e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	695b      	ldr	r3, [r3, #20]
 8002b6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d00b      	beq.n	8002b8e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	409a      	lsls	r2, r3
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b86:	f043 0202 	orr.w	r2, r3, #2
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b92:	2204      	movs	r2, #4
 8002b94:	409a      	lsls	r2, r3
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	4013      	ands	r3, r2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d012      	beq.n	8002bc4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0302 	and.w	r3, r3, #2
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d00b      	beq.n	8002bc4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bb0:	2204      	movs	r2, #4
 8002bb2:	409a      	lsls	r2, r3
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bbc:	f043 0204 	orr.w	r2, r3, #4
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bc8:	2210      	movs	r2, #16
 8002bca:	409a      	lsls	r2, r3
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d043      	beq.n	8002c5c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0308 	and.w	r3, r3, #8
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d03c      	beq.n	8002c5c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002be6:	2210      	movs	r2, #16
 8002be8:	409a      	lsls	r2, r3
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d018      	beq.n	8002c2e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d108      	bne.n	8002c1c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d024      	beq.n	8002c5c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	4798      	blx	r3
 8002c1a:	e01f      	b.n	8002c5c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d01b      	beq.n	8002c5c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	4798      	blx	r3
 8002c2c:	e016      	b.n	8002c5c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d107      	bne.n	8002c4c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f022 0208 	bic.w	r2, r2, #8
 8002c4a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d003      	beq.n	8002c5c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c60:	2220      	movs	r2, #32
 8002c62:	409a      	lsls	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	4013      	ands	r3, r2
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	f000 808f 	beq.w	8002d8c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0310 	and.w	r3, r3, #16
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	f000 8087 	beq.w	8002d8c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c82:	2220      	movs	r2, #32
 8002c84:	409a      	lsls	r2, r3
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	2b05      	cmp	r3, #5
 8002c94:	d136      	bne.n	8002d04 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f022 0216 	bic.w	r2, r2, #22
 8002ca4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	695a      	ldr	r2, [r3, #20]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002cb4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d103      	bne.n	8002cc6 <HAL_DMA_IRQHandler+0x1da>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d007      	beq.n	8002cd6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f022 0208 	bic.w	r2, r2, #8
 8002cd4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cda:	223f      	movs	r2, #63	; 0x3f
 8002cdc:	409a      	lsls	r2, r3
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d07e      	beq.n	8002df8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	4798      	blx	r3
        }
        return;
 8002d02:	e079      	b.n	8002df8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d01d      	beq.n	8002d4e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d10d      	bne.n	8002d3c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d031      	beq.n	8002d8c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	4798      	blx	r3
 8002d30:	e02c      	b.n	8002d8c <HAL_DMA_IRQHandler+0x2a0>
 8002d32:	bf00      	nop
 8002d34:	2000000c 	.word	0x2000000c
 8002d38:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d023      	beq.n	8002d8c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d48:	6878      	ldr	r0, [r7, #4]
 8002d4a:	4798      	blx	r3
 8002d4c:	e01e      	b.n	8002d8c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d10f      	bne.n	8002d7c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f022 0210 	bic.w	r2, r2, #16
 8002d6a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d003      	beq.n	8002d8c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d032      	beq.n	8002dfa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d98:	f003 0301 	and.w	r3, r3, #1
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d022      	beq.n	8002de6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2205      	movs	r2, #5
 8002da4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f022 0201 	bic.w	r2, r2, #1
 8002db6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	3301      	adds	r3, #1
 8002dbc:	60bb      	str	r3, [r7, #8]
 8002dbe:	697a      	ldr	r2, [r7, #20]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d307      	bcc.n	8002dd4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0301 	and.w	r3, r3, #1
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d1f2      	bne.n	8002db8 <HAL_DMA_IRQHandler+0x2cc>
 8002dd2:	e000      	b.n	8002dd6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002dd4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2201      	movs	r2, #1
 8002dda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d005      	beq.n	8002dfa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	4798      	blx	r3
 8002df6:	e000      	b.n	8002dfa <HAL_DMA_IRQHandler+0x30e>
        return;
 8002df8:	bf00      	nop
    }
  }
}
 8002dfa:	3718      	adds	r7, #24
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b085      	sub	sp, #20
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	60f8      	str	r0, [r7, #12]
 8002e08:	60b9      	str	r1, [r7, #8]
 8002e0a:	607a      	str	r2, [r7, #4]
 8002e0c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e1c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	683a      	ldr	r2, [r7, #0]
 8002e24:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	2b40      	cmp	r3, #64	; 0x40
 8002e2c:	d108      	bne.n	8002e40 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	68ba      	ldr	r2, [r7, #8]
 8002e3c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002e3e:	e007      	b.n	8002e50 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	68ba      	ldr	r2, [r7, #8]
 8002e46:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	60da      	str	r2, [r3, #12]
}
 8002e50:	bf00      	nop
 8002e52:	3714      	adds	r7, #20
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr

08002e5c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b085      	sub	sp, #20
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	3b10      	subs	r3, #16
 8002e6c:	4a14      	ldr	r2, [pc, #80]	; (8002ec0 <DMA_CalcBaseAndBitshift+0x64>)
 8002e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e72:	091b      	lsrs	r3, r3, #4
 8002e74:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002e76:	4a13      	ldr	r2, [pc, #76]	; (8002ec4 <DMA_CalcBaseAndBitshift+0x68>)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	4413      	add	r3, r2
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	461a      	mov	r2, r3
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2b03      	cmp	r3, #3
 8002e88:	d909      	bls.n	8002e9e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e92:	f023 0303 	bic.w	r3, r3, #3
 8002e96:	1d1a      	adds	r2, r3, #4
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	659a      	str	r2, [r3, #88]	; 0x58
 8002e9c:	e007      	b.n	8002eae <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002ea6:	f023 0303 	bic.w	r3, r3, #3
 8002eaa:	687a      	ldr	r2, [r7, #4]
 8002eac:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3714      	adds	r7, #20
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	aaaaaaab 	.word	0xaaaaaaab
 8002ec4:	08010654 	.word	0x08010654

08002ec8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b085      	sub	sp, #20
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	699b      	ldr	r3, [r3, #24]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d11f      	bne.n	8002f22 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	2b03      	cmp	r3, #3
 8002ee6:	d856      	bhi.n	8002f96 <DMA_CheckFifoParam+0xce>
 8002ee8:	a201      	add	r2, pc, #4	; (adr r2, 8002ef0 <DMA_CheckFifoParam+0x28>)
 8002eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eee:	bf00      	nop
 8002ef0:	08002f01 	.word	0x08002f01
 8002ef4:	08002f13 	.word	0x08002f13
 8002ef8:	08002f01 	.word	0x08002f01
 8002efc:	08002f97 	.word	0x08002f97
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d046      	beq.n	8002f9a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f10:	e043      	b.n	8002f9a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f16:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002f1a:	d140      	bne.n	8002f9e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f20:	e03d      	b.n	8002f9e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	699b      	ldr	r3, [r3, #24]
 8002f26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f2a:	d121      	bne.n	8002f70 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	2b03      	cmp	r3, #3
 8002f30:	d837      	bhi.n	8002fa2 <DMA_CheckFifoParam+0xda>
 8002f32:	a201      	add	r2, pc, #4	; (adr r2, 8002f38 <DMA_CheckFifoParam+0x70>)
 8002f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f38:	08002f49 	.word	0x08002f49
 8002f3c:	08002f4f 	.word	0x08002f4f
 8002f40:	08002f49 	.word	0x08002f49
 8002f44:	08002f61 	.word	0x08002f61
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	73fb      	strb	r3, [r7, #15]
      break;
 8002f4c:	e030      	b.n	8002fb0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f52:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d025      	beq.n	8002fa6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f5e:	e022      	b.n	8002fa6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f64:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002f68:	d11f      	bne.n	8002faa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002f6e:	e01c      	b.n	8002faa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d903      	bls.n	8002f7e <DMA_CheckFifoParam+0xb6>
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	2b03      	cmp	r3, #3
 8002f7a:	d003      	beq.n	8002f84 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002f7c:	e018      	b.n	8002fb0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	73fb      	strb	r3, [r7, #15]
      break;
 8002f82:	e015      	b.n	8002fb0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d00e      	beq.n	8002fae <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	73fb      	strb	r3, [r7, #15]
      break;
 8002f94:	e00b      	b.n	8002fae <DMA_CheckFifoParam+0xe6>
      break;
 8002f96:	bf00      	nop
 8002f98:	e00a      	b.n	8002fb0 <DMA_CheckFifoParam+0xe8>
      break;
 8002f9a:	bf00      	nop
 8002f9c:	e008      	b.n	8002fb0 <DMA_CheckFifoParam+0xe8>
      break;
 8002f9e:	bf00      	nop
 8002fa0:	e006      	b.n	8002fb0 <DMA_CheckFifoParam+0xe8>
      break;
 8002fa2:	bf00      	nop
 8002fa4:	e004      	b.n	8002fb0 <DMA_CheckFifoParam+0xe8>
      break;
 8002fa6:	bf00      	nop
 8002fa8:	e002      	b.n	8002fb0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002faa:	bf00      	nop
 8002fac:	e000      	b.n	8002fb0 <DMA_CheckFifoParam+0xe8>
      break;
 8002fae:	bf00      	nop
    }
  } 
  
  return status; 
 8002fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3714      	adds	r7, #20
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop

08002fc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b089      	sub	sp, #36	; 0x24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	61fb      	str	r3, [r7, #28]
 8002fda:	e159      	b.n	8003290 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002fdc:	2201      	movs	r2, #1
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	697a      	ldr	r2, [r7, #20]
 8002fec:	4013      	ands	r3, r2
 8002fee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ff0:	693a      	ldr	r2, [r7, #16]
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	f040 8148 	bne.w	800328a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f003 0303 	and.w	r3, r3, #3
 8003002:	2b01      	cmp	r3, #1
 8003004:	d005      	beq.n	8003012 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800300e:	2b02      	cmp	r3, #2
 8003010:	d130      	bne.n	8003074 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	005b      	lsls	r3, r3, #1
 800301c:	2203      	movs	r2, #3
 800301e:	fa02 f303 	lsl.w	r3, r2, r3
 8003022:	43db      	mvns	r3, r3
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	4013      	ands	r3, r2
 8003028:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	68da      	ldr	r2, [r3, #12]
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	005b      	lsls	r3, r3, #1
 8003032:	fa02 f303 	lsl.w	r3, r2, r3
 8003036:	69ba      	ldr	r2, [r7, #24]
 8003038:	4313      	orrs	r3, r2
 800303a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003048:	2201      	movs	r2, #1
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	fa02 f303 	lsl.w	r3, r2, r3
 8003050:	43db      	mvns	r3, r3
 8003052:	69ba      	ldr	r2, [r7, #24]
 8003054:	4013      	ands	r3, r2
 8003056:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	091b      	lsrs	r3, r3, #4
 800305e:	f003 0201 	and.w	r2, r3, #1
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	fa02 f303 	lsl.w	r3, r2, r3
 8003068:	69ba      	ldr	r2, [r7, #24]
 800306a:	4313      	orrs	r3, r2
 800306c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f003 0303 	and.w	r3, r3, #3
 800307c:	2b03      	cmp	r3, #3
 800307e:	d017      	beq.n	80030b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	005b      	lsls	r3, r3, #1
 800308a:	2203      	movs	r2, #3
 800308c:	fa02 f303 	lsl.w	r3, r2, r3
 8003090:	43db      	mvns	r3, r3
 8003092:	69ba      	ldr	r2, [r7, #24]
 8003094:	4013      	ands	r3, r2
 8003096:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	689a      	ldr	r2, [r3, #8]
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	005b      	lsls	r3, r3, #1
 80030a0:	fa02 f303 	lsl.w	r3, r2, r3
 80030a4:	69ba      	ldr	r2, [r7, #24]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	69ba      	ldr	r2, [r7, #24]
 80030ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f003 0303 	and.w	r3, r3, #3
 80030b8:	2b02      	cmp	r3, #2
 80030ba:	d123      	bne.n	8003104 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030bc:	69fb      	ldr	r3, [r7, #28]
 80030be:	08da      	lsrs	r2, r3, #3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	3208      	adds	r2, #8
 80030c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	f003 0307 	and.w	r3, r3, #7
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	220f      	movs	r2, #15
 80030d4:	fa02 f303 	lsl.w	r3, r2, r3
 80030d8:	43db      	mvns	r3, r3
 80030da:	69ba      	ldr	r2, [r7, #24]
 80030dc:	4013      	ands	r3, r2
 80030de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	691a      	ldr	r2, [r3, #16]
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	f003 0307 	and.w	r3, r3, #7
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	fa02 f303 	lsl.w	r3, r2, r3
 80030f0:	69ba      	ldr	r2, [r7, #24]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	08da      	lsrs	r2, r3, #3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	3208      	adds	r2, #8
 80030fe:	69b9      	ldr	r1, [r7, #24]
 8003100:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800310a:	69fb      	ldr	r3, [r7, #28]
 800310c:	005b      	lsls	r3, r3, #1
 800310e:	2203      	movs	r2, #3
 8003110:	fa02 f303 	lsl.w	r3, r2, r3
 8003114:	43db      	mvns	r3, r3
 8003116:	69ba      	ldr	r2, [r7, #24]
 8003118:	4013      	ands	r3, r2
 800311a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f003 0203 	and.w	r2, r3, #3
 8003124:	69fb      	ldr	r3, [r7, #28]
 8003126:	005b      	lsls	r3, r3, #1
 8003128:	fa02 f303 	lsl.w	r3, r2, r3
 800312c:	69ba      	ldr	r2, [r7, #24]
 800312e:	4313      	orrs	r3, r2
 8003130:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	69ba      	ldr	r2, [r7, #24]
 8003136:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003140:	2b00      	cmp	r3, #0
 8003142:	f000 80a2 	beq.w	800328a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003146:	2300      	movs	r3, #0
 8003148:	60fb      	str	r3, [r7, #12]
 800314a:	4b57      	ldr	r3, [pc, #348]	; (80032a8 <HAL_GPIO_Init+0x2e8>)
 800314c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800314e:	4a56      	ldr	r2, [pc, #344]	; (80032a8 <HAL_GPIO_Init+0x2e8>)
 8003150:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003154:	6453      	str	r3, [r2, #68]	; 0x44
 8003156:	4b54      	ldr	r3, [pc, #336]	; (80032a8 <HAL_GPIO_Init+0x2e8>)
 8003158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800315a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800315e:	60fb      	str	r3, [r7, #12]
 8003160:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003162:	4a52      	ldr	r2, [pc, #328]	; (80032ac <HAL_GPIO_Init+0x2ec>)
 8003164:	69fb      	ldr	r3, [r7, #28]
 8003166:	089b      	lsrs	r3, r3, #2
 8003168:	3302      	adds	r3, #2
 800316a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800316e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	f003 0303 	and.w	r3, r3, #3
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	220f      	movs	r2, #15
 800317a:	fa02 f303 	lsl.w	r3, r2, r3
 800317e:	43db      	mvns	r3, r3
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	4013      	ands	r3, r2
 8003184:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a49      	ldr	r2, [pc, #292]	; (80032b0 <HAL_GPIO_Init+0x2f0>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d019      	beq.n	80031c2 <HAL_GPIO_Init+0x202>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a48      	ldr	r2, [pc, #288]	; (80032b4 <HAL_GPIO_Init+0x2f4>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d013      	beq.n	80031be <HAL_GPIO_Init+0x1fe>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a47      	ldr	r2, [pc, #284]	; (80032b8 <HAL_GPIO_Init+0x2f8>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d00d      	beq.n	80031ba <HAL_GPIO_Init+0x1fa>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a46      	ldr	r2, [pc, #280]	; (80032bc <HAL_GPIO_Init+0x2fc>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d007      	beq.n	80031b6 <HAL_GPIO_Init+0x1f6>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a45      	ldr	r2, [pc, #276]	; (80032c0 <HAL_GPIO_Init+0x300>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d101      	bne.n	80031b2 <HAL_GPIO_Init+0x1f2>
 80031ae:	2304      	movs	r3, #4
 80031b0:	e008      	b.n	80031c4 <HAL_GPIO_Init+0x204>
 80031b2:	2307      	movs	r3, #7
 80031b4:	e006      	b.n	80031c4 <HAL_GPIO_Init+0x204>
 80031b6:	2303      	movs	r3, #3
 80031b8:	e004      	b.n	80031c4 <HAL_GPIO_Init+0x204>
 80031ba:	2302      	movs	r3, #2
 80031bc:	e002      	b.n	80031c4 <HAL_GPIO_Init+0x204>
 80031be:	2301      	movs	r3, #1
 80031c0:	e000      	b.n	80031c4 <HAL_GPIO_Init+0x204>
 80031c2:	2300      	movs	r3, #0
 80031c4:	69fa      	ldr	r2, [r7, #28]
 80031c6:	f002 0203 	and.w	r2, r2, #3
 80031ca:	0092      	lsls	r2, r2, #2
 80031cc:	4093      	lsls	r3, r2
 80031ce:	69ba      	ldr	r2, [r7, #24]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031d4:	4935      	ldr	r1, [pc, #212]	; (80032ac <HAL_GPIO_Init+0x2ec>)
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	089b      	lsrs	r3, r3, #2
 80031da:	3302      	adds	r3, #2
 80031dc:	69ba      	ldr	r2, [r7, #24]
 80031de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031e2:	4b38      	ldr	r3, [pc, #224]	; (80032c4 <HAL_GPIO_Init+0x304>)
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	43db      	mvns	r3, r3
 80031ec:	69ba      	ldr	r2, [r7, #24]
 80031ee:	4013      	ands	r3, r2
 80031f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d003      	beq.n	8003206 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80031fe:	69ba      	ldr	r2, [r7, #24]
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	4313      	orrs	r3, r2
 8003204:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003206:	4a2f      	ldr	r2, [pc, #188]	; (80032c4 <HAL_GPIO_Init+0x304>)
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800320c:	4b2d      	ldr	r3, [pc, #180]	; (80032c4 <HAL_GPIO_Init+0x304>)
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	43db      	mvns	r3, r3
 8003216:	69ba      	ldr	r2, [r7, #24]
 8003218:	4013      	ands	r3, r2
 800321a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003224:	2b00      	cmp	r3, #0
 8003226:	d003      	beq.n	8003230 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003228:	69ba      	ldr	r2, [r7, #24]
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	4313      	orrs	r3, r2
 800322e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003230:	4a24      	ldr	r2, [pc, #144]	; (80032c4 <HAL_GPIO_Init+0x304>)
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003236:	4b23      	ldr	r3, [pc, #140]	; (80032c4 <HAL_GPIO_Init+0x304>)
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	43db      	mvns	r3, r3
 8003240:	69ba      	ldr	r2, [r7, #24]
 8003242:	4013      	ands	r3, r2
 8003244:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d003      	beq.n	800325a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003252:	69ba      	ldr	r2, [r7, #24]
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	4313      	orrs	r3, r2
 8003258:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800325a:	4a1a      	ldr	r2, [pc, #104]	; (80032c4 <HAL_GPIO_Init+0x304>)
 800325c:	69bb      	ldr	r3, [r7, #24]
 800325e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003260:	4b18      	ldr	r3, [pc, #96]	; (80032c4 <HAL_GPIO_Init+0x304>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	43db      	mvns	r3, r3
 800326a:	69ba      	ldr	r2, [r7, #24]
 800326c:	4013      	ands	r3, r2
 800326e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d003      	beq.n	8003284 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800327c:	69ba      	ldr	r2, [r7, #24]
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	4313      	orrs	r3, r2
 8003282:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003284:	4a0f      	ldr	r2, [pc, #60]	; (80032c4 <HAL_GPIO_Init+0x304>)
 8003286:	69bb      	ldr	r3, [r7, #24]
 8003288:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	3301      	adds	r3, #1
 800328e:	61fb      	str	r3, [r7, #28]
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	2b0f      	cmp	r3, #15
 8003294:	f67f aea2 	bls.w	8002fdc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003298:	bf00      	nop
 800329a:	bf00      	nop
 800329c:	3724      	adds	r7, #36	; 0x24
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	40023800 	.word	0x40023800
 80032ac:	40013800 	.word	0x40013800
 80032b0:	40020000 	.word	0x40020000
 80032b4:	40020400 	.word	0x40020400
 80032b8:	40020800 	.word	0x40020800
 80032bc:	40020c00 	.word	0x40020c00
 80032c0:	40021000 	.word	0x40021000
 80032c4:	40013c00 	.word	0x40013c00

080032c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
 80032d0:	460b      	mov	r3, r1
 80032d2:	807b      	strh	r3, [r7, #2]
 80032d4:	4613      	mov	r3, r2
 80032d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032d8:	787b      	ldrb	r3, [r7, #1]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d003      	beq.n	80032e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032de:	887a      	ldrh	r2, [r7, #2]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032e4:	e003      	b.n	80032ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032e6:	887b      	ldrh	r3, [r7, #2]
 80032e8:	041a      	lsls	r2, r3, #16
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	619a      	str	r2, [r3, #24]
}
 80032ee:	bf00      	nop
 80032f0:	370c      	adds	r7, #12
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr

080032fa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80032fa:	b480      	push	{r7}
 80032fc:	b085      	sub	sp, #20
 80032fe:	af00      	add	r7, sp, #0
 8003300:	6078      	str	r0, [r7, #4]
 8003302:	460b      	mov	r3, r1
 8003304:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	695b      	ldr	r3, [r3, #20]
 800330a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800330c:	887a      	ldrh	r2, [r7, #2]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	4013      	ands	r3, r2
 8003312:	041a      	lsls	r2, r3, #16
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	43d9      	mvns	r1, r3
 8003318:	887b      	ldrh	r3, [r7, #2]
 800331a:	400b      	ands	r3, r1
 800331c:	431a      	orrs	r2, r3
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	619a      	str	r2, [r3, #24]
}
 8003322:	bf00      	nop
 8003324:	3714      	adds	r7, #20
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr

0800332e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800332e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003330:	b08f      	sub	sp, #60	; 0x3c
 8003332:	af0a      	add	r7, sp, #40	; 0x28
 8003334:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d101      	bne.n	8003340 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e10f      	b.n	8003560 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800334c:	b2db      	uxtb	r3, r3
 800334e:	2b00      	cmp	r3, #0
 8003350:	d106      	bne.n	8003360 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f00a fd12 	bl	800dd84 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2203      	movs	r2, #3
 8003364:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800336c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003370:	2b00      	cmp	r3, #0
 8003372:	d102      	bne.n	800337a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2200      	movs	r2, #0
 8003378:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4618      	mov	r0, r3
 8003380:	f002 fe0f 	bl	8005fa2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	603b      	str	r3, [r7, #0]
 800338a:	687e      	ldr	r6, [r7, #4]
 800338c:	466d      	mov	r5, sp
 800338e:	f106 0410 	add.w	r4, r6, #16
 8003392:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003394:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003396:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003398:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800339a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800339e:	e885 0003 	stmia.w	r5, {r0, r1}
 80033a2:	1d33      	adds	r3, r6, #4
 80033a4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80033a6:	6838      	ldr	r0, [r7, #0]
 80033a8:	f002 fce6 	bl	8005d78 <USB_CoreInit>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d005      	beq.n	80033be <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2202      	movs	r2, #2
 80033b6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e0d0      	b.n	8003560 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2100      	movs	r1, #0
 80033c4:	4618      	mov	r0, r3
 80033c6:	f002 fdfd 	bl	8005fc4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033ca:	2300      	movs	r3, #0
 80033cc:	73fb      	strb	r3, [r7, #15]
 80033ce:	e04a      	b.n	8003466 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80033d0:	7bfa      	ldrb	r2, [r7, #15]
 80033d2:	6879      	ldr	r1, [r7, #4]
 80033d4:	4613      	mov	r3, r2
 80033d6:	00db      	lsls	r3, r3, #3
 80033d8:	4413      	add	r3, r2
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	440b      	add	r3, r1
 80033de:	333d      	adds	r3, #61	; 0x3d
 80033e0:	2201      	movs	r2, #1
 80033e2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80033e4:	7bfa      	ldrb	r2, [r7, #15]
 80033e6:	6879      	ldr	r1, [r7, #4]
 80033e8:	4613      	mov	r3, r2
 80033ea:	00db      	lsls	r3, r3, #3
 80033ec:	4413      	add	r3, r2
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	440b      	add	r3, r1
 80033f2:	333c      	adds	r3, #60	; 0x3c
 80033f4:	7bfa      	ldrb	r2, [r7, #15]
 80033f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80033f8:	7bfa      	ldrb	r2, [r7, #15]
 80033fa:	7bfb      	ldrb	r3, [r7, #15]
 80033fc:	b298      	uxth	r0, r3
 80033fe:	6879      	ldr	r1, [r7, #4]
 8003400:	4613      	mov	r3, r2
 8003402:	00db      	lsls	r3, r3, #3
 8003404:	4413      	add	r3, r2
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	440b      	add	r3, r1
 800340a:	3344      	adds	r3, #68	; 0x44
 800340c:	4602      	mov	r2, r0
 800340e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003410:	7bfa      	ldrb	r2, [r7, #15]
 8003412:	6879      	ldr	r1, [r7, #4]
 8003414:	4613      	mov	r3, r2
 8003416:	00db      	lsls	r3, r3, #3
 8003418:	4413      	add	r3, r2
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	440b      	add	r3, r1
 800341e:	3340      	adds	r3, #64	; 0x40
 8003420:	2200      	movs	r2, #0
 8003422:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003424:	7bfa      	ldrb	r2, [r7, #15]
 8003426:	6879      	ldr	r1, [r7, #4]
 8003428:	4613      	mov	r3, r2
 800342a:	00db      	lsls	r3, r3, #3
 800342c:	4413      	add	r3, r2
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	440b      	add	r3, r1
 8003432:	3348      	adds	r3, #72	; 0x48
 8003434:	2200      	movs	r2, #0
 8003436:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003438:	7bfa      	ldrb	r2, [r7, #15]
 800343a:	6879      	ldr	r1, [r7, #4]
 800343c:	4613      	mov	r3, r2
 800343e:	00db      	lsls	r3, r3, #3
 8003440:	4413      	add	r3, r2
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	440b      	add	r3, r1
 8003446:	334c      	adds	r3, #76	; 0x4c
 8003448:	2200      	movs	r2, #0
 800344a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800344c:	7bfa      	ldrb	r2, [r7, #15]
 800344e:	6879      	ldr	r1, [r7, #4]
 8003450:	4613      	mov	r3, r2
 8003452:	00db      	lsls	r3, r3, #3
 8003454:	4413      	add	r3, r2
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	440b      	add	r3, r1
 800345a:	3354      	adds	r3, #84	; 0x54
 800345c:	2200      	movs	r2, #0
 800345e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003460:	7bfb      	ldrb	r3, [r7, #15]
 8003462:	3301      	adds	r3, #1
 8003464:	73fb      	strb	r3, [r7, #15]
 8003466:	7bfa      	ldrb	r2, [r7, #15]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	429a      	cmp	r2, r3
 800346e:	d3af      	bcc.n	80033d0 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003470:	2300      	movs	r3, #0
 8003472:	73fb      	strb	r3, [r7, #15]
 8003474:	e044      	b.n	8003500 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003476:	7bfa      	ldrb	r2, [r7, #15]
 8003478:	6879      	ldr	r1, [r7, #4]
 800347a:	4613      	mov	r3, r2
 800347c:	00db      	lsls	r3, r3, #3
 800347e:	4413      	add	r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	440b      	add	r3, r1
 8003484:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003488:	2200      	movs	r2, #0
 800348a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800348c:	7bfa      	ldrb	r2, [r7, #15]
 800348e:	6879      	ldr	r1, [r7, #4]
 8003490:	4613      	mov	r3, r2
 8003492:	00db      	lsls	r3, r3, #3
 8003494:	4413      	add	r3, r2
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	440b      	add	r3, r1
 800349a:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800349e:	7bfa      	ldrb	r2, [r7, #15]
 80034a0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80034a2:	7bfa      	ldrb	r2, [r7, #15]
 80034a4:	6879      	ldr	r1, [r7, #4]
 80034a6:	4613      	mov	r3, r2
 80034a8:	00db      	lsls	r3, r3, #3
 80034aa:	4413      	add	r3, r2
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	440b      	add	r3, r1
 80034b0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80034b4:	2200      	movs	r2, #0
 80034b6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80034b8:	7bfa      	ldrb	r2, [r7, #15]
 80034ba:	6879      	ldr	r1, [r7, #4]
 80034bc:	4613      	mov	r3, r2
 80034be:	00db      	lsls	r3, r3, #3
 80034c0:	4413      	add	r3, r2
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	440b      	add	r3, r1
 80034c6:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80034ca:	2200      	movs	r2, #0
 80034cc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80034ce:	7bfa      	ldrb	r2, [r7, #15]
 80034d0:	6879      	ldr	r1, [r7, #4]
 80034d2:	4613      	mov	r3, r2
 80034d4:	00db      	lsls	r3, r3, #3
 80034d6:	4413      	add	r3, r2
 80034d8:	009b      	lsls	r3, r3, #2
 80034da:	440b      	add	r3, r1
 80034dc:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80034e0:	2200      	movs	r2, #0
 80034e2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80034e4:	7bfa      	ldrb	r2, [r7, #15]
 80034e6:	6879      	ldr	r1, [r7, #4]
 80034e8:	4613      	mov	r3, r2
 80034ea:	00db      	lsls	r3, r3, #3
 80034ec:	4413      	add	r3, r2
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	440b      	add	r3, r1
 80034f2:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80034f6:	2200      	movs	r2, #0
 80034f8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034fa:	7bfb      	ldrb	r3, [r7, #15]
 80034fc:	3301      	adds	r3, #1
 80034fe:	73fb      	strb	r3, [r7, #15]
 8003500:	7bfa      	ldrb	r2, [r7, #15]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	429a      	cmp	r2, r3
 8003508:	d3b5      	bcc.n	8003476 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	603b      	str	r3, [r7, #0]
 8003510:	687e      	ldr	r6, [r7, #4]
 8003512:	466d      	mov	r5, sp
 8003514:	f106 0410 	add.w	r4, r6, #16
 8003518:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800351a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800351c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800351e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003520:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003524:	e885 0003 	stmia.w	r5, {r0, r1}
 8003528:	1d33      	adds	r3, r6, #4
 800352a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800352c:	6838      	ldr	r0, [r7, #0]
 800352e:	f002 fd95 	bl	800605c <USB_DevInit>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d005      	beq.n	8003544 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2202      	movs	r2, #2
 800353c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e00d      	b.n	8003560 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2200      	movs	r2, #0
 8003548:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2201      	movs	r2, #1
 8003550:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4618      	mov	r0, r3
 800355a:	f003 fee4 	bl	8007326 <USB_DevDisconnect>

  return HAL_OK;
 800355e:	2300      	movs	r3, #0
}
 8003560:	4618      	mov	r0, r3
 8003562:	3714      	adds	r7, #20
 8003564:	46bd      	mov	sp, r7
 8003566:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003568 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800357c:	2b01      	cmp	r3, #1
 800357e:	d101      	bne.n	8003584 <HAL_PCD_Start+0x1c>
 8003580:	2302      	movs	r3, #2
 8003582:	e020      	b.n	80035c6 <HAL_PCD_Start+0x5e>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003590:	2b01      	cmp	r3, #1
 8003592:	d109      	bne.n	80035a8 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003598:	2b01      	cmp	r3, #1
 800359a:	d005      	beq.n	80035a8 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035a0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4618      	mov	r0, r3
 80035ae:	f002 fce7 	bl	8005f80 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4618      	mov	r0, r3
 80035b8:	f003 fe94 	bl	80072e4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80035c4:	2300      	movs	r3, #0
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3710      	adds	r7, #16
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}

080035ce <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80035ce:	b590      	push	{r4, r7, lr}
 80035d0:	b08d      	sub	sp, #52	; 0x34
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035dc:	6a3b      	ldr	r3, [r7, #32]
 80035de:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4618      	mov	r0, r3
 80035e6:	f003 ff52 	bl	800748e <USB_GetMode>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	f040 848a 	bne.w	8003f06 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4618      	mov	r0, r3
 80035f8:	f003 feb6 	bl	8007368 <USB_ReadInterrupts>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	f000 8480 	beq.w	8003f04 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	0a1b      	lsrs	r3, r3, #8
 800360e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4618      	mov	r0, r3
 800361e:	f003 fea3 	bl	8007368 <USB_ReadInterrupts>
 8003622:	4603      	mov	r3, r0
 8003624:	f003 0302 	and.w	r3, r3, #2
 8003628:	2b02      	cmp	r3, #2
 800362a:	d107      	bne.n	800363c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	695a      	ldr	r2, [r3, #20]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f002 0202 	and.w	r2, r2, #2
 800363a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4618      	mov	r0, r3
 8003642:	f003 fe91 	bl	8007368 <USB_ReadInterrupts>
 8003646:	4603      	mov	r3, r0
 8003648:	f003 0310 	and.w	r3, r3, #16
 800364c:	2b10      	cmp	r3, #16
 800364e:	d161      	bne.n	8003714 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	699a      	ldr	r2, [r3, #24]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f022 0210 	bic.w	r2, r2, #16
 800365e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003660:	6a3b      	ldr	r3, [r7, #32]
 8003662:	6a1b      	ldr	r3, [r3, #32]
 8003664:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003666:	69bb      	ldr	r3, [r7, #24]
 8003668:	f003 020f 	and.w	r2, r3, #15
 800366c:	4613      	mov	r3, r2
 800366e:	00db      	lsls	r3, r3, #3
 8003670:	4413      	add	r3, r2
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003678:	687a      	ldr	r2, [r7, #4]
 800367a:	4413      	add	r3, r2
 800367c:	3304      	adds	r3, #4
 800367e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003680:	69bb      	ldr	r3, [r7, #24]
 8003682:	0c5b      	lsrs	r3, r3, #17
 8003684:	f003 030f 	and.w	r3, r3, #15
 8003688:	2b02      	cmp	r3, #2
 800368a:	d124      	bne.n	80036d6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003692:	4013      	ands	r3, r2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d035      	beq.n	8003704 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800369c:	69bb      	ldr	r3, [r7, #24]
 800369e:	091b      	lsrs	r3, r3, #4
 80036a0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80036a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	461a      	mov	r2, r3
 80036aa:	6a38      	ldr	r0, [r7, #32]
 80036ac:	f003 fcc8 	bl	8007040 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	691a      	ldr	r2, [r3, #16]
 80036b4:	69bb      	ldr	r3, [r7, #24]
 80036b6:	091b      	lsrs	r3, r3, #4
 80036b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80036bc:	441a      	add	r2, r3
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	6a1a      	ldr	r2, [r3, #32]
 80036c6:	69bb      	ldr	r3, [r7, #24]
 80036c8:	091b      	lsrs	r3, r3, #4
 80036ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80036ce:	441a      	add	r2, r3
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	621a      	str	r2, [r3, #32]
 80036d4:	e016      	b.n	8003704 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80036d6:	69bb      	ldr	r3, [r7, #24]
 80036d8:	0c5b      	lsrs	r3, r3, #17
 80036da:	f003 030f 	and.w	r3, r3, #15
 80036de:	2b06      	cmp	r3, #6
 80036e0:	d110      	bne.n	8003704 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80036e8:	2208      	movs	r2, #8
 80036ea:	4619      	mov	r1, r3
 80036ec:	6a38      	ldr	r0, [r7, #32]
 80036ee:	f003 fca7 	bl	8007040 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	6a1a      	ldr	r2, [r3, #32]
 80036f6:	69bb      	ldr	r3, [r7, #24]
 80036f8:	091b      	lsrs	r3, r3, #4
 80036fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80036fe:	441a      	add	r2, r3
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	699a      	ldr	r2, [r3, #24]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f042 0210 	orr.w	r2, r2, #16
 8003712:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4618      	mov	r0, r3
 800371a:	f003 fe25 	bl	8007368 <USB_ReadInterrupts>
 800371e:	4603      	mov	r3, r0
 8003720:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003724:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003728:	f040 80a7 	bne.w	800387a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800372c:	2300      	movs	r3, #0
 800372e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4618      	mov	r0, r3
 8003736:	f003 fe2a 	bl	800738e <USB_ReadDevAllOutEpInterrupt>
 800373a:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800373c:	e099      	b.n	8003872 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800373e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003740:	f003 0301 	and.w	r3, r3, #1
 8003744:	2b00      	cmp	r3, #0
 8003746:	f000 808e 	beq.w	8003866 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003750:	b2d2      	uxtb	r2, r2
 8003752:	4611      	mov	r1, r2
 8003754:	4618      	mov	r0, r3
 8003756:	f003 fe4e 	bl	80073f6 <USB_ReadDevOutEPInterrupt>
 800375a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	f003 0301 	and.w	r3, r3, #1
 8003762:	2b00      	cmp	r3, #0
 8003764:	d00c      	beq.n	8003780 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003768:	015a      	lsls	r2, r3, #5
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	4413      	add	r3, r2
 800376e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003772:	461a      	mov	r2, r3
 8003774:	2301      	movs	r3, #1
 8003776:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003778:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f000 fec2 	bl	8004504 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	f003 0308 	and.w	r3, r3, #8
 8003786:	2b00      	cmp	r3, #0
 8003788:	d00c      	beq.n	80037a4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800378a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800378c:	015a      	lsls	r2, r3, #5
 800378e:	69fb      	ldr	r3, [r7, #28]
 8003790:	4413      	add	r3, r2
 8003792:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003796:	461a      	mov	r2, r3
 8003798:	2308      	movs	r3, #8
 800379a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800379c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f000 ff98 	bl	80046d4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	f003 0310 	and.w	r3, r3, #16
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d008      	beq.n	80037c0 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80037ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b0:	015a      	lsls	r2, r3, #5
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	4413      	add	r3, r2
 80037b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80037ba:	461a      	mov	r2, r3
 80037bc:	2310      	movs	r3, #16
 80037be:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d030      	beq.n	800382c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80037ca:	6a3b      	ldr	r3, [r7, #32]
 80037cc:	695b      	ldr	r3, [r3, #20]
 80037ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037d2:	2b80      	cmp	r3, #128	; 0x80
 80037d4:	d109      	bne.n	80037ea <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	69fa      	ldr	r2, [r7, #28]
 80037e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80037e4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80037e8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80037ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037ec:	4613      	mov	r3, r2
 80037ee:	00db      	lsls	r3, r3, #3
 80037f0:	4413      	add	r3, r2
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	4413      	add	r3, r2
 80037fc:	3304      	adds	r3, #4
 80037fe:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	78db      	ldrb	r3, [r3, #3]
 8003804:	2b01      	cmp	r3, #1
 8003806:	d108      	bne.n	800381a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	2200      	movs	r2, #0
 800380c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800380e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003810:	b2db      	uxtb	r3, r3
 8003812:	4619      	mov	r1, r3
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	f00a fbbb 	bl	800df90 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800381a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800381c:	015a      	lsls	r2, r3, #5
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	4413      	add	r3, r2
 8003822:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003826:	461a      	mov	r2, r3
 8003828:	2302      	movs	r3, #2
 800382a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	f003 0320 	and.w	r3, r3, #32
 8003832:	2b00      	cmp	r3, #0
 8003834:	d008      	beq.n	8003848 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003838:	015a      	lsls	r2, r3, #5
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	4413      	add	r3, r2
 800383e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003842:	461a      	mov	r2, r3
 8003844:	2320      	movs	r3, #32
 8003846:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800384e:	2b00      	cmp	r3, #0
 8003850:	d009      	beq.n	8003866 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003854:	015a      	lsls	r2, r3, #5
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	4413      	add	r3, r2
 800385a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800385e:	461a      	mov	r2, r3
 8003860:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003864:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003868:	3301      	adds	r3, #1
 800386a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800386c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800386e:	085b      	lsrs	r3, r3, #1
 8003870:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003874:	2b00      	cmp	r3, #0
 8003876:	f47f af62 	bne.w	800373e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4618      	mov	r0, r3
 8003880:	f003 fd72 	bl	8007368 <USB_ReadInterrupts>
 8003884:	4603      	mov	r3, r0
 8003886:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800388a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800388e:	f040 80db 	bne.w	8003a48 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4618      	mov	r0, r3
 8003898:	f003 fd93 	bl	80073c2 <USB_ReadDevAllInEpInterrupt>
 800389c:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800389e:	2300      	movs	r3, #0
 80038a0:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80038a2:	e0cd      	b.n	8003a40 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80038a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038a6:	f003 0301 	and.w	r3, r3, #1
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	f000 80c2 	beq.w	8003a34 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038b6:	b2d2      	uxtb	r2, r2
 80038b8:	4611      	mov	r1, r2
 80038ba:	4618      	mov	r0, r3
 80038bc:	f003 fdb9 	bl	8007432 <USB_ReadDevInEPInterrupt>
 80038c0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	f003 0301 	and.w	r3, r3, #1
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d057      	beq.n	800397c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80038cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ce:	f003 030f 	and.w	r3, r3, #15
 80038d2:	2201      	movs	r2, #1
 80038d4:	fa02 f303 	lsl.w	r3, r2, r3
 80038d8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	43db      	mvns	r3, r3
 80038e6:	69f9      	ldr	r1, [r7, #28]
 80038e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80038ec:	4013      	ands	r3, r2
 80038ee:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80038f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f2:	015a      	lsls	r2, r3, #5
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	4413      	add	r3, r2
 80038f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80038fc:	461a      	mov	r2, r3
 80038fe:	2301      	movs	r3, #1
 8003900:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	691b      	ldr	r3, [r3, #16]
 8003906:	2b01      	cmp	r3, #1
 8003908:	d132      	bne.n	8003970 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800390a:	6879      	ldr	r1, [r7, #4]
 800390c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800390e:	4613      	mov	r3, r2
 8003910:	00db      	lsls	r3, r3, #3
 8003912:	4413      	add	r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	440b      	add	r3, r1
 8003918:	334c      	adds	r3, #76	; 0x4c
 800391a:	6819      	ldr	r1, [r3, #0]
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003920:	4613      	mov	r3, r2
 8003922:	00db      	lsls	r3, r3, #3
 8003924:	4413      	add	r3, r2
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	4403      	add	r3, r0
 800392a:	3348      	adds	r3, #72	; 0x48
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4419      	add	r1, r3
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003934:	4613      	mov	r3, r2
 8003936:	00db      	lsls	r3, r3, #3
 8003938:	4413      	add	r3, r2
 800393a:	009b      	lsls	r3, r3, #2
 800393c:	4403      	add	r3, r0
 800393e:	334c      	adds	r3, #76	; 0x4c
 8003940:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003944:	2b00      	cmp	r3, #0
 8003946:	d113      	bne.n	8003970 <HAL_PCD_IRQHandler+0x3a2>
 8003948:	6879      	ldr	r1, [r7, #4]
 800394a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800394c:	4613      	mov	r3, r2
 800394e:	00db      	lsls	r3, r3, #3
 8003950:	4413      	add	r3, r2
 8003952:	009b      	lsls	r3, r3, #2
 8003954:	440b      	add	r3, r1
 8003956:	3354      	adds	r3, #84	; 0x54
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d108      	bne.n	8003970 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6818      	ldr	r0, [r3, #0]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003968:	461a      	mov	r2, r3
 800396a:	2101      	movs	r1, #1
 800396c:	f003 fdc0 	bl	80074f0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003972:	b2db      	uxtb	r3, r3
 8003974:	4619      	mov	r1, r3
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f00a fa85 	bl	800de86 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	f003 0308 	and.w	r3, r3, #8
 8003982:	2b00      	cmp	r3, #0
 8003984:	d008      	beq.n	8003998 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003988:	015a      	lsls	r2, r3, #5
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	4413      	add	r3, r2
 800398e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003992:	461a      	mov	r2, r3
 8003994:	2308      	movs	r3, #8
 8003996:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	f003 0310 	and.w	r3, r3, #16
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d008      	beq.n	80039b4 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80039a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a4:	015a      	lsls	r2, r3, #5
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	4413      	add	r3, r2
 80039aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039ae:	461a      	mov	r2, r3
 80039b0:	2310      	movs	r3, #16
 80039b2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d008      	beq.n	80039d0 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80039be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c0:	015a      	lsls	r2, r3, #5
 80039c2:	69fb      	ldr	r3, [r7, #28]
 80039c4:	4413      	add	r3, r2
 80039c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039ca:	461a      	mov	r2, r3
 80039cc:	2340      	movs	r3, #64	; 0x40
 80039ce:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	f003 0302 	and.w	r3, r3, #2
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d023      	beq.n	8003a22 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80039da:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80039dc:	6a38      	ldr	r0, [r7, #32]
 80039de:	f002 fca1 	bl	8006324 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80039e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039e4:	4613      	mov	r3, r2
 80039e6:	00db      	lsls	r3, r3, #3
 80039e8:	4413      	add	r3, r2
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	3338      	adds	r3, #56	; 0x38
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	4413      	add	r3, r2
 80039f2:	3304      	adds	r3, #4
 80039f4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	78db      	ldrb	r3, [r3, #3]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d108      	bne.n	8003a10 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	2200      	movs	r2, #0
 8003a02:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	4619      	mov	r1, r3
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f00a fad2 	bl	800dfb4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a12:	015a      	lsls	r2, r3, #5
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	4413      	add	r3, r2
 8003a18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a1c:	461a      	mov	r2, r3
 8003a1e:	2302      	movs	r3, #2
 8003a20:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d003      	beq.n	8003a34 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003a2c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f000 fcdb 	bl	80043ea <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a36:	3301      	adds	r3, #1
 8003a38:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a3c:	085b      	lsrs	r3, r3, #1
 8003a3e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003a40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	f47f af2e 	bne.w	80038a4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f003 fc8b 	bl	8007368 <USB_ReadInterrupts>
 8003a52:	4603      	mov	r3, r0
 8003a54:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003a58:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003a5c:	d122      	bne.n	8003aa4 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	69fa      	ldr	r2, [r7, #28]
 8003a68:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a6c:	f023 0301 	bic.w	r3, r3, #1
 8003a70:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d108      	bne.n	8003a8e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003a84:	2100      	movs	r1, #0
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f000 fec2 	bl	8004810 <HAL_PCDEx_LPM_Callback>
 8003a8c:	e002      	b.n	8003a94 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f00a fa70 	bl	800df74 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	695a      	ldr	r2, [r3, #20]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003aa2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f003 fc5d 	bl	8007368 <USB_ReadInterrupts>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ab4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ab8:	d112      	bne.n	8003ae0 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	f003 0301 	and.w	r3, r3, #1
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d102      	bne.n	8003ad0 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f00a fa2c 	bl	800df28 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	695a      	ldr	r2, [r3, #20]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003ade:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f003 fc3f 	bl	8007368 <USB_ReadInterrupts>
 8003aea:	4603      	mov	r3, r0
 8003aec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003af0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003af4:	f040 80b7 	bne.w	8003c66 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	69fa      	ldr	r2, [r7, #28]
 8003b02:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b06:	f023 0301 	bic.w	r3, r3, #1
 8003b0a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2110      	movs	r1, #16
 8003b12:	4618      	mov	r0, r3
 8003b14:	f002 fc06 	bl	8006324 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b18:	2300      	movs	r3, #0
 8003b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b1c:	e046      	b.n	8003bac <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b20:	015a      	lsls	r2, r3, #5
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	4413      	add	r3, r2
 8003b26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003b30:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b34:	015a      	lsls	r2, r3, #5
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	4413      	add	r3, r2
 8003b3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b42:	0151      	lsls	r1, r2, #5
 8003b44:	69fa      	ldr	r2, [r7, #28]
 8003b46:	440a      	add	r2, r1
 8003b48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003b4c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003b50:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b54:	015a      	lsls	r2, r3, #5
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	4413      	add	r3, r2
 8003b5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b5e:	461a      	mov	r2, r3
 8003b60:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003b64:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b68:	015a      	lsls	r2, r3, #5
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	4413      	add	r3, r2
 8003b6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b76:	0151      	lsls	r1, r2, #5
 8003b78:	69fa      	ldr	r2, [r7, #28]
 8003b7a:	440a      	add	r2, r1
 8003b7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003b80:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003b84:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b88:	015a      	lsls	r2, r3, #5
 8003b8a:	69fb      	ldr	r3, [r7, #28]
 8003b8c:	4413      	add	r3, r2
 8003b8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b96:	0151      	lsls	r1, r2, #5
 8003b98:	69fa      	ldr	r2, [r7, #28]
 8003b9a:	440a      	add	r2, r1
 8003b9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003ba0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003ba4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ba8:	3301      	adds	r3, #1
 8003baa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d3b3      	bcc.n	8003b1e <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003bb6:	69fb      	ldr	r3, [r7, #28]
 8003bb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bbc:	69db      	ldr	r3, [r3, #28]
 8003bbe:	69fa      	ldr	r2, [r7, #28]
 8003bc0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003bc4:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003bc8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d016      	beq.n	8003c00 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003bdc:	69fa      	ldr	r2, [r7, #28]
 8003bde:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003be2:	f043 030b 	orr.w	r3, r3, #11
 8003be6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bf2:	69fa      	ldr	r2, [r7, #28]
 8003bf4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003bf8:	f043 030b 	orr.w	r3, r3, #11
 8003bfc:	6453      	str	r3, [r2, #68]	; 0x44
 8003bfe:	e015      	b.n	8003c2c <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003c00:	69fb      	ldr	r3, [r7, #28]
 8003c02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c06:	695b      	ldr	r3, [r3, #20]
 8003c08:	69fa      	ldr	r2, [r7, #28]
 8003c0a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c0e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003c12:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003c16:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c1e:	691b      	ldr	r3, [r3, #16]
 8003c20:	69fa      	ldr	r2, [r7, #28]
 8003c22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c26:	f043 030b 	orr.w	r3, r3, #11
 8003c2a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	69fa      	ldr	r2, [r7, #28]
 8003c36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c3a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003c3e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6818      	ldr	r0, [r3, #0]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	691b      	ldr	r3, [r3, #16]
 8003c48:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003c50:	461a      	mov	r2, r3
 8003c52:	f003 fc4d 	bl	80074f0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	695a      	ldr	r2, [r3, #20]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003c64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f003 fb7c 	bl	8007368 <USB_ReadInterrupts>
 8003c70:	4603      	mov	r3, r0
 8003c72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c7a:	d124      	bne.n	8003cc6 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4618      	mov	r0, r3
 8003c82:	f003 fc12 	bl	80074aa <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f002 fbc7 	bl	800641e <USB_GetDevSpeed>
 8003c90:	4603      	mov	r3, r0
 8003c92:	461a      	mov	r2, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681c      	ldr	r4, [r3, #0]
 8003c9c:	f001 f9e8 	bl	8005070 <HAL_RCC_GetHCLKFreq>
 8003ca0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	461a      	mov	r2, r3
 8003caa:	4620      	mov	r0, r4
 8003cac:	f002 f8c6 	bl	8005e3c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003cb0:	6878      	ldr	r0, [r7, #4]
 8003cb2:	f00a f910 	bl	800ded6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	695a      	ldr	r2, [r3, #20]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003cc4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f003 fb4c 	bl	8007368 <USB_ReadInterrupts>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	f003 0308 	and.w	r3, r3, #8
 8003cd6:	2b08      	cmp	r3, #8
 8003cd8:	d10a      	bne.n	8003cf0 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f00a f8ed 	bl	800deba <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	695a      	ldr	r2, [r3, #20]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f002 0208 	and.w	r2, r2, #8
 8003cee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f003 fb37 	bl	8007368 <USB_ReadInterrupts>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d00:	2b80      	cmp	r3, #128	; 0x80
 8003d02:	d122      	bne.n	8003d4a <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003d04:	6a3b      	ldr	r3, [r7, #32]
 8003d06:	699b      	ldr	r3, [r3, #24]
 8003d08:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d0c:	6a3b      	ldr	r3, [r7, #32]
 8003d0e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d10:	2301      	movs	r3, #1
 8003d12:	627b      	str	r3, [r7, #36]	; 0x24
 8003d14:	e014      	b.n	8003d40 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003d16:	6879      	ldr	r1, [r7, #4]
 8003d18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	00db      	lsls	r3, r3, #3
 8003d1e:	4413      	add	r3, r2
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	440b      	add	r3, r1
 8003d24:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d105      	bne.n	8003d3a <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	4619      	mov	r1, r3
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f000 fb27 	bl	8004388 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	627b      	str	r3, [r7, #36]	; 0x24
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d46:	429a      	cmp	r2, r3
 8003d48:	d3e5      	bcc.n	8003d16 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f003 fb0a 	bl	8007368 <USB_ReadInterrupts>
 8003d54:	4603      	mov	r3, r0
 8003d56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d5e:	d13b      	bne.n	8003dd8 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d60:	2301      	movs	r3, #1
 8003d62:	627b      	str	r3, [r7, #36]	; 0x24
 8003d64:	e02b      	b.n	8003dbe <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d68:	015a      	lsls	r2, r3, #5
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	4413      	add	r3, r2
 8003d6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003d76:	6879      	ldr	r1, [r7, #4]
 8003d78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d7a:	4613      	mov	r3, r2
 8003d7c:	00db      	lsls	r3, r3, #3
 8003d7e:	4413      	add	r3, r2
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	440b      	add	r3, r1
 8003d84:	3340      	adds	r3, #64	; 0x40
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d115      	bne.n	8003db8 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003d8c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	da12      	bge.n	8003db8 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003d92:	6879      	ldr	r1, [r7, #4]
 8003d94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d96:	4613      	mov	r3, r2
 8003d98:	00db      	lsls	r3, r3, #3
 8003d9a:	4413      	add	r3, r2
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	440b      	add	r3, r1
 8003da0:	333f      	adds	r3, #63	; 0x3f
 8003da2:	2201      	movs	r2, #1
 8003da4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	4619      	mov	r1, r3
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f000 fae8 	bl	8004388 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dba:	3301      	adds	r3, #1
 8003dbc:	627b      	str	r3, [r7, #36]	; 0x24
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d3ce      	bcc.n	8003d66 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	695a      	ldr	r2, [r3, #20]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003dd6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f003 fac3 	bl	8007368 <USB_ReadInterrupts>
 8003de2:	4603      	mov	r3, r0
 8003de4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003de8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003dec:	d155      	bne.n	8003e9a <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003dee:	2301      	movs	r3, #1
 8003df0:	627b      	str	r3, [r7, #36]	; 0x24
 8003df2:	e045      	b.n	8003e80 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df6:	015a      	lsls	r2, r3, #5
 8003df8:	69fb      	ldr	r3, [r7, #28]
 8003dfa:	4413      	add	r3, r2
 8003dfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e04:	6879      	ldr	r1, [r7, #4]
 8003e06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e08:	4613      	mov	r3, r2
 8003e0a:	00db      	lsls	r3, r3, #3
 8003e0c:	4413      	add	r3, r2
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	440b      	add	r3, r1
 8003e12:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003e16:	781b      	ldrb	r3, [r3, #0]
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d12e      	bne.n	8003e7a <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003e1c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	da2b      	bge.n	8003e7a <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003e22:	69bb      	ldr	r3, [r7, #24]
 8003e24:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003e2e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d121      	bne.n	8003e7a <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003e36:	6879      	ldr	r1, [r7, #4]
 8003e38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	00db      	lsls	r3, r3, #3
 8003e3e:	4413      	add	r3, r2
 8003e40:	009b      	lsls	r3, r3, #2
 8003e42:	440b      	add	r3, r1
 8003e44:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003e48:	2201      	movs	r2, #1
 8003e4a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003e4c:	6a3b      	ldr	r3, [r7, #32]
 8003e4e:	699b      	ldr	r3, [r3, #24]
 8003e50:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003e54:	6a3b      	ldr	r3, [r7, #32]
 8003e56:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003e58:	6a3b      	ldr	r3, [r7, #32]
 8003e5a:	695b      	ldr	r3, [r3, #20]
 8003e5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d10a      	bne.n	8003e7a <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	69fa      	ldr	r2, [r7, #28]
 8003e6e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e76:	6053      	str	r3, [r2, #4]
            break;
 8003e78:	e007      	b.n	8003e8a <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7c:	3301      	adds	r3, #1
 8003e7e:	627b      	str	r3, [r7, #36]	; 0x24
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d3b4      	bcc.n	8003df4 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	695a      	ldr	r2, [r3, #20]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003e98:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f003 fa62 	bl	8007368 <USB_ReadInterrupts>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003eae:	d10a      	bne.n	8003ec6 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f00a f891 	bl	800dfd8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	695a      	ldr	r2, [r3, #20]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003ec4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f003 fa4c 	bl	8007368 <USB_ReadInterrupts>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	f003 0304 	and.w	r3, r3, #4
 8003ed6:	2b04      	cmp	r3, #4
 8003ed8:	d115      	bne.n	8003f06 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003ee2:	69bb      	ldr	r3, [r7, #24]
 8003ee4:	f003 0304 	and.w	r3, r3, #4
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d002      	beq.n	8003ef2 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	f00a f881 	bl	800dff4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	6859      	ldr	r1, [r3, #4]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	69ba      	ldr	r2, [r7, #24]
 8003efe:	430a      	orrs	r2, r1
 8003f00:	605a      	str	r2, [r3, #4]
 8003f02:	e000      	b.n	8003f06 <HAL_PCD_IRQHandler+0x938>
      return;
 8003f04:	bf00      	nop
    }
  }
}
 8003f06:	3734      	adds	r7, #52	; 0x34
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd90      	pop	{r4, r7, pc}

08003f0c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b082      	sub	sp, #8
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	460b      	mov	r3, r1
 8003f16:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d101      	bne.n	8003f26 <HAL_PCD_SetAddress+0x1a>
 8003f22:	2302      	movs	r3, #2
 8003f24:	e013      	b.n	8003f4e <HAL_PCD_SetAddress+0x42>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2201      	movs	r2, #1
 8003f2a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	78fa      	ldrb	r2, [r7, #3]
 8003f32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	78fa      	ldrb	r2, [r7, #3]
 8003f3c:	4611      	mov	r1, r2
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f003 f9aa 	bl	8007298 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2200      	movs	r2, #0
 8003f48:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003f4c:	2300      	movs	r3, #0
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3708      	adds	r7, #8
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}

08003f56 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003f56:	b580      	push	{r7, lr}
 8003f58:	b084      	sub	sp, #16
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	6078      	str	r0, [r7, #4]
 8003f5e:	4608      	mov	r0, r1
 8003f60:	4611      	mov	r1, r2
 8003f62:	461a      	mov	r2, r3
 8003f64:	4603      	mov	r3, r0
 8003f66:	70fb      	strb	r3, [r7, #3]
 8003f68:	460b      	mov	r3, r1
 8003f6a:	803b      	strh	r3, [r7, #0]
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003f70:	2300      	movs	r3, #0
 8003f72:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003f74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	da0f      	bge.n	8003f9c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f7c:	78fb      	ldrb	r3, [r7, #3]
 8003f7e:	f003 020f 	and.w	r2, r3, #15
 8003f82:	4613      	mov	r3, r2
 8003f84:	00db      	lsls	r3, r3, #3
 8003f86:	4413      	add	r3, r2
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	3338      	adds	r3, #56	; 0x38
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	4413      	add	r3, r2
 8003f90:	3304      	adds	r3, #4
 8003f92:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2201      	movs	r2, #1
 8003f98:	705a      	strb	r2, [r3, #1]
 8003f9a:	e00f      	b.n	8003fbc <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f9c:	78fb      	ldrb	r3, [r7, #3]
 8003f9e:	f003 020f 	and.w	r2, r3, #15
 8003fa2:	4613      	mov	r3, r2
 8003fa4:	00db      	lsls	r3, r3, #3
 8003fa6:	4413      	add	r3, r2
 8003fa8:	009b      	lsls	r3, r3, #2
 8003faa:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003fae:	687a      	ldr	r2, [r7, #4]
 8003fb0:	4413      	add	r3, r2
 8003fb2:	3304      	adds	r3, #4
 8003fb4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003fbc:	78fb      	ldrb	r3, [r7, #3]
 8003fbe:	f003 030f 	and.w	r3, r3, #15
 8003fc2:	b2da      	uxtb	r2, r3
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003fc8:	883a      	ldrh	r2, [r7, #0]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	78ba      	ldrb	r2, [r7, #2]
 8003fd2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	785b      	ldrb	r3, [r3, #1]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d004      	beq.n	8003fe6 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	781b      	ldrb	r3, [r3, #0]
 8003fe0:	b29a      	uxth	r2, r3
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003fe6:	78bb      	ldrb	r3, [r7, #2]
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d102      	bne.n	8003ff2 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d101      	bne.n	8004000 <HAL_PCD_EP_Open+0xaa>
 8003ffc:	2302      	movs	r3, #2
 8003ffe:	e00e      	b.n	800401e <HAL_PCD_EP_Open+0xc8>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68f9      	ldr	r1, [r7, #12]
 800400e:	4618      	mov	r0, r3
 8004010:	f002 fa2a 	bl	8006468 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2200      	movs	r2, #0
 8004018:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800401c:	7afb      	ldrb	r3, [r7, #11]
}
 800401e:	4618      	mov	r0, r3
 8004020:	3710      	adds	r7, #16
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}

08004026 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004026:	b580      	push	{r7, lr}
 8004028:	b084      	sub	sp, #16
 800402a:	af00      	add	r7, sp, #0
 800402c:	6078      	str	r0, [r7, #4]
 800402e:	460b      	mov	r3, r1
 8004030:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004032:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004036:	2b00      	cmp	r3, #0
 8004038:	da0f      	bge.n	800405a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800403a:	78fb      	ldrb	r3, [r7, #3]
 800403c:	f003 020f 	and.w	r2, r3, #15
 8004040:	4613      	mov	r3, r2
 8004042:	00db      	lsls	r3, r3, #3
 8004044:	4413      	add	r3, r2
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	3338      	adds	r3, #56	; 0x38
 800404a:	687a      	ldr	r2, [r7, #4]
 800404c:	4413      	add	r3, r2
 800404e:	3304      	adds	r3, #4
 8004050:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2201      	movs	r2, #1
 8004056:	705a      	strb	r2, [r3, #1]
 8004058:	e00f      	b.n	800407a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800405a:	78fb      	ldrb	r3, [r7, #3]
 800405c:	f003 020f 	and.w	r2, r3, #15
 8004060:	4613      	mov	r3, r2
 8004062:	00db      	lsls	r3, r3, #3
 8004064:	4413      	add	r3, r2
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	4413      	add	r3, r2
 8004070:	3304      	adds	r3, #4
 8004072:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2200      	movs	r2, #0
 8004078:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800407a:	78fb      	ldrb	r3, [r7, #3]
 800407c:	f003 030f 	and.w	r3, r3, #15
 8004080:	b2da      	uxtb	r2, r3
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800408c:	2b01      	cmp	r3, #1
 800408e:	d101      	bne.n	8004094 <HAL_PCD_EP_Close+0x6e>
 8004090:	2302      	movs	r3, #2
 8004092:	e00e      	b.n	80040b2 <HAL_PCD_EP_Close+0x8c>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	68f9      	ldr	r1, [r7, #12]
 80040a2:	4618      	mov	r0, r3
 80040a4:	f002 fa68 	bl	8006578 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2200      	movs	r2, #0
 80040ac:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80040b0:	2300      	movs	r3, #0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3710      	adds	r7, #16
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}

080040ba <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80040ba:	b580      	push	{r7, lr}
 80040bc:	b086      	sub	sp, #24
 80040be:	af00      	add	r7, sp, #0
 80040c0:	60f8      	str	r0, [r7, #12]
 80040c2:	607a      	str	r2, [r7, #4]
 80040c4:	603b      	str	r3, [r7, #0]
 80040c6:	460b      	mov	r3, r1
 80040c8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80040ca:	7afb      	ldrb	r3, [r7, #11]
 80040cc:	f003 020f 	and.w	r2, r3, #15
 80040d0:	4613      	mov	r3, r2
 80040d2:	00db      	lsls	r3, r3, #3
 80040d4:	4413      	add	r3, r2
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80040dc:	68fa      	ldr	r2, [r7, #12]
 80040de:	4413      	add	r3, r2
 80040e0:	3304      	adds	r3, #4
 80040e2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	687a      	ldr	r2, [r7, #4]
 80040e8:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	683a      	ldr	r2, [r7, #0]
 80040ee:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	2200      	movs	r2, #0
 80040f4:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	2200      	movs	r2, #0
 80040fa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80040fc:	7afb      	ldrb	r3, [r7, #11]
 80040fe:	f003 030f 	and.w	r3, r3, #15
 8004102:	b2da      	uxtb	r2, r3
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	691b      	ldr	r3, [r3, #16]
 800410c:	2b01      	cmp	r3, #1
 800410e:	d102      	bne.n	8004116 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004110:	687a      	ldr	r2, [r7, #4]
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004116:	7afb      	ldrb	r3, [r7, #11]
 8004118:	f003 030f 	and.w	r3, r3, #15
 800411c:	2b00      	cmp	r3, #0
 800411e:	d109      	bne.n	8004134 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	6818      	ldr	r0, [r3, #0]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	691b      	ldr	r3, [r3, #16]
 8004128:	b2db      	uxtb	r3, r3
 800412a:	461a      	mov	r2, r3
 800412c:	6979      	ldr	r1, [r7, #20]
 800412e:	f002 fd47 	bl	8006bc0 <USB_EP0StartXfer>
 8004132:	e008      	b.n	8004146 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6818      	ldr	r0, [r3, #0]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	691b      	ldr	r3, [r3, #16]
 800413c:	b2db      	uxtb	r3, r3
 800413e:	461a      	mov	r2, r3
 8004140:	6979      	ldr	r1, [r7, #20]
 8004142:	f002 faf5 	bl	8006730 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004146:	2300      	movs	r3, #0
}
 8004148:	4618      	mov	r0, r3
 800414a:	3718      	adds	r7, #24
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}

08004150 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	460b      	mov	r3, r1
 800415a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800415c:	78fb      	ldrb	r3, [r7, #3]
 800415e:	f003 020f 	and.w	r2, r3, #15
 8004162:	6879      	ldr	r1, [r7, #4]
 8004164:	4613      	mov	r3, r2
 8004166:	00db      	lsls	r3, r3, #3
 8004168:	4413      	add	r3, r2
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	440b      	add	r3, r1
 800416e:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8004172:	681b      	ldr	r3, [r3, #0]
}
 8004174:	4618      	mov	r0, r3
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr

08004180 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b086      	sub	sp, #24
 8004184:	af00      	add	r7, sp, #0
 8004186:	60f8      	str	r0, [r7, #12]
 8004188:	607a      	str	r2, [r7, #4]
 800418a:	603b      	str	r3, [r7, #0]
 800418c:	460b      	mov	r3, r1
 800418e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004190:	7afb      	ldrb	r3, [r7, #11]
 8004192:	f003 020f 	and.w	r2, r3, #15
 8004196:	4613      	mov	r3, r2
 8004198:	00db      	lsls	r3, r3, #3
 800419a:	4413      	add	r3, r2
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	3338      	adds	r3, #56	; 0x38
 80041a0:	68fa      	ldr	r2, [r7, #12]
 80041a2:	4413      	add	r3, r2
 80041a4:	3304      	adds	r3, #4
 80041a6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	683a      	ldr	r2, [r7, #0]
 80041b2:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	2200      	movs	r2, #0
 80041b8:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	2201      	movs	r2, #1
 80041be:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041c0:	7afb      	ldrb	r3, [r7, #11]
 80041c2:	f003 030f 	and.w	r3, r3, #15
 80041c6:	b2da      	uxtb	r2, r3
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	691b      	ldr	r3, [r3, #16]
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d102      	bne.n	80041da <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80041da:	7afb      	ldrb	r3, [r7, #11]
 80041dc:	f003 030f 	and.w	r3, r3, #15
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d109      	bne.n	80041f8 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6818      	ldr	r0, [r3, #0]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	691b      	ldr	r3, [r3, #16]
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	461a      	mov	r2, r3
 80041f0:	6979      	ldr	r1, [r7, #20]
 80041f2:	f002 fce5 	bl	8006bc0 <USB_EP0StartXfer>
 80041f6:	e008      	b.n	800420a <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	6818      	ldr	r0, [r3, #0]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	691b      	ldr	r3, [r3, #16]
 8004200:	b2db      	uxtb	r3, r3
 8004202:	461a      	mov	r2, r3
 8004204:	6979      	ldr	r1, [r7, #20]
 8004206:	f002 fa93 	bl	8006730 <USB_EPStartXfer>
  }

  return HAL_OK;
 800420a:	2300      	movs	r3, #0
}
 800420c:	4618      	mov	r0, r3
 800420e:	3718      	adds	r7, #24
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}

08004214 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b084      	sub	sp, #16
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	460b      	mov	r3, r1
 800421e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004220:	78fb      	ldrb	r3, [r7, #3]
 8004222:	f003 020f 	and.w	r2, r3, #15
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	429a      	cmp	r2, r3
 800422c:	d901      	bls.n	8004232 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e050      	b.n	80042d4 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004232:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004236:	2b00      	cmp	r3, #0
 8004238:	da0f      	bge.n	800425a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800423a:	78fb      	ldrb	r3, [r7, #3]
 800423c:	f003 020f 	and.w	r2, r3, #15
 8004240:	4613      	mov	r3, r2
 8004242:	00db      	lsls	r3, r3, #3
 8004244:	4413      	add	r3, r2
 8004246:	009b      	lsls	r3, r3, #2
 8004248:	3338      	adds	r3, #56	; 0x38
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	4413      	add	r3, r2
 800424e:	3304      	adds	r3, #4
 8004250:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2201      	movs	r2, #1
 8004256:	705a      	strb	r2, [r3, #1]
 8004258:	e00d      	b.n	8004276 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800425a:	78fa      	ldrb	r2, [r7, #3]
 800425c:	4613      	mov	r3, r2
 800425e:	00db      	lsls	r3, r3, #3
 8004260:	4413      	add	r3, r2
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004268:	687a      	ldr	r2, [r7, #4]
 800426a:	4413      	add	r3, r2
 800426c:	3304      	adds	r3, #4
 800426e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2200      	movs	r2, #0
 8004274:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2201      	movs	r2, #1
 800427a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800427c:	78fb      	ldrb	r3, [r7, #3]
 800427e:	f003 030f 	and.w	r3, r3, #15
 8004282:	b2da      	uxtb	r2, r3
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800428e:	2b01      	cmp	r3, #1
 8004290:	d101      	bne.n	8004296 <HAL_PCD_EP_SetStall+0x82>
 8004292:	2302      	movs	r3, #2
 8004294:	e01e      	b.n	80042d4 <HAL_PCD_EP_SetStall+0xc0>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2201      	movs	r2, #1
 800429a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	68f9      	ldr	r1, [r7, #12]
 80042a4:	4618      	mov	r0, r3
 80042a6:	f002 ff23 	bl	80070f0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80042aa:	78fb      	ldrb	r3, [r7, #3]
 80042ac:	f003 030f 	and.w	r3, r3, #15
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d10a      	bne.n	80042ca <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6818      	ldr	r0, [r3, #0]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	b2d9      	uxtb	r1, r3
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80042c4:	461a      	mov	r2, r3
 80042c6:	f003 f913 	bl	80074f0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80042d2:	2300      	movs	r3, #0
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3710      	adds	r7, #16
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}

080042dc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	460b      	mov	r3, r1
 80042e6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80042e8:	78fb      	ldrb	r3, [r7, #3]
 80042ea:	f003 020f 	and.w	r2, r3, #15
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d901      	bls.n	80042fa <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e042      	b.n	8004380 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80042fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	da0f      	bge.n	8004322 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004302:	78fb      	ldrb	r3, [r7, #3]
 8004304:	f003 020f 	and.w	r2, r3, #15
 8004308:	4613      	mov	r3, r2
 800430a:	00db      	lsls	r3, r3, #3
 800430c:	4413      	add	r3, r2
 800430e:	009b      	lsls	r3, r3, #2
 8004310:	3338      	adds	r3, #56	; 0x38
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	4413      	add	r3, r2
 8004316:	3304      	adds	r3, #4
 8004318:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2201      	movs	r2, #1
 800431e:	705a      	strb	r2, [r3, #1]
 8004320:	e00f      	b.n	8004342 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004322:	78fb      	ldrb	r3, [r7, #3]
 8004324:	f003 020f 	and.w	r2, r3, #15
 8004328:	4613      	mov	r3, r2
 800432a:	00db      	lsls	r3, r3, #3
 800432c:	4413      	add	r3, r2
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004334:	687a      	ldr	r2, [r7, #4]
 8004336:	4413      	add	r3, r2
 8004338:	3304      	adds	r3, #4
 800433a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2200      	movs	r2, #0
 8004340:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2200      	movs	r2, #0
 8004346:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004348:	78fb      	ldrb	r3, [r7, #3]
 800434a:	f003 030f 	and.w	r3, r3, #15
 800434e:	b2da      	uxtb	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800435a:	2b01      	cmp	r3, #1
 800435c:	d101      	bne.n	8004362 <HAL_PCD_EP_ClrStall+0x86>
 800435e:	2302      	movs	r3, #2
 8004360:	e00e      	b.n	8004380 <HAL_PCD_EP_ClrStall+0xa4>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2201      	movs	r2, #1
 8004366:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	68f9      	ldr	r1, [r7, #12]
 8004370:	4618      	mov	r0, r3
 8004372:	f002 ff2b 	bl	80071cc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800437e:	2300      	movs	r3, #0
}
 8004380:	4618      	mov	r0, r3
 8004382:	3710      	adds	r7, #16
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}

08004388 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b084      	sub	sp, #16
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	460b      	mov	r3, r1
 8004392:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004394:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004398:	2b00      	cmp	r3, #0
 800439a:	da0c      	bge.n	80043b6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800439c:	78fb      	ldrb	r3, [r7, #3]
 800439e:	f003 020f 	and.w	r2, r3, #15
 80043a2:	4613      	mov	r3, r2
 80043a4:	00db      	lsls	r3, r3, #3
 80043a6:	4413      	add	r3, r2
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	3338      	adds	r3, #56	; 0x38
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	4413      	add	r3, r2
 80043b0:	3304      	adds	r3, #4
 80043b2:	60fb      	str	r3, [r7, #12]
 80043b4:	e00c      	b.n	80043d0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043b6:	78fb      	ldrb	r3, [r7, #3]
 80043b8:	f003 020f 	and.w	r2, r3, #15
 80043bc:	4613      	mov	r3, r2
 80043be:	00db      	lsls	r3, r3, #3
 80043c0:	4413      	add	r3, r2
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	4413      	add	r3, r2
 80043cc:	3304      	adds	r3, #4
 80043ce:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68f9      	ldr	r1, [r7, #12]
 80043d6:	4618      	mov	r0, r3
 80043d8:	f002 fd4a 	bl	8006e70 <USB_EPStopXfer>
 80043dc:	4603      	mov	r3, r0
 80043de:	72fb      	strb	r3, [r7, #11]

  return ret;
 80043e0:	7afb      	ldrb	r3, [r7, #11]
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3710      	adds	r7, #16
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}

080043ea <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80043ea:	b580      	push	{r7, lr}
 80043ec:	b08a      	sub	sp, #40	; 0x28
 80043ee:	af02      	add	r7, sp, #8
 80043f0:	6078      	str	r0, [r7, #4]
 80043f2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80043fe:	683a      	ldr	r2, [r7, #0]
 8004400:	4613      	mov	r3, r2
 8004402:	00db      	lsls	r3, r3, #3
 8004404:	4413      	add	r3, r2
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	3338      	adds	r3, #56	; 0x38
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	4413      	add	r3, r2
 800440e:	3304      	adds	r3, #4
 8004410:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6a1a      	ldr	r2, [r3, #32]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	699b      	ldr	r3, [r3, #24]
 800441a:	429a      	cmp	r2, r3
 800441c:	d901      	bls.n	8004422 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e06c      	b.n	80044fc <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	699a      	ldr	r2, [r3, #24]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	6a1b      	ldr	r3, [r3, #32]
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	69fa      	ldr	r2, [r7, #28]
 8004434:	429a      	cmp	r2, r3
 8004436:	d902      	bls.n	800443e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	3303      	adds	r3, #3
 8004442:	089b      	lsrs	r3, r3, #2
 8004444:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004446:	e02b      	b.n	80044a0 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	699a      	ldr	r2, [r3, #24]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6a1b      	ldr	r3, [r3, #32]
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	69fa      	ldr	r2, [r7, #28]
 800445a:	429a      	cmp	r2, r3
 800445c:	d902      	bls.n	8004464 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	3303      	adds	r3, #3
 8004468:	089b      	lsrs	r3, r3, #2
 800446a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6919      	ldr	r1, [r3, #16]
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	b2da      	uxtb	r2, r3
 8004474:	69fb      	ldr	r3, [r7, #28]
 8004476:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800447c:	b2db      	uxtb	r3, r3
 800447e:	9300      	str	r3, [sp, #0]
 8004480:	4603      	mov	r3, r0
 8004482:	6978      	ldr	r0, [r7, #20]
 8004484:	f002 fd9e 	bl	8006fc4 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	691a      	ldr	r2, [r3, #16]
 800448c:	69fb      	ldr	r3, [r7, #28]
 800448e:	441a      	add	r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	6a1a      	ldr	r2, [r3, #32]
 8004498:	69fb      	ldr	r3, [r7, #28]
 800449a:	441a      	add	r2, r3
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	015a      	lsls	r2, r3, #5
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	4413      	add	r3, r2
 80044a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044ac:	699b      	ldr	r3, [r3, #24]
 80044ae:	b29b      	uxth	r3, r3
 80044b0:	69ba      	ldr	r2, [r7, #24]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d809      	bhi.n	80044ca <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6a1a      	ldr	r2, [r3, #32]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80044be:	429a      	cmp	r2, r3
 80044c0:	d203      	bcs.n	80044ca <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	699b      	ldr	r3, [r3, #24]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d1be      	bne.n	8004448 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	699a      	ldr	r2, [r3, #24]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6a1b      	ldr	r3, [r3, #32]
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d811      	bhi.n	80044fa <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	f003 030f 	and.w	r3, r3, #15
 80044dc:	2201      	movs	r2, #1
 80044de:	fa02 f303 	lsl.w	r3, r2, r3
 80044e2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	43db      	mvns	r3, r3
 80044f0:	6939      	ldr	r1, [r7, #16]
 80044f2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80044f6:	4013      	ands	r3, r2
 80044f8:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80044fa:	2300      	movs	r3, #0
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3720      	adds	r7, #32
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}

08004504 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b088      	sub	sp, #32
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004514:	69fb      	ldr	r3, [r7, #28]
 8004516:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004518:	69fb      	ldr	r3, [r7, #28]
 800451a:	333c      	adds	r3, #60	; 0x3c
 800451c:	3304      	adds	r3, #4
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	015a      	lsls	r2, r3, #5
 8004526:	69bb      	ldr	r3, [r7, #24]
 8004528:	4413      	add	r3, r2
 800452a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	691b      	ldr	r3, [r3, #16]
 8004536:	2b01      	cmp	r3, #1
 8004538:	d17b      	bne.n	8004632 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	f003 0308 	and.w	r3, r3, #8
 8004540:	2b00      	cmp	r3, #0
 8004542:	d015      	beq.n	8004570 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	4a61      	ldr	r2, [pc, #388]	; (80046cc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004548:	4293      	cmp	r3, r2
 800454a:	f240 80b9 	bls.w	80046c0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004554:	2b00      	cmp	r3, #0
 8004556:	f000 80b3 	beq.w	80046c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	015a      	lsls	r2, r3, #5
 800455e:	69bb      	ldr	r3, [r7, #24]
 8004560:	4413      	add	r3, r2
 8004562:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004566:	461a      	mov	r2, r3
 8004568:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800456c:	6093      	str	r3, [r2, #8]
 800456e:	e0a7      	b.n	80046c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	f003 0320 	and.w	r3, r3, #32
 8004576:	2b00      	cmp	r3, #0
 8004578:	d009      	beq.n	800458e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	015a      	lsls	r2, r3, #5
 800457e:	69bb      	ldr	r3, [r7, #24]
 8004580:	4413      	add	r3, r2
 8004582:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004586:	461a      	mov	r2, r3
 8004588:	2320      	movs	r3, #32
 800458a:	6093      	str	r3, [r2, #8]
 800458c:	e098      	b.n	80046c0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004594:	2b00      	cmp	r3, #0
 8004596:	f040 8093 	bne.w	80046c0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	4a4b      	ldr	r2, [pc, #300]	; (80046cc <PCD_EP_OutXfrComplete_int+0x1c8>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d90f      	bls.n	80045c2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d00a      	beq.n	80045c2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	015a      	lsls	r2, r3, #5
 80045b0:	69bb      	ldr	r3, [r7, #24]
 80045b2:	4413      	add	r3, r2
 80045b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045b8:	461a      	mov	r2, r3
 80045ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045be:	6093      	str	r3, [r2, #8]
 80045c0:	e07e      	b.n	80046c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80045c2:	683a      	ldr	r2, [r7, #0]
 80045c4:	4613      	mov	r3, r2
 80045c6:	00db      	lsls	r3, r3, #3
 80045c8:	4413      	add	r3, r2
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80045d0:	687a      	ldr	r2, [r7, #4]
 80045d2:	4413      	add	r3, r2
 80045d4:	3304      	adds	r3, #4
 80045d6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	69da      	ldr	r2, [r3, #28]
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	0159      	lsls	r1, r3, #5
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	440b      	add	r3, r1
 80045e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045e8:	691b      	ldr	r3, [r3, #16]
 80045ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045ee:	1ad2      	subs	r2, r2, r3
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d114      	bne.n	8004624 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	699b      	ldr	r3, [r3, #24]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d109      	bne.n	8004616 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6818      	ldr	r0, [r3, #0]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800460c:	461a      	mov	r2, r3
 800460e:	2101      	movs	r1, #1
 8004610:	f002 ff6e 	bl	80074f0 <USB_EP0_OutStart>
 8004614:	e006      	b.n	8004624 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	691a      	ldr	r2, [r3, #16]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	6a1b      	ldr	r3, [r3, #32]
 800461e:	441a      	add	r2, r3
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	b2db      	uxtb	r3, r3
 8004628:	4619      	mov	r1, r3
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f009 fc10 	bl	800de50 <HAL_PCD_DataOutStageCallback>
 8004630:	e046      	b.n	80046c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	4a26      	ldr	r2, [pc, #152]	; (80046d0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d124      	bne.n	8004684 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004640:	2b00      	cmp	r3, #0
 8004642:	d00a      	beq.n	800465a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	015a      	lsls	r2, r3, #5
 8004648:	69bb      	ldr	r3, [r7, #24]
 800464a:	4413      	add	r3, r2
 800464c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004650:	461a      	mov	r2, r3
 8004652:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004656:	6093      	str	r3, [r2, #8]
 8004658:	e032      	b.n	80046c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	f003 0320 	and.w	r3, r3, #32
 8004660:	2b00      	cmp	r3, #0
 8004662:	d008      	beq.n	8004676 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	015a      	lsls	r2, r3, #5
 8004668:	69bb      	ldr	r3, [r7, #24]
 800466a:	4413      	add	r3, r2
 800466c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004670:	461a      	mov	r2, r3
 8004672:	2320      	movs	r3, #32
 8004674:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	b2db      	uxtb	r3, r3
 800467a:	4619      	mov	r1, r3
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f009 fbe7 	bl	800de50 <HAL_PCD_DataOutStageCallback>
 8004682:	e01d      	b.n	80046c0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d114      	bne.n	80046b4 <PCD_EP_OutXfrComplete_int+0x1b0>
 800468a:	6879      	ldr	r1, [r7, #4]
 800468c:	683a      	ldr	r2, [r7, #0]
 800468e:	4613      	mov	r3, r2
 8004690:	00db      	lsls	r3, r3, #3
 8004692:	4413      	add	r3, r2
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	440b      	add	r3, r1
 8004698:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d108      	bne.n	80046b4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6818      	ldr	r0, [r3, #0]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80046ac:	461a      	mov	r2, r3
 80046ae:	2100      	movs	r1, #0
 80046b0:	f002 ff1e 	bl	80074f0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	b2db      	uxtb	r3, r3
 80046b8:	4619      	mov	r1, r3
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f009 fbc8 	bl	800de50 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3720      	adds	r7, #32
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	4f54300a 	.word	0x4f54300a
 80046d0:	4f54310a 	.word	0x4f54310a

080046d4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b086      	sub	sp, #24
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	333c      	adds	r3, #60	; 0x3c
 80046ec:	3304      	adds	r3, #4
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	015a      	lsls	r2, r3, #5
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	4413      	add	r3, r2
 80046fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	4a15      	ldr	r2, [pc, #84]	; (800475c <PCD_EP_OutSetupPacket_int+0x88>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d90e      	bls.n	8004728 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004710:	2b00      	cmp	r3, #0
 8004712:	d009      	beq.n	8004728 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	015a      	lsls	r2, r3, #5
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	4413      	add	r3, r2
 800471c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004720:	461a      	mov	r2, r3
 8004722:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004726:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f009 fb7f 	bl	800de2c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	4a0a      	ldr	r2, [pc, #40]	; (800475c <PCD_EP_OutSetupPacket_int+0x88>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d90c      	bls.n	8004750 <PCD_EP_OutSetupPacket_int+0x7c>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	691b      	ldr	r3, [r3, #16]
 800473a:	2b01      	cmp	r3, #1
 800473c:	d108      	bne.n	8004750 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6818      	ldr	r0, [r3, #0]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004748:	461a      	mov	r2, r3
 800474a:	2101      	movs	r1, #1
 800474c:	f002 fed0 	bl	80074f0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3718      	adds	r7, #24
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	bf00      	nop
 800475c:	4f54300a 	.word	0x4f54300a

08004760 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004760:	b480      	push	{r7}
 8004762:	b085      	sub	sp, #20
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	460b      	mov	r3, r1
 800476a:	70fb      	strb	r3, [r7, #3]
 800476c:	4613      	mov	r3, r2
 800476e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004776:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004778:	78fb      	ldrb	r3, [r7, #3]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d107      	bne.n	800478e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800477e:	883b      	ldrh	r3, [r7, #0]
 8004780:	0419      	lsls	r1, r3, #16
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	68ba      	ldr	r2, [r7, #8]
 8004788:	430a      	orrs	r2, r1
 800478a:	629a      	str	r2, [r3, #40]	; 0x28
 800478c:	e028      	b.n	80047e0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004794:	0c1b      	lsrs	r3, r3, #16
 8004796:	68ba      	ldr	r2, [r7, #8]
 8004798:	4413      	add	r3, r2
 800479a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800479c:	2300      	movs	r3, #0
 800479e:	73fb      	strb	r3, [r7, #15]
 80047a0:	e00d      	b.n	80047be <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	7bfb      	ldrb	r3, [r7, #15]
 80047a8:	3340      	adds	r3, #64	; 0x40
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	4413      	add	r3, r2
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	0c1b      	lsrs	r3, r3, #16
 80047b2:	68ba      	ldr	r2, [r7, #8]
 80047b4:	4413      	add	r3, r2
 80047b6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80047b8:	7bfb      	ldrb	r3, [r7, #15]
 80047ba:	3301      	adds	r3, #1
 80047bc:	73fb      	strb	r3, [r7, #15]
 80047be:	7bfa      	ldrb	r2, [r7, #15]
 80047c0:	78fb      	ldrb	r3, [r7, #3]
 80047c2:	3b01      	subs	r3, #1
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d3ec      	bcc.n	80047a2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80047c8:	883b      	ldrh	r3, [r7, #0]
 80047ca:	0418      	lsls	r0, r3, #16
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6819      	ldr	r1, [r3, #0]
 80047d0:	78fb      	ldrb	r3, [r7, #3]
 80047d2:	3b01      	subs	r3, #1
 80047d4:	68ba      	ldr	r2, [r7, #8]
 80047d6:	4302      	orrs	r2, r0
 80047d8:	3340      	adds	r3, #64	; 0x40
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	440b      	add	r3, r1
 80047de:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80047e0:	2300      	movs	r3, #0
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3714      	adds	r7, #20
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr

080047ee <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80047ee:	b480      	push	{r7}
 80047f0:	b083      	sub	sp, #12
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	6078      	str	r0, [r7, #4]
 80047f6:	460b      	mov	r3, r1
 80047f8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	887a      	ldrh	r2, [r7, #2]
 8004800:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004802:	2300      	movs	r3, #0
}
 8004804:	4618      	mov	r0, r3
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr

08004810 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004810:	b480      	push	{r7}
 8004812:	b083      	sub	sp, #12
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
 8004818:	460b      	mov	r3, r1
 800481a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800481c:	bf00      	nop
 800481e:	370c      	adds	r7, #12
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr

08004828 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b086      	sub	sp, #24
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d101      	bne.n	800483a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e267      	b.n	8004d0a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0301 	and.w	r3, r3, #1
 8004842:	2b00      	cmp	r3, #0
 8004844:	d075      	beq.n	8004932 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004846:	4b88      	ldr	r3, [pc, #544]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	f003 030c 	and.w	r3, r3, #12
 800484e:	2b04      	cmp	r3, #4
 8004850:	d00c      	beq.n	800486c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004852:	4b85      	ldr	r3, [pc, #532]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800485a:	2b08      	cmp	r3, #8
 800485c:	d112      	bne.n	8004884 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800485e:	4b82      	ldr	r3, [pc, #520]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004866:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800486a:	d10b      	bne.n	8004884 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800486c:	4b7e      	ldr	r3, [pc, #504]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004874:	2b00      	cmp	r3, #0
 8004876:	d05b      	beq.n	8004930 <HAL_RCC_OscConfig+0x108>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d157      	bne.n	8004930 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	e242      	b.n	8004d0a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800488c:	d106      	bne.n	800489c <HAL_RCC_OscConfig+0x74>
 800488e:	4b76      	ldr	r3, [pc, #472]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a75      	ldr	r2, [pc, #468]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 8004894:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004898:	6013      	str	r3, [r2, #0]
 800489a:	e01d      	b.n	80048d8 <HAL_RCC_OscConfig+0xb0>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048a4:	d10c      	bne.n	80048c0 <HAL_RCC_OscConfig+0x98>
 80048a6:	4b70      	ldr	r3, [pc, #448]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a6f      	ldr	r2, [pc, #444]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 80048ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048b0:	6013      	str	r3, [r2, #0]
 80048b2:	4b6d      	ldr	r3, [pc, #436]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a6c      	ldr	r2, [pc, #432]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 80048b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048bc:	6013      	str	r3, [r2, #0]
 80048be:	e00b      	b.n	80048d8 <HAL_RCC_OscConfig+0xb0>
 80048c0:	4b69      	ldr	r3, [pc, #420]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a68      	ldr	r2, [pc, #416]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 80048c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048ca:	6013      	str	r3, [r2, #0]
 80048cc:	4b66      	ldr	r3, [pc, #408]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a65      	ldr	r2, [pc, #404]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 80048d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d013      	beq.n	8004908 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e0:	f7fd faca 	bl	8001e78 <HAL_GetTick>
 80048e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048e6:	e008      	b.n	80048fa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048e8:	f7fd fac6 	bl	8001e78 <HAL_GetTick>
 80048ec:	4602      	mov	r2, r0
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	1ad3      	subs	r3, r2, r3
 80048f2:	2b64      	cmp	r3, #100	; 0x64
 80048f4:	d901      	bls.n	80048fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e207      	b.n	8004d0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048fa:	4b5b      	ldr	r3, [pc, #364]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d0f0      	beq.n	80048e8 <HAL_RCC_OscConfig+0xc0>
 8004906:	e014      	b.n	8004932 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004908:	f7fd fab6 	bl	8001e78 <HAL_GetTick>
 800490c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800490e:	e008      	b.n	8004922 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004910:	f7fd fab2 	bl	8001e78 <HAL_GetTick>
 8004914:	4602      	mov	r2, r0
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	2b64      	cmp	r3, #100	; 0x64
 800491c:	d901      	bls.n	8004922 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e1f3      	b.n	8004d0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004922:	4b51      	ldr	r3, [pc, #324]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d1f0      	bne.n	8004910 <HAL_RCC_OscConfig+0xe8>
 800492e:	e000      	b.n	8004932 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004930:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0302 	and.w	r3, r3, #2
 800493a:	2b00      	cmp	r3, #0
 800493c:	d063      	beq.n	8004a06 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800493e:	4b4a      	ldr	r3, [pc, #296]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f003 030c 	and.w	r3, r3, #12
 8004946:	2b00      	cmp	r3, #0
 8004948:	d00b      	beq.n	8004962 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800494a:	4b47      	ldr	r3, [pc, #284]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004952:	2b08      	cmp	r3, #8
 8004954:	d11c      	bne.n	8004990 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004956:	4b44      	ldr	r3, [pc, #272]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d116      	bne.n	8004990 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004962:	4b41      	ldr	r3, [pc, #260]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 0302 	and.w	r3, r3, #2
 800496a:	2b00      	cmp	r3, #0
 800496c:	d005      	beq.n	800497a <HAL_RCC_OscConfig+0x152>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	68db      	ldr	r3, [r3, #12]
 8004972:	2b01      	cmp	r3, #1
 8004974:	d001      	beq.n	800497a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e1c7      	b.n	8004d0a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800497a:	4b3b      	ldr	r3, [pc, #236]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	691b      	ldr	r3, [r3, #16]
 8004986:	00db      	lsls	r3, r3, #3
 8004988:	4937      	ldr	r1, [pc, #220]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 800498a:	4313      	orrs	r3, r2
 800498c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800498e:	e03a      	b.n	8004a06 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d020      	beq.n	80049da <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004998:	4b34      	ldr	r3, [pc, #208]	; (8004a6c <HAL_RCC_OscConfig+0x244>)
 800499a:	2201      	movs	r2, #1
 800499c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800499e:	f7fd fa6b 	bl	8001e78 <HAL_GetTick>
 80049a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049a4:	e008      	b.n	80049b8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049a6:	f7fd fa67 	bl	8001e78 <HAL_GetTick>
 80049aa:	4602      	mov	r2, r0
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	1ad3      	subs	r3, r2, r3
 80049b0:	2b02      	cmp	r3, #2
 80049b2:	d901      	bls.n	80049b8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80049b4:	2303      	movs	r3, #3
 80049b6:	e1a8      	b.n	8004d0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049b8:	4b2b      	ldr	r3, [pc, #172]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0302 	and.w	r3, r3, #2
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d0f0      	beq.n	80049a6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049c4:	4b28      	ldr	r3, [pc, #160]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	691b      	ldr	r3, [r3, #16]
 80049d0:	00db      	lsls	r3, r3, #3
 80049d2:	4925      	ldr	r1, [pc, #148]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 80049d4:	4313      	orrs	r3, r2
 80049d6:	600b      	str	r3, [r1, #0]
 80049d8:	e015      	b.n	8004a06 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049da:	4b24      	ldr	r3, [pc, #144]	; (8004a6c <HAL_RCC_OscConfig+0x244>)
 80049dc:	2200      	movs	r2, #0
 80049de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049e0:	f7fd fa4a 	bl	8001e78 <HAL_GetTick>
 80049e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049e6:	e008      	b.n	80049fa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049e8:	f7fd fa46 	bl	8001e78 <HAL_GetTick>
 80049ec:	4602      	mov	r2, r0
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	2b02      	cmp	r3, #2
 80049f4:	d901      	bls.n	80049fa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80049f6:	2303      	movs	r3, #3
 80049f8:	e187      	b.n	8004d0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049fa:	4b1b      	ldr	r3, [pc, #108]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0302 	and.w	r3, r3, #2
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d1f0      	bne.n	80049e8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0308 	and.w	r3, r3, #8
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d036      	beq.n	8004a80 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	695b      	ldr	r3, [r3, #20]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d016      	beq.n	8004a48 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a1a:	4b15      	ldr	r3, [pc, #84]	; (8004a70 <HAL_RCC_OscConfig+0x248>)
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a20:	f7fd fa2a 	bl	8001e78 <HAL_GetTick>
 8004a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a26:	e008      	b.n	8004a3a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a28:	f7fd fa26 	bl	8001e78 <HAL_GetTick>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	d901      	bls.n	8004a3a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a36:	2303      	movs	r3, #3
 8004a38:	e167      	b.n	8004d0a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a3a:	4b0b      	ldr	r3, [pc, #44]	; (8004a68 <HAL_RCC_OscConfig+0x240>)
 8004a3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a3e:	f003 0302 	and.w	r3, r3, #2
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d0f0      	beq.n	8004a28 <HAL_RCC_OscConfig+0x200>
 8004a46:	e01b      	b.n	8004a80 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a48:	4b09      	ldr	r3, [pc, #36]	; (8004a70 <HAL_RCC_OscConfig+0x248>)
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a4e:	f7fd fa13 	bl	8001e78 <HAL_GetTick>
 8004a52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a54:	e00e      	b.n	8004a74 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a56:	f7fd fa0f 	bl	8001e78 <HAL_GetTick>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	1ad3      	subs	r3, r2, r3
 8004a60:	2b02      	cmp	r3, #2
 8004a62:	d907      	bls.n	8004a74 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004a64:	2303      	movs	r3, #3
 8004a66:	e150      	b.n	8004d0a <HAL_RCC_OscConfig+0x4e2>
 8004a68:	40023800 	.word	0x40023800
 8004a6c:	42470000 	.word	0x42470000
 8004a70:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a74:	4b88      	ldr	r3, [pc, #544]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004a76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a78:	f003 0302 	and.w	r3, r3, #2
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d1ea      	bne.n	8004a56 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 0304 	and.w	r3, r3, #4
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	f000 8097 	beq.w	8004bbc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a92:	4b81      	ldr	r3, [pc, #516]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d10f      	bne.n	8004abe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	60bb      	str	r3, [r7, #8]
 8004aa2:	4b7d      	ldr	r3, [pc, #500]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa6:	4a7c      	ldr	r2, [pc, #496]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004aa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004aac:	6413      	str	r3, [r2, #64]	; 0x40
 8004aae:	4b7a      	ldr	r3, [pc, #488]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ab6:	60bb      	str	r3, [r7, #8]
 8004ab8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004aba:	2301      	movs	r3, #1
 8004abc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004abe:	4b77      	ldr	r3, [pc, #476]	; (8004c9c <HAL_RCC_OscConfig+0x474>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d118      	bne.n	8004afc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004aca:	4b74      	ldr	r3, [pc, #464]	; (8004c9c <HAL_RCC_OscConfig+0x474>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a73      	ldr	r2, [pc, #460]	; (8004c9c <HAL_RCC_OscConfig+0x474>)
 8004ad0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ad4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ad6:	f7fd f9cf 	bl	8001e78 <HAL_GetTick>
 8004ada:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004adc:	e008      	b.n	8004af0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ade:	f7fd f9cb 	bl	8001e78 <HAL_GetTick>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	1ad3      	subs	r3, r2, r3
 8004ae8:	2b02      	cmp	r3, #2
 8004aea:	d901      	bls.n	8004af0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	e10c      	b.n	8004d0a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004af0:	4b6a      	ldr	r3, [pc, #424]	; (8004c9c <HAL_RCC_OscConfig+0x474>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d0f0      	beq.n	8004ade <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d106      	bne.n	8004b12 <HAL_RCC_OscConfig+0x2ea>
 8004b04:	4b64      	ldr	r3, [pc, #400]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004b06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b08:	4a63      	ldr	r2, [pc, #396]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004b0a:	f043 0301 	orr.w	r3, r3, #1
 8004b0e:	6713      	str	r3, [r2, #112]	; 0x70
 8004b10:	e01c      	b.n	8004b4c <HAL_RCC_OscConfig+0x324>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	2b05      	cmp	r3, #5
 8004b18:	d10c      	bne.n	8004b34 <HAL_RCC_OscConfig+0x30c>
 8004b1a:	4b5f      	ldr	r3, [pc, #380]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004b1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b1e:	4a5e      	ldr	r2, [pc, #376]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004b20:	f043 0304 	orr.w	r3, r3, #4
 8004b24:	6713      	str	r3, [r2, #112]	; 0x70
 8004b26:	4b5c      	ldr	r3, [pc, #368]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004b28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b2a:	4a5b      	ldr	r2, [pc, #364]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004b2c:	f043 0301 	orr.w	r3, r3, #1
 8004b30:	6713      	str	r3, [r2, #112]	; 0x70
 8004b32:	e00b      	b.n	8004b4c <HAL_RCC_OscConfig+0x324>
 8004b34:	4b58      	ldr	r3, [pc, #352]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004b36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b38:	4a57      	ldr	r2, [pc, #348]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004b3a:	f023 0301 	bic.w	r3, r3, #1
 8004b3e:	6713      	str	r3, [r2, #112]	; 0x70
 8004b40:	4b55      	ldr	r3, [pc, #340]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004b42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b44:	4a54      	ldr	r2, [pc, #336]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004b46:	f023 0304 	bic.w	r3, r3, #4
 8004b4a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d015      	beq.n	8004b80 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b54:	f7fd f990 	bl	8001e78 <HAL_GetTick>
 8004b58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b5a:	e00a      	b.n	8004b72 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b5c:	f7fd f98c 	bl	8001e78 <HAL_GetTick>
 8004b60:	4602      	mov	r2, r0
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	1ad3      	subs	r3, r2, r3
 8004b66:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d901      	bls.n	8004b72 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e0cb      	b.n	8004d0a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b72:	4b49      	ldr	r3, [pc, #292]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b76:	f003 0302 	and.w	r3, r3, #2
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d0ee      	beq.n	8004b5c <HAL_RCC_OscConfig+0x334>
 8004b7e:	e014      	b.n	8004baa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b80:	f7fd f97a 	bl	8001e78 <HAL_GetTick>
 8004b84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b86:	e00a      	b.n	8004b9e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b88:	f7fd f976 	bl	8001e78 <HAL_GetTick>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	1ad3      	subs	r3, r2, r3
 8004b92:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d901      	bls.n	8004b9e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	e0b5      	b.n	8004d0a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b9e:	4b3e      	ldr	r3, [pc, #248]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ba2:	f003 0302 	and.w	r3, r3, #2
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d1ee      	bne.n	8004b88 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004baa:	7dfb      	ldrb	r3, [r7, #23]
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d105      	bne.n	8004bbc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bb0:	4b39      	ldr	r3, [pc, #228]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb4:	4a38      	ldr	r2, [pc, #224]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004bb6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bba:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	699b      	ldr	r3, [r3, #24]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	f000 80a1 	beq.w	8004d08 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004bc6:	4b34      	ldr	r3, [pc, #208]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	f003 030c 	and.w	r3, r3, #12
 8004bce:	2b08      	cmp	r3, #8
 8004bd0:	d05c      	beq.n	8004c8c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d141      	bne.n	8004c5e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bda:	4b31      	ldr	r3, [pc, #196]	; (8004ca0 <HAL_RCC_OscConfig+0x478>)
 8004bdc:	2200      	movs	r2, #0
 8004bde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004be0:	f7fd f94a 	bl	8001e78 <HAL_GetTick>
 8004be4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004be6:	e008      	b.n	8004bfa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004be8:	f7fd f946 	bl	8001e78 <HAL_GetTick>
 8004bec:	4602      	mov	r2, r0
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	1ad3      	subs	r3, r2, r3
 8004bf2:	2b02      	cmp	r3, #2
 8004bf4:	d901      	bls.n	8004bfa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004bf6:	2303      	movs	r3, #3
 8004bf8:	e087      	b.n	8004d0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bfa:	4b27      	ldr	r3, [pc, #156]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d1f0      	bne.n	8004be8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	69da      	ldr	r2, [r3, #28]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6a1b      	ldr	r3, [r3, #32]
 8004c0e:	431a      	orrs	r2, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c14:	019b      	lsls	r3, r3, #6
 8004c16:	431a      	orrs	r2, r3
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c1c:	085b      	lsrs	r3, r3, #1
 8004c1e:	3b01      	subs	r3, #1
 8004c20:	041b      	lsls	r3, r3, #16
 8004c22:	431a      	orrs	r2, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c28:	061b      	lsls	r3, r3, #24
 8004c2a:	491b      	ldr	r1, [pc, #108]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c30:	4b1b      	ldr	r3, [pc, #108]	; (8004ca0 <HAL_RCC_OscConfig+0x478>)
 8004c32:	2201      	movs	r2, #1
 8004c34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c36:	f7fd f91f 	bl	8001e78 <HAL_GetTick>
 8004c3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c3c:	e008      	b.n	8004c50 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c3e:	f7fd f91b 	bl	8001e78 <HAL_GetTick>
 8004c42:	4602      	mov	r2, r0
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	2b02      	cmp	r3, #2
 8004c4a:	d901      	bls.n	8004c50 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	e05c      	b.n	8004d0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c50:	4b11      	ldr	r3, [pc, #68]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d0f0      	beq.n	8004c3e <HAL_RCC_OscConfig+0x416>
 8004c5c:	e054      	b.n	8004d08 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c5e:	4b10      	ldr	r3, [pc, #64]	; (8004ca0 <HAL_RCC_OscConfig+0x478>)
 8004c60:	2200      	movs	r2, #0
 8004c62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c64:	f7fd f908 	bl	8001e78 <HAL_GetTick>
 8004c68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c6a:	e008      	b.n	8004c7e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c6c:	f7fd f904 	bl	8001e78 <HAL_GetTick>
 8004c70:	4602      	mov	r2, r0
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	2b02      	cmp	r3, #2
 8004c78:	d901      	bls.n	8004c7e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e045      	b.n	8004d0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c7e:	4b06      	ldr	r3, [pc, #24]	; (8004c98 <HAL_RCC_OscConfig+0x470>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d1f0      	bne.n	8004c6c <HAL_RCC_OscConfig+0x444>
 8004c8a:	e03d      	b.n	8004d08 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	699b      	ldr	r3, [r3, #24]
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d107      	bne.n	8004ca4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e038      	b.n	8004d0a <HAL_RCC_OscConfig+0x4e2>
 8004c98:	40023800 	.word	0x40023800
 8004c9c:	40007000 	.word	0x40007000
 8004ca0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004ca4:	4b1b      	ldr	r3, [pc, #108]	; (8004d14 <HAL_RCC_OscConfig+0x4ec>)
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	699b      	ldr	r3, [r3, #24]
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d028      	beq.n	8004d04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d121      	bne.n	8004d04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d11a      	bne.n	8004d04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cce:	68fa      	ldr	r2, [r7, #12]
 8004cd0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004cda:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d111      	bne.n	8004d04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cea:	085b      	lsrs	r3, r3, #1
 8004cec:	3b01      	subs	r3, #1
 8004cee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d107      	bne.n	8004d04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cfe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d001      	beq.n	8004d08 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	e000      	b.n	8004d0a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3718      	adds	r7, #24
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
 8004d12:	bf00      	nop
 8004d14:	40023800 	.word	0x40023800

08004d18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d101      	bne.n	8004d2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e0cc      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d2c:	4b68      	ldr	r3, [pc, #416]	; (8004ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 0307 	and.w	r3, r3, #7
 8004d34:	683a      	ldr	r2, [r7, #0]
 8004d36:	429a      	cmp	r2, r3
 8004d38:	d90c      	bls.n	8004d54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d3a:	4b65      	ldr	r3, [pc, #404]	; (8004ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d3c:	683a      	ldr	r2, [r7, #0]
 8004d3e:	b2d2      	uxtb	r2, r2
 8004d40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d42:	4b63      	ldr	r3, [pc, #396]	; (8004ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f003 0307 	and.w	r3, r3, #7
 8004d4a:	683a      	ldr	r2, [r7, #0]
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d001      	beq.n	8004d54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	e0b8      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0302 	and.w	r3, r3, #2
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d020      	beq.n	8004da2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 0304 	and.w	r3, r3, #4
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d005      	beq.n	8004d78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d6c:	4b59      	ldr	r3, [pc, #356]	; (8004ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	4a58      	ldr	r2, [pc, #352]	; (8004ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d72:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004d76:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 0308 	and.w	r3, r3, #8
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d005      	beq.n	8004d90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d84:	4b53      	ldr	r3, [pc, #332]	; (8004ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	4a52      	ldr	r2, [pc, #328]	; (8004ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d8a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004d8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d90:	4b50      	ldr	r3, [pc, #320]	; (8004ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	494d      	ldr	r1, [pc, #308]	; (8004ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f003 0301 	and.w	r3, r3, #1
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d044      	beq.n	8004e38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d107      	bne.n	8004dc6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004db6:	4b47      	ldr	r3, [pc, #284]	; (8004ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d119      	bne.n	8004df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e07f      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d003      	beq.n	8004dd6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004dd2:	2b03      	cmp	r3, #3
 8004dd4:	d107      	bne.n	8004de6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dd6:	4b3f      	ldr	r3, [pc, #252]	; (8004ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d109      	bne.n	8004df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e06f      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004de6:	4b3b      	ldr	r3, [pc, #236]	; (8004ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 0302 	and.w	r3, r3, #2
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d101      	bne.n	8004df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e067      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004df6:	4b37      	ldr	r3, [pc, #220]	; (8004ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	f023 0203 	bic.w	r2, r3, #3
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	4934      	ldr	r1, [pc, #208]	; (8004ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e08:	f7fd f836 	bl	8001e78 <HAL_GetTick>
 8004e0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e0e:	e00a      	b.n	8004e26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e10:	f7fd f832 	bl	8001e78 <HAL_GetTick>
 8004e14:	4602      	mov	r2, r0
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	1ad3      	subs	r3, r2, r3
 8004e1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d901      	bls.n	8004e26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e22:	2303      	movs	r3, #3
 8004e24:	e04f      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e26:	4b2b      	ldr	r3, [pc, #172]	; (8004ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	f003 020c 	and.w	r2, r3, #12
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	009b      	lsls	r3, r3, #2
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d1eb      	bne.n	8004e10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e38:	4b25      	ldr	r3, [pc, #148]	; (8004ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 0307 	and.w	r3, r3, #7
 8004e40:	683a      	ldr	r2, [r7, #0]
 8004e42:	429a      	cmp	r2, r3
 8004e44:	d20c      	bcs.n	8004e60 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e46:	4b22      	ldr	r3, [pc, #136]	; (8004ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8004e48:	683a      	ldr	r2, [r7, #0]
 8004e4a:	b2d2      	uxtb	r2, r2
 8004e4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e4e:	4b20      	ldr	r3, [pc, #128]	; (8004ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 0307 	and.w	r3, r3, #7
 8004e56:	683a      	ldr	r2, [r7, #0]
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	d001      	beq.n	8004e60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e032      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 0304 	and.w	r3, r3, #4
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d008      	beq.n	8004e7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e6c:	4b19      	ldr	r3, [pc, #100]	; (8004ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	68db      	ldr	r3, [r3, #12]
 8004e78:	4916      	ldr	r1, [pc, #88]	; (8004ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0308 	and.w	r3, r3, #8
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d009      	beq.n	8004e9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e8a:	4b12      	ldr	r3, [pc, #72]	; (8004ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	691b      	ldr	r3, [r3, #16]
 8004e96:	00db      	lsls	r3, r3, #3
 8004e98:	490e      	ldr	r1, [pc, #56]	; (8004ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e9e:	f000 f821 	bl	8004ee4 <HAL_RCC_GetSysClockFreq>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	4b0b      	ldr	r3, [pc, #44]	; (8004ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	091b      	lsrs	r3, r3, #4
 8004eaa:	f003 030f 	and.w	r3, r3, #15
 8004eae:	490a      	ldr	r1, [pc, #40]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8004eb0:	5ccb      	ldrb	r3, [r1, r3]
 8004eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8004eb6:	4a09      	ldr	r2, [pc, #36]	; (8004edc <HAL_RCC_ClockConfig+0x1c4>)
 8004eb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004eba:	4b09      	ldr	r3, [pc, #36]	; (8004ee0 <HAL_RCC_ClockConfig+0x1c8>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f7fc ff96 	bl	8001df0 <HAL_InitTick>

  return HAL_OK;
 8004ec4:	2300      	movs	r3, #0
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3710      	adds	r7, #16
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
 8004ece:	bf00      	nop
 8004ed0:	40023c00 	.word	0x40023c00
 8004ed4:	40023800 	.word	0x40023800
 8004ed8:	08010644 	.word	0x08010644
 8004edc:	2000000c 	.word	0x2000000c
 8004ee0:	20000010 	.word	0x20000010

08004ee4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ee4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ee8:	b090      	sub	sp, #64	; 0x40
 8004eea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004eec:	2300      	movs	r3, #0
 8004eee:	637b      	str	r3, [r7, #52]	; 0x34
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004efc:	4b59      	ldr	r3, [pc, #356]	; (8005064 <HAL_RCC_GetSysClockFreq+0x180>)
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	f003 030c 	and.w	r3, r3, #12
 8004f04:	2b08      	cmp	r3, #8
 8004f06:	d00d      	beq.n	8004f24 <HAL_RCC_GetSysClockFreq+0x40>
 8004f08:	2b08      	cmp	r3, #8
 8004f0a:	f200 80a1 	bhi.w	8005050 <HAL_RCC_GetSysClockFreq+0x16c>
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d002      	beq.n	8004f18 <HAL_RCC_GetSysClockFreq+0x34>
 8004f12:	2b04      	cmp	r3, #4
 8004f14:	d003      	beq.n	8004f1e <HAL_RCC_GetSysClockFreq+0x3a>
 8004f16:	e09b      	b.n	8005050 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f18:	4b53      	ldr	r3, [pc, #332]	; (8005068 <HAL_RCC_GetSysClockFreq+0x184>)
 8004f1a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004f1c:	e09b      	b.n	8005056 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f1e:	4b53      	ldr	r3, [pc, #332]	; (800506c <HAL_RCC_GetSysClockFreq+0x188>)
 8004f20:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004f22:	e098      	b.n	8005056 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f24:	4b4f      	ldr	r3, [pc, #316]	; (8005064 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004f2c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f2e:	4b4d      	ldr	r3, [pc, #308]	; (8005064 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d028      	beq.n	8004f8c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f3a:	4b4a      	ldr	r3, [pc, #296]	; (8005064 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	099b      	lsrs	r3, r3, #6
 8004f40:	2200      	movs	r2, #0
 8004f42:	623b      	str	r3, [r7, #32]
 8004f44:	627a      	str	r2, [r7, #36]	; 0x24
 8004f46:	6a3b      	ldr	r3, [r7, #32]
 8004f48:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004f4c:	2100      	movs	r1, #0
 8004f4e:	4b47      	ldr	r3, [pc, #284]	; (800506c <HAL_RCC_GetSysClockFreq+0x188>)
 8004f50:	fb03 f201 	mul.w	r2, r3, r1
 8004f54:	2300      	movs	r3, #0
 8004f56:	fb00 f303 	mul.w	r3, r0, r3
 8004f5a:	4413      	add	r3, r2
 8004f5c:	4a43      	ldr	r2, [pc, #268]	; (800506c <HAL_RCC_GetSysClockFreq+0x188>)
 8004f5e:	fba0 1202 	umull	r1, r2, r0, r2
 8004f62:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004f64:	460a      	mov	r2, r1
 8004f66:	62ba      	str	r2, [r7, #40]	; 0x28
 8004f68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f6a:	4413      	add	r3, r2
 8004f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f70:	2200      	movs	r2, #0
 8004f72:	61bb      	str	r3, [r7, #24]
 8004f74:	61fa      	str	r2, [r7, #28]
 8004f76:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f7a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004f7e:	f7fb fe05 	bl	8000b8c <__aeabi_uldivmod>
 8004f82:	4602      	mov	r2, r0
 8004f84:	460b      	mov	r3, r1
 8004f86:	4613      	mov	r3, r2
 8004f88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f8a:	e053      	b.n	8005034 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f8c:	4b35      	ldr	r3, [pc, #212]	; (8005064 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	099b      	lsrs	r3, r3, #6
 8004f92:	2200      	movs	r2, #0
 8004f94:	613b      	str	r3, [r7, #16]
 8004f96:	617a      	str	r2, [r7, #20]
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004f9e:	f04f 0b00 	mov.w	fp, #0
 8004fa2:	4652      	mov	r2, sl
 8004fa4:	465b      	mov	r3, fp
 8004fa6:	f04f 0000 	mov.w	r0, #0
 8004faa:	f04f 0100 	mov.w	r1, #0
 8004fae:	0159      	lsls	r1, r3, #5
 8004fb0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004fb4:	0150      	lsls	r0, r2, #5
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	460b      	mov	r3, r1
 8004fba:	ebb2 080a 	subs.w	r8, r2, sl
 8004fbe:	eb63 090b 	sbc.w	r9, r3, fp
 8004fc2:	f04f 0200 	mov.w	r2, #0
 8004fc6:	f04f 0300 	mov.w	r3, #0
 8004fca:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004fce:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004fd2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004fd6:	ebb2 0408 	subs.w	r4, r2, r8
 8004fda:	eb63 0509 	sbc.w	r5, r3, r9
 8004fde:	f04f 0200 	mov.w	r2, #0
 8004fe2:	f04f 0300 	mov.w	r3, #0
 8004fe6:	00eb      	lsls	r3, r5, #3
 8004fe8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fec:	00e2      	lsls	r2, r4, #3
 8004fee:	4614      	mov	r4, r2
 8004ff0:	461d      	mov	r5, r3
 8004ff2:	eb14 030a 	adds.w	r3, r4, sl
 8004ff6:	603b      	str	r3, [r7, #0]
 8004ff8:	eb45 030b 	adc.w	r3, r5, fp
 8004ffc:	607b      	str	r3, [r7, #4]
 8004ffe:	f04f 0200 	mov.w	r2, #0
 8005002:	f04f 0300 	mov.w	r3, #0
 8005006:	e9d7 4500 	ldrd	r4, r5, [r7]
 800500a:	4629      	mov	r1, r5
 800500c:	028b      	lsls	r3, r1, #10
 800500e:	4621      	mov	r1, r4
 8005010:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005014:	4621      	mov	r1, r4
 8005016:	028a      	lsls	r2, r1, #10
 8005018:	4610      	mov	r0, r2
 800501a:	4619      	mov	r1, r3
 800501c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800501e:	2200      	movs	r2, #0
 8005020:	60bb      	str	r3, [r7, #8]
 8005022:	60fa      	str	r2, [r7, #12]
 8005024:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005028:	f7fb fdb0 	bl	8000b8c <__aeabi_uldivmod>
 800502c:	4602      	mov	r2, r0
 800502e:	460b      	mov	r3, r1
 8005030:	4613      	mov	r3, r2
 8005032:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005034:	4b0b      	ldr	r3, [pc, #44]	; (8005064 <HAL_RCC_GetSysClockFreq+0x180>)
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	0c1b      	lsrs	r3, r3, #16
 800503a:	f003 0303 	and.w	r3, r3, #3
 800503e:	3301      	adds	r3, #1
 8005040:	005b      	lsls	r3, r3, #1
 8005042:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005044:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005048:	fbb2 f3f3 	udiv	r3, r2, r3
 800504c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800504e:	e002      	b.n	8005056 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005050:	4b05      	ldr	r3, [pc, #20]	; (8005068 <HAL_RCC_GetSysClockFreq+0x184>)
 8005052:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005054:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005058:	4618      	mov	r0, r3
 800505a:	3740      	adds	r7, #64	; 0x40
 800505c:	46bd      	mov	sp, r7
 800505e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005062:	bf00      	nop
 8005064:	40023800 	.word	0x40023800
 8005068:	00f42400 	.word	0x00f42400
 800506c:	017d7840 	.word	0x017d7840

08005070 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005070:	b480      	push	{r7}
 8005072:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005074:	4b03      	ldr	r3, [pc, #12]	; (8005084 <HAL_RCC_GetHCLKFreq+0x14>)
 8005076:	681b      	ldr	r3, [r3, #0]
}
 8005078:	4618      	mov	r0, r3
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr
 8005082:	bf00      	nop
 8005084:	2000000c 	.word	0x2000000c

08005088 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b082      	sub	sp, #8
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d101      	bne.n	800509a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e041      	b.n	800511e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d106      	bne.n	80050b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2200      	movs	r2, #0
 80050aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f7fc fd42 	bl	8001b38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2202      	movs	r2, #2
 80050b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	3304      	adds	r3, #4
 80050c4:	4619      	mov	r1, r3
 80050c6:	4610      	mov	r0, r2
 80050c8:	f000 fb1c 	bl	8005704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2201      	movs	r2, #1
 80050d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2201      	movs	r2, #1
 80050d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2201      	movs	r2, #1
 80050e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2201      	movs	r2, #1
 80050e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2201      	movs	r2, #1
 80050f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2201      	movs	r2, #1
 80050f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800511c:	2300      	movs	r3, #0
}
 800511e:	4618      	mov	r0, r3
 8005120:	3708      	adds	r7, #8
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}
	...

08005128 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005128:	b480      	push	{r7}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005136:	b2db      	uxtb	r3, r3
 8005138:	2b01      	cmp	r3, #1
 800513a:	d001      	beq.n	8005140 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800513c:	2301      	movs	r3, #1
 800513e:	e03c      	b.n	80051ba <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2202      	movs	r2, #2
 8005144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a1e      	ldr	r2, [pc, #120]	; (80051c8 <HAL_TIM_Base_Start+0xa0>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d018      	beq.n	8005184 <HAL_TIM_Base_Start+0x5c>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800515a:	d013      	beq.n	8005184 <HAL_TIM_Base_Start+0x5c>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a1a      	ldr	r2, [pc, #104]	; (80051cc <HAL_TIM_Base_Start+0xa4>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d00e      	beq.n	8005184 <HAL_TIM_Base_Start+0x5c>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a19      	ldr	r2, [pc, #100]	; (80051d0 <HAL_TIM_Base_Start+0xa8>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d009      	beq.n	8005184 <HAL_TIM_Base_Start+0x5c>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a17      	ldr	r2, [pc, #92]	; (80051d4 <HAL_TIM_Base_Start+0xac>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d004      	beq.n	8005184 <HAL_TIM_Base_Start+0x5c>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a16      	ldr	r2, [pc, #88]	; (80051d8 <HAL_TIM_Base_Start+0xb0>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d111      	bne.n	80051a8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	f003 0307 	and.w	r3, r3, #7
 800518e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2b06      	cmp	r3, #6
 8005194:	d010      	beq.n	80051b8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	681a      	ldr	r2, [r3, #0]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f042 0201 	orr.w	r2, r2, #1
 80051a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051a6:	e007      	b.n	80051b8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f042 0201 	orr.w	r2, r2, #1
 80051b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051b8:	2300      	movs	r3, #0
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3714      	adds	r7, #20
 80051be:	46bd      	mov	sp, r7
 80051c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c4:	4770      	bx	lr
 80051c6:	bf00      	nop
 80051c8:	40010000 	.word	0x40010000
 80051cc:	40000400 	.word	0x40000400
 80051d0:	40000800 	.word	0x40000800
 80051d4:	40000c00 	.word	0x40000c00
 80051d8:	40014000 	.word	0x40014000

080051dc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b082      	sub	sp, #8
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d101      	bne.n	80051ee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	e041      	b.n	8005272 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d106      	bne.n	8005208 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2200      	movs	r2, #0
 80051fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f000 f839 	bl	800527a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2202      	movs	r2, #2
 800520c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	3304      	adds	r3, #4
 8005218:	4619      	mov	r1, r3
 800521a:	4610      	mov	r0, r2
 800521c:	f000 fa72 	bl	8005704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2201      	movs	r2, #1
 800526c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005270:	2300      	movs	r3, #0
}
 8005272:	4618      	mov	r0, r3
 8005274:	3708      	adds	r7, #8
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}

0800527a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800527a:	b480      	push	{r7}
 800527c:	b083      	sub	sp, #12
 800527e:	af00      	add	r7, sp, #0
 8005280:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005282:	bf00      	nop
 8005284:	370c      	adds	r7, #12
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr
	...

08005290 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b084      	sub	sp, #16
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d109      	bne.n	80052b4 <HAL_TIM_PWM_Start+0x24>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	bf14      	ite	ne
 80052ac:	2301      	movne	r3, #1
 80052ae:	2300      	moveq	r3, #0
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	e022      	b.n	80052fa <HAL_TIM_PWM_Start+0x6a>
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	2b04      	cmp	r3, #4
 80052b8:	d109      	bne.n	80052ce <HAL_TIM_PWM_Start+0x3e>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	bf14      	ite	ne
 80052c6:	2301      	movne	r3, #1
 80052c8:	2300      	moveq	r3, #0
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	e015      	b.n	80052fa <HAL_TIM_PWM_Start+0x6a>
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	2b08      	cmp	r3, #8
 80052d2:	d109      	bne.n	80052e8 <HAL_TIM_PWM_Start+0x58>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	2b01      	cmp	r3, #1
 80052de:	bf14      	ite	ne
 80052e0:	2301      	movne	r3, #1
 80052e2:	2300      	moveq	r3, #0
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	e008      	b.n	80052fa <HAL_TIM_PWM_Start+0x6a>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052ee:	b2db      	uxtb	r3, r3
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	bf14      	ite	ne
 80052f4:	2301      	movne	r3, #1
 80052f6:	2300      	moveq	r3, #0
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d001      	beq.n	8005302 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	e068      	b.n	80053d4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d104      	bne.n	8005312 <HAL_TIM_PWM_Start+0x82>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2202      	movs	r2, #2
 800530c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005310:	e013      	b.n	800533a <HAL_TIM_PWM_Start+0xaa>
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	2b04      	cmp	r3, #4
 8005316:	d104      	bne.n	8005322 <HAL_TIM_PWM_Start+0x92>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2202      	movs	r2, #2
 800531c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005320:	e00b      	b.n	800533a <HAL_TIM_PWM_Start+0xaa>
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	2b08      	cmp	r3, #8
 8005326:	d104      	bne.n	8005332 <HAL_TIM_PWM_Start+0xa2>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2202      	movs	r2, #2
 800532c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005330:	e003      	b.n	800533a <HAL_TIM_PWM_Start+0xaa>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2202      	movs	r2, #2
 8005336:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2201      	movs	r2, #1
 8005340:	6839      	ldr	r1, [r7, #0]
 8005342:	4618      	mov	r0, r3
 8005344:	f000 fc84 	bl	8005c50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a23      	ldr	r2, [pc, #140]	; (80053dc <HAL_TIM_PWM_Start+0x14c>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d107      	bne.n	8005362 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005360:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a1d      	ldr	r2, [pc, #116]	; (80053dc <HAL_TIM_PWM_Start+0x14c>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d018      	beq.n	800539e <HAL_TIM_PWM_Start+0x10e>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005374:	d013      	beq.n	800539e <HAL_TIM_PWM_Start+0x10e>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a19      	ldr	r2, [pc, #100]	; (80053e0 <HAL_TIM_PWM_Start+0x150>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d00e      	beq.n	800539e <HAL_TIM_PWM_Start+0x10e>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a17      	ldr	r2, [pc, #92]	; (80053e4 <HAL_TIM_PWM_Start+0x154>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d009      	beq.n	800539e <HAL_TIM_PWM_Start+0x10e>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a16      	ldr	r2, [pc, #88]	; (80053e8 <HAL_TIM_PWM_Start+0x158>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d004      	beq.n	800539e <HAL_TIM_PWM_Start+0x10e>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a14      	ldr	r2, [pc, #80]	; (80053ec <HAL_TIM_PWM_Start+0x15c>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d111      	bne.n	80053c2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	f003 0307 	and.w	r3, r3, #7
 80053a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2b06      	cmp	r3, #6
 80053ae:	d010      	beq.n	80053d2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f042 0201 	orr.w	r2, r2, #1
 80053be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053c0:	e007      	b.n	80053d2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f042 0201 	orr.w	r2, r2, #1
 80053d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053d2:	2300      	movs	r3, #0
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3710      	adds	r7, #16
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}
 80053dc:	40010000 	.word	0x40010000
 80053e0:	40000400 	.word	0x40000400
 80053e4:	40000800 	.word	0x40000800
 80053e8:	40000c00 	.word	0x40000c00
 80053ec:	40014000 	.word	0x40014000

080053f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b086      	sub	sp, #24
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	60f8      	str	r0, [r7, #12]
 80053f8:	60b9      	str	r1, [r7, #8]
 80053fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053fc:	2300      	movs	r3, #0
 80053fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005406:	2b01      	cmp	r3, #1
 8005408:	d101      	bne.n	800540e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800540a:	2302      	movs	r3, #2
 800540c:	e0ae      	b.n	800556c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2201      	movs	r2, #1
 8005412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2b0c      	cmp	r3, #12
 800541a:	f200 809f 	bhi.w	800555c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800541e:	a201      	add	r2, pc, #4	; (adr r2, 8005424 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005424:	08005459 	.word	0x08005459
 8005428:	0800555d 	.word	0x0800555d
 800542c:	0800555d 	.word	0x0800555d
 8005430:	0800555d 	.word	0x0800555d
 8005434:	08005499 	.word	0x08005499
 8005438:	0800555d 	.word	0x0800555d
 800543c:	0800555d 	.word	0x0800555d
 8005440:	0800555d 	.word	0x0800555d
 8005444:	080054db 	.word	0x080054db
 8005448:	0800555d 	.word	0x0800555d
 800544c:	0800555d 	.word	0x0800555d
 8005450:	0800555d 	.word	0x0800555d
 8005454:	0800551b 	.word	0x0800551b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	68b9      	ldr	r1, [r7, #8]
 800545e:	4618      	mov	r0, r3
 8005460:	f000 f9d0 	bl	8005804 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	699a      	ldr	r2, [r3, #24]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f042 0208 	orr.w	r2, r2, #8
 8005472:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	699a      	ldr	r2, [r3, #24]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f022 0204 	bic.w	r2, r2, #4
 8005482:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	6999      	ldr	r1, [r3, #24]
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	691a      	ldr	r2, [r3, #16]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	430a      	orrs	r2, r1
 8005494:	619a      	str	r2, [r3, #24]
      break;
 8005496:	e064      	b.n	8005562 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	68b9      	ldr	r1, [r7, #8]
 800549e:	4618      	mov	r0, r3
 80054a0:	f000 fa16 	bl	80058d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	699a      	ldr	r2, [r3, #24]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	699a      	ldr	r2, [r3, #24]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	6999      	ldr	r1, [r3, #24]
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	691b      	ldr	r3, [r3, #16]
 80054ce:	021a      	lsls	r2, r3, #8
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	430a      	orrs	r2, r1
 80054d6:	619a      	str	r2, [r3, #24]
      break;
 80054d8:	e043      	b.n	8005562 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	68b9      	ldr	r1, [r7, #8]
 80054e0:	4618      	mov	r0, r3
 80054e2:	f000 fa61 	bl	80059a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	69da      	ldr	r2, [r3, #28]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f042 0208 	orr.w	r2, r2, #8
 80054f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	69da      	ldr	r2, [r3, #28]
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f022 0204 	bic.w	r2, r2, #4
 8005504:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	69d9      	ldr	r1, [r3, #28]
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	691a      	ldr	r2, [r3, #16]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	430a      	orrs	r2, r1
 8005516:	61da      	str	r2, [r3, #28]
      break;
 8005518:	e023      	b.n	8005562 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	68b9      	ldr	r1, [r7, #8]
 8005520:	4618      	mov	r0, r3
 8005522:	f000 faab 	bl	8005a7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	69da      	ldr	r2, [r3, #28]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005534:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	69da      	ldr	r2, [r3, #28]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005544:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	69d9      	ldr	r1, [r3, #28]
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	691b      	ldr	r3, [r3, #16]
 8005550:	021a      	lsls	r2, r3, #8
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	430a      	orrs	r2, r1
 8005558:	61da      	str	r2, [r3, #28]
      break;
 800555a:	e002      	b.n	8005562 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	75fb      	strb	r3, [r7, #23]
      break;
 8005560:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2200      	movs	r2, #0
 8005566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800556a:	7dfb      	ldrb	r3, [r7, #23]
}
 800556c:	4618      	mov	r0, r3
 800556e:	3718      	adds	r7, #24
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
 800557c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800557e:	2300      	movs	r3, #0
 8005580:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005588:	2b01      	cmp	r3, #1
 800558a:	d101      	bne.n	8005590 <HAL_TIM_ConfigClockSource+0x1c>
 800558c:	2302      	movs	r3, #2
 800558e:	e0b4      	b.n	80056fa <HAL_TIM_ConfigClockSource+0x186>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2202      	movs	r2, #2
 800559c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	689b      	ldr	r3, [r3, #8]
 80055a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80055ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80055b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	68ba      	ldr	r2, [r7, #8]
 80055be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055c8:	d03e      	beq.n	8005648 <HAL_TIM_ConfigClockSource+0xd4>
 80055ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055ce:	f200 8087 	bhi.w	80056e0 <HAL_TIM_ConfigClockSource+0x16c>
 80055d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055d6:	f000 8086 	beq.w	80056e6 <HAL_TIM_ConfigClockSource+0x172>
 80055da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055de:	d87f      	bhi.n	80056e0 <HAL_TIM_ConfigClockSource+0x16c>
 80055e0:	2b70      	cmp	r3, #112	; 0x70
 80055e2:	d01a      	beq.n	800561a <HAL_TIM_ConfigClockSource+0xa6>
 80055e4:	2b70      	cmp	r3, #112	; 0x70
 80055e6:	d87b      	bhi.n	80056e0 <HAL_TIM_ConfigClockSource+0x16c>
 80055e8:	2b60      	cmp	r3, #96	; 0x60
 80055ea:	d050      	beq.n	800568e <HAL_TIM_ConfigClockSource+0x11a>
 80055ec:	2b60      	cmp	r3, #96	; 0x60
 80055ee:	d877      	bhi.n	80056e0 <HAL_TIM_ConfigClockSource+0x16c>
 80055f0:	2b50      	cmp	r3, #80	; 0x50
 80055f2:	d03c      	beq.n	800566e <HAL_TIM_ConfigClockSource+0xfa>
 80055f4:	2b50      	cmp	r3, #80	; 0x50
 80055f6:	d873      	bhi.n	80056e0 <HAL_TIM_ConfigClockSource+0x16c>
 80055f8:	2b40      	cmp	r3, #64	; 0x40
 80055fa:	d058      	beq.n	80056ae <HAL_TIM_ConfigClockSource+0x13a>
 80055fc:	2b40      	cmp	r3, #64	; 0x40
 80055fe:	d86f      	bhi.n	80056e0 <HAL_TIM_ConfigClockSource+0x16c>
 8005600:	2b30      	cmp	r3, #48	; 0x30
 8005602:	d064      	beq.n	80056ce <HAL_TIM_ConfigClockSource+0x15a>
 8005604:	2b30      	cmp	r3, #48	; 0x30
 8005606:	d86b      	bhi.n	80056e0 <HAL_TIM_ConfigClockSource+0x16c>
 8005608:	2b20      	cmp	r3, #32
 800560a:	d060      	beq.n	80056ce <HAL_TIM_ConfigClockSource+0x15a>
 800560c:	2b20      	cmp	r3, #32
 800560e:	d867      	bhi.n	80056e0 <HAL_TIM_ConfigClockSource+0x16c>
 8005610:	2b00      	cmp	r3, #0
 8005612:	d05c      	beq.n	80056ce <HAL_TIM_ConfigClockSource+0x15a>
 8005614:	2b10      	cmp	r3, #16
 8005616:	d05a      	beq.n	80056ce <HAL_TIM_ConfigClockSource+0x15a>
 8005618:	e062      	b.n	80056e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6818      	ldr	r0, [r3, #0]
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	6899      	ldr	r1, [r3, #8]
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	685a      	ldr	r2, [r3, #4]
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	68db      	ldr	r3, [r3, #12]
 800562a:	f000 faf1 	bl	8005c10 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800563c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	68ba      	ldr	r2, [r7, #8]
 8005644:	609a      	str	r2, [r3, #8]
      break;
 8005646:	e04f      	b.n	80056e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6818      	ldr	r0, [r3, #0]
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	6899      	ldr	r1, [r3, #8]
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	685a      	ldr	r2, [r3, #4]
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	68db      	ldr	r3, [r3, #12]
 8005658:	f000 fada 	bl	8005c10 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	689a      	ldr	r2, [r3, #8]
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800566a:	609a      	str	r2, [r3, #8]
      break;
 800566c:	e03c      	b.n	80056e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6818      	ldr	r0, [r3, #0]
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	6859      	ldr	r1, [r3, #4]
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	68db      	ldr	r3, [r3, #12]
 800567a:	461a      	mov	r2, r3
 800567c:	f000 fa4e 	bl	8005b1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	2150      	movs	r1, #80	; 0x50
 8005686:	4618      	mov	r0, r3
 8005688:	f000 faa7 	bl	8005bda <TIM_ITRx_SetConfig>
      break;
 800568c:	e02c      	b.n	80056e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6818      	ldr	r0, [r3, #0]
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	6859      	ldr	r1, [r3, #4]
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	68db      	ldr	r3, [r3, #12]
 800569a:	461a      	mov	r2, r3
 800569c:	f000 fa6d 	bl	8005b7a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2160      	movs	r1, #96	; 0x60
 80056a6:	4618      	mov	r0, r3
 80056a8:	f000 fa97 	bl	8005bda <TIM_ITRx_SetConfig>
      break;
 80056ac:	e01c      	b.n	80056e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6818      	ldr	r0, [r3, #0]
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	6859      	ldr	r1, [r3, #4]
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	68db      	ldr	r3, [r3, #12]
 80056ba:	461a      	mov	r2, r3
 80056bc:	f000 fa2e 	bl	8005b1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	2140      	movs	r1, #64	; 0x40
 80056c6:	4618      	mov	r0, r3
 80056c8:	f000 fa87 	bl	8005bda <TIM_ITRx_SetConfig>
      break;
 80056cc:	e00c      	b.n	80056e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4619      	mov	r1, r3
 80056d8:	4610      	mov	r0, r2
 80056da:	f000 fa7e 	bl	8005bda <TIM_ITRx_SetConfig>
      break;
 80056de:	e003      	b.n	80056e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	73fb      	strb	r3, [r7, #15]
      break;
 80056e4:	e000      	b.n	80056e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80056e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80056f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3710      	adds	r7, #16
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}
	...

08005704 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005704:	b480      	push	{r7}
 8005706:	b085      	sub	sp, #20
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
 800570c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a34      	ldr	r2, [pc, #208]	; (80057e8 <TIM_Base_SetConfig+0xe4>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d00f      	beq.n	800573c <TIM_Base_SetConfig+0x38>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005722:	d00b      	beq.n	800573c <TIM_Base_SetConfig+0x38>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a31      	ldr	r2, [pc, #196]	; (80057ec <TIM_Base_SetConfig+0xe8>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d007      	beq.n	800573c <TIM_Base_SetConfig+0x38>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	4a30      	ldr	r2, [pc, #192]	; (80057f0 <TIM_Base_SetConfig+0xec>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d003      	beq.n	800573c <TIM_Base_SetConfig+0x38>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	4a2f      	ldr	r2, [pc, #188]	; (80057f4 <TIM_Base_SetConfig+0xf0>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d108      	bne.n	800574e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005742:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	68fa      	ldr	r2, [r7, #12]
 800574a:	4313      	orrs	r3, r2
 800574c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	4a25      	ldr	r2, [pc, #148]	; (80057e8 <TIM_Base_SetConfig+0xe4>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d01b      	beq.n	800578e <TIM_Base_SetConfig+0x8a>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800575c:	d017      	beq.n	800578e <TIM_Base_SetConfig+0x8a>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	4a22      	ldr	r2, [pc, #136]	; (80057ec <TIM_Base_SetConfig+0xe8>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d013      	beq.n	800578e <TIM_Base_SetConfig+0x8a>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	4a21      	ldr	r2, [pc, #132]	; (80057f0 <TIM_Base_SetConfig+0xec>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d00f      	beq.n	800578e <TIM_Base_SetConfig+0x8a>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	4a20      	ldr	r2, [pc, #128]	; (80057f4 <TIM_Base_SetConfig+0xf0>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d00b      	beq.n	800578e <TIM_Base_SetConfig+0x8a>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4a1f      	ldr	r2, [pc, #124]	; (80057f8 <TIM_Base_SetConfig+0xf4>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d007      	beq.n	800578e <TIM_Base_SetConfig+0x8a>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4a1e      	ldr	r2, [pc, #120]	; (80057fc <TIM_Base_SetConfig+0xf8>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d003      	beq.n	800578e <TIM_Base_SetConfig+0x8a>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	4a1d      	ldr	r2, [pc, #116]	; (8005800 <TIM_Base_SetConfig+0xfc>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d108      	bne.n	80057a0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005794:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	68db      	ldr	r3, [r3, #12]
 800579a:	68fa      	ldr	r2, [r7, #12]
 800579c:	4313      	orrs	r3, r2
 800579e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	695b      	ldr	r3, [r3, #20]
 80057aa:	4313      	orrs	r3, r2
 80057ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	68fa      	ldr	r2, [r7, #12]
 80057b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	689a      	ldr	r2, [r3, #8]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	4a08      	ldr	r2, [pc, #32]	; (80057e8 <TIM_Base_SetConfig+0xe4>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d103      	bne.n	80057d4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	691a      	ldr	r2, [r3, #16]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2201      	movs	r2, #1
 80057d8:	615a      	str	r2, [r3, #20]
}
 80057da:	bf00      	nop
 80057dc:	3714      	adds	r7, #20
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	40010000 	.word	0x40010000
 80057ec:	40000400 	.word	0x40000400
 80057f0:	40000800 	.word	0x40000800
 80057f4:	40000c00 	.word	0x40000c00
 80057f8:	40014000 	.word	0x40014000
 80057fc:	40014400 	.word	0x40014400
 8005800:	40014800 	.word	0x40014800

08005804 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005804:	b480      	push	{r7}
 8005806:	b087      	sub	sp, #28
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
 800580c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a1b      	ldr	r3, [r3, #32]
 8005812:	f023 0201 	bic.w	r2, r3, #1
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6a1b      	ldr	r3, [r3, #32]
 800581e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	699b      	ldr	r3, [r3, #24]
 800582a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005832:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f023 0303 	bic.w	r3, r3, #3
 800583a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	68fa      	ldr	r2, [r7, #12]
 8005842:	4313      	orrs	r3, r2
 8005844:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	f023 0302 	bic.w	r3, r3, #2
 800584c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	697a      	ldr	r2, [r7, #20]
 8005854:	4313      	orrs	r3, r2
 8005856:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	4a1c      	ldr	r2, [pc, #112]	; (80058cc <TIM_OC1_SetConfig+0xc8>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d10c      	bne.n	800587a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	f023 0308 	bic.w	r3, r3, #8
 8005866:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	68db      	ldr	r3, [r3, #12]
 800586c:	697a      	ldr	r2, [r7, #20]
 800586e:	4313      	orrs	r3, r2
 8005870:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	f023 0304 	bic.w	r3, r3, #4
 8005878:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a13      	ldr	r2, [pc, #76]	; (80058cc <TIM_OC1_SetConfig+0xc8>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d111      	bne.n	80058a6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005888:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005890:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	695b      	ldr	r3, [r3, #20]
 8005896:	693a      	ldr	r2, [r7, #16]
 8005898:	4313      	orrs	r3, r2
 800589a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	699b      	ldr	r3, [r3, #24]
 80058a0:	693a      	ldr	r2, [r7, #16]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	693a      	ldr	r2, [r7, #16]
 80058aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	68fa      	ldr	r2, [r7, #12]
 80058b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	685a      	ldr	r2, [r3, #4]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	697a      	ldr	r2, [r7, #20]
 80058be:	621a      	str	r2, [r3, #32]
}
 80058c0:	bf00      	nop
 80058c2:	371c      	adds	r7, #28
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr
 80058cc:	40010000 	.word	0x40010000

080058d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b087      	sub	sp, #28
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a1b      	ldr	r3, [r3, #32]
 80058de:	f023 0210 	bic.w	r2, r3, #16
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6a1b      	ldr	r3, [r3, #32]
 80058ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	699b      	ldr	r3, [r3, #24]
 80058f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005906:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	021b      	lsls	r3, r3, #8
 800590e:	68fa      	ldr	r2, [r7, #12]
 8005910:	4313      	orrs	r3, r2
 8005912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	f023 0320 	bic.w	r3, r3, #32
 800591a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	011b      	lsls	r3, r3, #4
 8005922:	697a      	ldr	r2, [r7, #20]
 8005924:	4313      	orrs	r3, r2
 8005926:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a1e      	ldr	r2, [pc, #120]	; (80059a4 <TIM_OC2_SetConfig+0xd4>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d10d      	bne.n	800594c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005936:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	68db      	ldr	r3, [r3, #12]
 800593c:	011b      	lsls	r3, r3, #4
 800593e:	697a      	ldr	r2, [r7, #20]
 8005940:	4313      	orrs	r3, r2
 8005942:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800594a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	4a15      	ldr	r2, [pc, #84]	; (80059a4 <TIM_OC2_SetConfig+0xd4>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d113      	bne.n	800597c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800595a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005962:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	695b      	ldr	r3, [r3, #20]
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	693a      	ldr	r2, [r7, #16]
 800596c:	4313      	orrs	r3, r2
 800596e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	699b      	ldr	r3, [r3, #24]
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	693a      	ldr	r2, [r7, #16]
 8005978:	4313      	orrs	r3, r2
 800597a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	693a      	ldr	r2, [r7, #16]
 8005980:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	685a      	ldr	r2, [r3, #4]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	697a      	ldr	r2, [r7, #20]
 8005994:	621a      	str	r2, [r3, #32]
}
 8005996:	bf00      	nop
 8005998:	371c      	adds	r7, #28
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop
 80059a4:	40010000 	.word	0x40010000

080059a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b087      	sub	sp, #28
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
 80059b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6a1b      	ldr	r3, [r3, #32]
 80059b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6a1b      	ldr	r3, [r3, #32]
 80059c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	69db      	ldr	r3, [r3, #28]
 80059ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	f023 0303 	bic.w	r3, r3, #3
 80059de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	68fa      	ldr	r2, [r7, #12]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80059f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	689b      	ldr	r3, [r3, #8]
 80059f6:	021b      	lsls	r3, r3, #8
 80059f8:	697a      	ldr	r2, [r7, #20]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a1d      	ldr	r2, [pc, #116]	; (8005a78 <TIM_OC3_SetConfig+0xd0>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d10d      	bne.n	8005a22 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	68db      	ldr	r3, [r3, #12]
 8005a12:	021b      	lsls	r3, r3, #8
 8005a14:	697a      	ldr	r2, [r7, #20]
 8005a16:	4313      	orrs	r3, r2
 8005a18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a14      	ldr	r2, [pc, #80]	; (8005a78 <TIM_OC3_SetConfig+0xd0>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d113      	bne.n	8005a52 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	695b      	ldr	r3, [r3, #20]
 8005a3e:	011b      	lsls	r3, r3, #4
 8005a40:	693a      	ldr	r2, [r7, #16]
 8005a42:	4313      	orrs	r3, r2
 8005a44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	699b      	ldr	r3, [r3, #24]
 8005a4a:	011b      	lsls	r3, r3, #4
 8005a4c:	693a      	ldr	r2, [r7, #16]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	693a      	ldr	r2, [r7, #16]
 8005a56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	68fa      	ldr	r2, [r7, #12]
 8005a5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	685a      	ldr	r2, [r3, #4]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	697a      	ldr	r2, [r7, #20]
 8005a6a:	621a      	str	r2, [r3, #32]
}
 8005a6c:	bf00      	nop
 8005a6e:	371c      	adds	r7, #28
 8005a70:	46bd      	mov	sp, r7
 8005a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a76:	4770      	bx	lr
 8005a78:	40010000 	.word	0x40010000

08005a7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b087      	sub	sp, #28
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
 8005a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a1b      	ldr	r3, [r3, #32]
 8005a8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6a1b      	ldr	r3, [r3, #32]
 8005a96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	69db      	ldr	r3, [r3, #28]
 8005aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005aaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ab2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	021b      	lsls	r3, r3, #8
 8005aba:	68fa      	ldr	r2, [r7, #12]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ac6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	031b      	lsls	r3, r3, #12
 8005ace:	693a      	ldr	r2, [r7, #16]
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	4a10      	ldr	r2, [pc, #64]	; (8005b18 <TIM_OC4_SetConfig+0x9c>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d109      	bne.n	8005af0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ae2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	695b      	ldr	r3, [r3, #20]
 8005ae8:	019b      	lsls	r3, r3, #6
 8005aea:	697a      	ldr	r2, [r7, #20]
 8005aec:	4313      	orrs	r3, r2
 8005aee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	697a      	ldr	r2, [r7, #20]
 8005af4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	68fa      	ldr	r2, [r7, #12]
 8005afa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	685a      	ldr	r2, [r3, #4]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	693a      	ldr	r2, [r7, #16]
 8005b08:	621a      	str	r2, [r3, #32]
}
 8005b0a:	bf00      	nop
 8005b0c:	371c      	adds	r7, #28
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b14:	4770      	bx	lr
 8005b16:	bf00      	nop
 8005b18:	40010000 	.word	0x40010000

08005b1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b087      	sub	sp, #28
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	60f8      	str	r0, [r7, #12]
 8005b24:	60b9      	str	r1, [r7, #8]
 8005b26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6a1b      	ldr	r3, [r3, #32]
 8005b2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	6a1b      	ldr	r3, [r3, #32]
 8005b32:	f023 0201 	bic.w	r2, r3, #1
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	699b      	ldr	r3, [r3, #24]
 8005b3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	011b      	lsls	r3, r3, #4
 8005b4c:	693a      	ldr	r2, [r7, #16]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	f023 030a 	bic.w	r3, r3, #10
 8005b58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b5a:	697a      	ldr	r2, [r7, #20]
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	693a      	ldr	r2, [r7, #16]
 8005b66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	697a      	ldr	r2, [r7, #20]
 8005b6c:	621a      	str	r2, [r3, #32]
}
 8005b6e:	bf00      	nop
 8005b70:	371c      	adds	r7, #28
 8005b72:	46bd      	mov	sp, r7
 8005b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b78:	4770      	bx	lr

08005b7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b7a:	b480      	push	{r7}
 8005b7c:	b087      	sub	sp, #28
 8005b7e:	af00      	add	r7, sp, #0
 8005b80:	60f8      	str	r0, [r7, #12]
 8005b82:	60b9      	str	r1, [r7, #8]
 8005b84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	6a1b      	ldr	r3, [r3, #32]
 8005b8a:	f023 0210 	bic.w	r2, r3, #16
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	699b      	ldr	r3, [r3, #24]
 8005b96:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	6a1b      	ldr	r3, [r3, #32]
 8005b9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b9e:	697b      	ldr	r3, [r7, #20]
 8005ba0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005ba4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	031b      	lsls	r3, r3, #12
 8005baa:	697a      	ldr	r2, [r7, #20]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005bb6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	011b      	lsls	r3, r3, #4
 8005bbc:	693a      	ldr	r2, [r7, #16]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	697a      	ldr	r2, [r7, #20]
 8005bc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	693a      	ldr	r2, [r7, #16]
 8005bcc:	621a      	str	r2, [r3, #32]
}
 8005bce:	bf00      	nop
 8005bd0:	371c      	adds	r7, #28
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr

08005bda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005bda:	b480      	push	{r7}
 8005bdc:	b085      	sub	sp, #20
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	6078      	str	r0, [r7, #4]
 8005be2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bf0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005bf2:	683a      	ldr	r2, [r7, #0]
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	f043 0307 	orr.w	r3, r3, #7
 8005bfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	68fa      	ldr	r2, [r7, #12]
 8005c02:	609a      	str	r2, [r3, #8]
}
 8005c04:	bf00      	nop
 8005c06:	3714      	adds	r7, #20
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr

08005c10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b087      	sub	sp, #28
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	60f8      	str	r0, [r7, #12]
 8005c18:	60b9      	str	r1, [r7, #8]
 8005c1a:	607a      	str	r2, [r7, #4]
 8005c1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	021a      	lsls	r2, r3, #8
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	431a      	orrs	r2, r3
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	697a      	ldr	r2, [r7, #20]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	697a      	ldr	r2, [r7, #20]
 8005c42:	609a      	str	r2, [r3, #8]
}
 8005c44:	bf00      	nop
 8005c46:	371c      	adds	r7, #28
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr

08005c50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b087      	sub	sp, #28
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	60f8      	str	r0, [r7, #12]
 8005c58:	60b9      	str	r1, [r7, #8]
 8005c5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	f003 031f 	and.w	r3, r3, #31
 8005c62:	2201      	movs	r2, #1
 8005c64:	fa02 f303 	lsl.w	r3, r2, r3
 8005c68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6a1a      	ldr	r2, [r3, #32]
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	43db      	mvns	r3, r3
 8005c72:	401a      	ands	r2, r3
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	6a1a      	ldr	r2, [r3, #32]
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	f003 031f 	and.w	r3, r3, #31
 8005c82:	6879      	ldr	r1, [r7, #4]
 8005c84:	fa01 f303 	lsl.w	r3, r1, r3
 8005c88:	431a      	orrs	r2, r3
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	621a      	str	r2, [r3, #32]
}
 8005c8e:	bf00      	nop
 8005c90:	371c      	adds	r7, #28
 8005c92:	46bd      	mov	sp, r7
 8005c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c98:	4770      	bx	lr
	...

08005c9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b085      	sub	sp, #20
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
 8005ca4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d101      	bne.n	8005cb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005cb0:	2302      	movs	r3, #2
 8005cb2:	e050      	b.n	8005d56 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2202      	movs	r2, #2
 8005cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	68fa      	ldr	r2, [r7, #12]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	68fa      	ldr	r2, [r7, #12]
 8005cec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a1c      	ldr	r2, [pc, #112]	; (8005d64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d018      	beq.n	8005d2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d00:	d013      	beq.n	8005d2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a18      	ldr	r2, [pc, #96]	; (8005d68 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d00e      	beq.n	8005d2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a16      	ldr	r2, [pc, #88]	; (8005d6c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d009      	beq.n	8005d2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a15      	ldr	r2, [pc, #84]	; (8005d70 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d004      	beq.n	8005d2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a13      	ldr	r2, [pc, #76]	; (8005d74 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d10c      	bne.n	8005d44 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	68ba      	ldr	r2, [r7, #8]
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68ba      	ldr	r2, [r7, #8]
 8005d42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2201      	movs	r2, #1
 8005d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d54:	2300      	movs	r3, #0
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	3714      	adds	r7, #20
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d60:	4770      	bx	lr
 8005d62:	bf00      	nop
 8005d64:	40010000 	.word	0x40010000
 8005d68:	40000400 	.word	0x40000400
 8005d6c:	40000800 	.word	0x40000800
 8005d70:	40000c00 	.word	0x40000c00
 8005d74:	40014000 	.word	0x40014000

08005d78 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005d78:	b084      	sub	sp, #16
 8005d7a:	b580      	push	{r7, lr}
 8005d7c:	b084      	sub	sp, #16
 8005d7e:	af00      	add	r7, sp, #0
 8005d80:	6078      	str	r0, [r7, #4]
 8005d82:	f107 001c 	add.w	r0, r7, #28
 8005d86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d122      	bne.n	8005dd6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d94:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005da4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005da8:	687a      	ldr	r2, [r7, #4]
 8005daa:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	68db      	ldr	r3, [r3, #12]
 8005db0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005db8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d105      	bne.n	8005dca <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	68db      	ldr	r3, [r3, #12]
 8005dc2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f001 fbee 	bl	80075ac <USB_CoreReset>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	73fb      	strb	r3, [r7, #15]
 8005dd4:	e01a      	b.n	8005e0c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	68db      	ldr	r3, [r3, #12]
 8005dda:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f001 fbe2 	bl	80075ac <USB_CoreReset>
 8005de8:	4603      	mov	r3, r0
 8005dea:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005dec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d106      	bne.n	8005e00 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005df6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	639a      	str	r2, [r3, #56]	; 0x38
 8005dfe:	e005      	b.n	8005e0c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e04:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e0e:	2b01      	cmp	r3, #1
 8005e10:	d10b      	bne.n	8005e2a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	f043 0206 	orr.w	r2, r3, #6
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	f043 0220 	orr.w	r2, r3, #32
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005e2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3710      	adds	r7, #16
 8005e30:	46bd      	mov	sp, r7
 8005e32:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005e36:	b004      	add	sp, #16
 8005e38:	4770      	bx	lr
	...

08005e3c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b087      	sub	sp, #28
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	4613      	mov	r3, r2
 8005e48:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005e4a:	79fb      	ldrb	r3, [r7, #7]
 8005e4c:	2b02      	cmp	r3, #2
 8005e4e:	d165      	bne.n	8005f1c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	4a41      	ldr	r2, [pc, #260]	; (8005f58 <USB_SetTurnaroundTime+0x11c>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d906      	bls.n	8005e66 <USB_SetTurnaroundTime+0x2a>
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	4a40      	ldr	r2, [pc, #256]	; (8005f5c <USB_SetTurnaroundTime+0x120>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d202      	bcs.n	8005e66 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005e60:	230f      	movs	r3, #15
 8005e62:	617b      	str	r3, [r7, #20]
 8005e64:	e062      	b.n	8005f2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	4a3c      	ldr	r2, [pc, #240]	; (8005f5c <USB_SetTurnaroundTime+0x120>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d306      	bcc.n	8005e7c <USB_SetTurnaroundTime+0x40>
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	4a3b      	ldr	r2, [pc, #236]	; (8005f60 <USB_SetTurnaroundTime+0x124>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d202      	bcs.n	8005e7c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005e76:	230e      	movs	r3, #14
 8005e78:	617b      	str	r3, [r7, #20]
 8005e7a:	e057      	b.n	8005f2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	4a38      	ldr	r2, [pc, #224]	; (8005f60 <USB_SetTurnaroundTime+0x124>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d306      	bcc.n	8005e92 <USB_SetTurnaroundTime+0x56>
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	4a37      	ldr	r2, [pc, #220]	; (8005f64 <USB_SetTurnaroundTime+0x128>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d202      	bcs.n	8005e92 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005e8c:	230d      	movs	r3, #13
 8005e8e:	617b      	str	r3, [r7, #20]
 8005e90:	e04c      	b.n	8005f2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	4a33      	ldr	r2, [pc, #204]	; (8005f64 <USB_SetTurnaroundTime+0x128>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d306      	bcc.n	8005ea8 <USB_SetTurnaroundTime+0x6c>
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	4a32      	ldr	r2, [pc, #200]	; (8005f68 <USB_SetTurnaroundTime+0x12c>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d802      	bhi.n	8005ea8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005ea2:	230c      	movs	r3, #12
 8005ea4:	617b      	str	r3, [r7, #20]
 8005ea6:	e041      	b.n	8005f2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	4a2f      	ldr	r2, [pc, #188]	; (8005f68 <USB_SetTurnaroundTime+0x12c>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d906      	bls.n	8005ebe <USB_SetTurnaroundTime+0x82>
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	4a2e      	ldr	r2, [pc, #184]	; (8005f6c <USB_SetTurnaroundTime+0x130>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d802      	bhi.n	8005ebe <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005eb8:	230b      	movs	r3, #11
 8005eba:	617b      	str	r3, [r7, #20]
 8005ebc:	e036      	b.n	8005f2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	4a2a      	ldr	r2, [pc, #168]	; (8005f6c <USB_SetTurnaroundTime+0x130>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d906      	bls.n	8005ed4 <USB_SetTurnaroundTime+0x98>
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	4a29      	ldr	r2, [pc, #164]	; (8005f70 <USB_SetTurnaroundTime+0x134>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d802      	bhi.n	8005ed4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005ece:	230a      	movs	r3, #10
 8005ed0:	617b      	str	r3, [r7, #20]
 8005ed2:	e02b      	b.n	8005f2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	4a26      	ldr	r2, [pc, #152]	; (8005f70 <USB_SetTurnaroundTime+0x134>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d906      	bls.n	8005eea <USB_SetTurnaroundTime+0xae>
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	4a25      	ldr	r2, [pc, #148]	; (8005f74 <USB_SetTurnaroundTime+0x138>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d202      	bcs.n	8005eea <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005ee4:	2309      	movs	r3, #9
 8005ee6:	617b      	str	r3, [r7, #20]
 8005ee8:	e020      	b.n	8005f2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	4a21      	ldr	r2, [pc, #132]	; (8005f74 <USB_SetTurnaroundTime+0x138>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d306      	bcc.n	8005f00 <USB_SetTurnaroundTime+0xc4>
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	4a20      	ldr	r2, [pc, #128]	; (8005f78 <USB_SetTurnaroundTime+0x13c>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d802      	bhi.n	8005f00 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005efa:	2308      	movs	r3, #8
 8005efc:	617b      	str	r3, [r7, #20]
 8005efe:	e015      	b.n	8005f2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	4a1d      	ldr	r2, [pc, #116]	; (8005f78 <USB_SetTurnaroundTime+0x13c>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d906      	bls.n	8005f16 <USB_SetTurnaroundTime+0xda>
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	4a1c      	ldr	r2, [pc, #112]	; (8005f7c <USB_SetTurnaroundTime+0x140>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d202      	bcs.n	8005f16 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005f10:	2307      	movs	r3, #7
 8005f12:	617b      	str	r3, [r7, #20]
 8005f14:	e00a      	b.n	8005f2c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005f16:	2306      	movs	r3, #6
 8005f18:	617b      	str	r3, [r7, #20]
 8005f1a:	e007      	b.n	8005f2c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005f1c:	79fb      	ldrb	r3, [r7, #7]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d102      	bne.n	8005f28 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005f22:	2309      	movs	r3, #9
 8005f24:	617b      	str	r3, [r7, #20]
 8005f26:	e001      	b.n	8005f2c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005f28:	2309      	movs	r3, #9
 8005f2a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	68da      	ldr	r2, [r3, #12]
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	029b      	lsls	r3, r3, #10
 8005f40:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8005f44:	431a      	orrs	r2, r3
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	371c      	adds	r7, #28
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr
 8005f58:	00d8acbf 	.word	0x00d8acbf
 8005f5c:	00e4e1c0 	.word	0x00e4e1c0
 8005f60:	00f42400 	.word	0x00f42400
 8005f64:	01067380 	.word	0x01067380
 8005f68:	011a499f 	.word	0x011a499f
 8005f6c:	01312cff 	.word	0x01312cff
 8005f70:	014ca43f 	.word	0x014ca43f
 8005f74:	016e3600 	.word	0x016e3600
 8005f78:	01a6ab1f 	.word	0x01a6ab1f
 8005f7c:	01e84800 	.word	0x01e84800

08005f80 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	689b      	ldr	r3, [r3, #8]
 8005f8c:	f043 0201 	orr.w	r2, r3, #1
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005f94:	2300      	movs	r3, #0
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	370c      	adds	r7, #12
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr

08005fa2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005fa2:	b480      	push	{r7}
 8005fa4:	b083      	sub	sp, #12
 8005fa6:	af00      	add	r7, sp, #0
 8005fa8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	f023 0201 	bic.w	r2, r3, #1
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005fb6:	2300      	movs	r3, #0
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	370c      	adds	r7, #12
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr

08005fc4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b084      	sub	sp, #16
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
 8005fcc:	460b      	mov	r3, r1
 8005fce:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	68db      	ldr	r3, [r3, #12]
 8005fd8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005fe0:	78fb      	ldrb	r3, [r7, #3]
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d115      	bne.n	8006012 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	68db      	ldr	r3, [r3, #12]
 8005fea:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005ff2:	2001      	movs	r0, #1
 8005ff4:	f7fb ff4c 	bl	8001e90 <HAL_Delay>
      ms++;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	3301      	adds	r3, #1
 8005ffc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f001 fa45 	bl	800748e <USB_GetMode>
 8006004:	4603      	mov	r3, r0
 8006006:	2b01      	cmp	r3, #1
 8006008:	d01e      	beq.n	8006048 <USB_SetCurrentMode+0x84>
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	2b31      	cmp	r3, #49	; 0x31
 800600e:	d9f0      	bls.n	8005ff2 <USB_SetCurrentMode+0x2e>
 8006010:	e01a      	b.n	8006048 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006012:	78fb      	ldrb	r3, [r7, #3]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d115      	bne.n	8006044 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006024:	2001      	movs	r0, #1
 8006026:	f7fb ff33 	bl	8001e90 <HAL_Delay>
      ms++;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	3301      	adds	r3, #1
 800602e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f001 fa2c 	bl	800748e <USB_GetMode>
 8006036:	4603      	mov	r3, r0
 8006038:	2b00      	cmp	r3, #0
 800603a:	d005      	beq.n	8006048 <USB_SetCurrentMode+0x84>
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2b31      	cmp	r3, #49	; 0x31
 8006040:	d9f0      	bls.n	8006024 <USB_SetCurrentMode+0x60>
 8006042:	e001      	b.n	8006048 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	e005      	b.n	8006054 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2b32      	cmp	r3, #50	; 0x32
 800604c:	d101      	bne.n	8006052 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800604e:	2301      	movs	r3, #1
 8006050:	e000      	b.n	8006054 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006052:	2300      	movs	r3, #0
}
 8006054:	4618      	mov	r0, r3
 8006056:	3710      	adds	r7, #16
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}

0800605c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800605c:	b084      	sub	sp, #16
 800605e:	b580      	push	{r7, lr}
 8006060:	b086      	sub	sp, #24
 8006062:	af00      	add	r7, sp, #0
 8006064:	6078      	str	r0, [r7, #4]
 8006066:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800606a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800606e:	2300      	movs	r3, #0
 8006070:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006076:	2300      	movs	r3, #0
 8006078:	613b      	str	r3, [r7, #16]
 800607a:	e009      	b.n	8006090 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800607c:	687a      	ldr	r2, [r7, #4]
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	3340      	adds	r3, #64	; 0x40
 8006082:	009b      	lsls	r3, r3, #2
 8006084:	4413      	add	r3, r2
 8006086:	2200      	movs	r2, #0
 8006088:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800608a:	693b      	ldr	r3, [r7, #16]
 800608c:	3301      	adds	r3, #1
 800608e:	613b      	str	r3, [r7, #16]
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	2b0e      	cmp	r3, #14
 8006094:	d9f2      	bls.n	800607c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006096:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006098:	2b00      	cmp	r3, #0
 800609a:	d11c      	bne.n	80060d6 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	68fa      	ldr	r2, [r7, #12]
 80060a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80060aa:	f043 0302 	orr.w	r3, r3, #2
 80060ae:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060b4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060c0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060cc:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	639a      	str	r2, [r3, #56]	; 0x38
 80060d4:	e00b      	b.n	80060ee <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060da:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060e6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80060f4:	461a      	mov	r2, r3
 80060f6:	2300      	movs	r3, #0
 80060f8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006100:	4619      	mov	r1, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006108:	461a      	mov	r2, r3
 800610a:	680b      	ldr	r3, [r1, #0]
 800610c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800610e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006110:	2b01      	cmp	r3, #1
 8006112:	d10c      	bne.n	800612e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006116:	2b00      	cmp	r3, #0
 8006118:	d104      	bne.n	8006124 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800611a:	2100      	movs	r1, #0
 800611c:	6878      	ldr	r0, [r7, #4]
 800611e:	f000 f965 	bl	80063ec <USB_SetDevSpeed>
 8006122:	e008      	b.n	8006136 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006124:	2101      	movs	r1, #1
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f000 f960 	bl	80063ec <USB_SetDevSpeed>
 800612c:	e003      	b.n	8006136 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800612e:	2103      	movs	r1, #3
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f000 f95b 	bl	80063ec <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006136:	2110      	movs	r1, #16
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	f000 f8f3 	bl	8006324 <USB_FlushTxFifo>
 800613e:	4603      	mov	r3, r0
 8006140:	2b00      	cmp	r3, #0
 8006142:	d001      	beq.n	8006148 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f000 f91f 	bl	800638c <USB_FlushRxFifo>
 800614e:	4603      	mov	r3, r0
 8006150:	2b00      	cmp	r3, #0
 8006152:	d001      	beq.n	8006158 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8006154:	2301      	movs	r3, #1
 8006156:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800615e:	461a      	mov	r2, r3
 8006160:	2300      	movs	r3, #0
 8006162:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800616a:	461a      	mov	r2, r3
 800616c:	2300      	movs	r3, #0
 800616e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006176:	461a      	mov	r2, r3
 8006178:	2300      	movs	r3, #0
 800617a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800617c:	2300      	movs	r3, #0
 800617e:	613b      	str	r3, [r7, #16]
 8006180:	e043      	b.n	800620a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	015a      	lsls	r2, r3, #5
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	4413      	add	r3, r2
 800618a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006194:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006198:	d118      	bne.n	80061cc <USB_DevInit+0x170>
    {
      if (i == 0U)
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d10a      	bne.n	80061b6 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	015a      	lsls	r2, r3, #5
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	4413      	add	r3, r2
 80061a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061ac:	461a      	mov	r2, r3
 80061ae:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80061b2:	6013      	str	r3, [r2, #0]
 80061b4:	e013      	b.n	80061de <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	015a      	lsls	r2, r3, #5
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	4413      	add	r3, r2
 80061be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061c2:	461a      	mov	r2, r3
 80061c4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80061c8:	6013      	str	r3, [r2, #0]
 80061ca:	e008      	b.n	80061de <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	015a      	lsls	r2, r3, #5
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	4413      	add	r3, r2
 80061d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061d8:	461a      	mov	r2, r3
 80061da:	2300      	movs	r3, #0
 80061dc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	015a      	lsls	r2, r3, #5
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	4413      	add	r3, r2
 80061e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061ea:	461a      	mov	r2, r3
 80061ec:	2300      	movs	r3, #0
 80061ee:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80061f0:	693b      	ldr	r3, [r7, #16]
 80061f2:	015a      	lsls	r2, r3, #5
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	4413      	add	r3, r2
 80061f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061fc:	461a      	mov	r2, r3
 80061fe:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006202:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	3301      	adds	r3, #1
 8006208:	613b      	str	r3, [r7, #16]
 800620a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800620c:	693a      	ldr	r2, [r7, #16]
 800620e:	429a      	cmp	r2, r3
 8006210:	d3b7      	bcc.n	8006182 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006212:	2300      	movs	r3, #0
 8006214:	613b      	str	r3, [r7, #16]
 8006216:	e043      	b.n	80062a0 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	015a      	lsls	r2, r3, #5
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	4413      	add	r3, r2
 8006220:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800622a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800622e:	d118      	bne.n	8006262 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d10a      	bne.n	800624c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006236:	693b      	ldr	r3, [r7, #16]
 8006238:	015a      	lsls	r2, r3, #5
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	4413      	add	r3, r2
 800623e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006242:	461a      	mov	r2, r3
 8006244:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006248:	6013      	str	r3, [r2, #0]
 800624a:	e013      	b.n	8006274 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	015a      	lsls	r2, r3, #5
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	4413      	add	r3, r2
 8006254:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006258:	461a      	mov	r2, r3
 800625a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800625e:	6013      	str	r3, [r2, #0]
 8006260:	e008      	b.n	8006274 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	015a      	lsls	r2, r3, #5
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	4413      	add	r3, r2
 800626a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800626e:	461a      	mov	r2, r3
 8006270:	2300      	movs	r3, #0
 8006272:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	015a      	lsls	r2, r3, #5
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	4413      	add	r3, r2
 800627c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006280:	461a      	mov	r2, r3
 8006282:	2300      	movs	r3, #0
 8006284:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	015a      	lsls	r2, r3, #5
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	4413      	add	r3, r2
 800628e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006292:	461a      	mov	r2, r3
 8006294:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006298:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	3301      	adds	r3, #1
 800629e:	613b      	str	r3, [r7, #16]
 80062a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062a2:	693a      	ldr	r2, [r7, #16]
 80062a4:	429a      	cmp	r2, r3
 80062a6:	d3b7      	bcc.n	8006218 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062ae:	691b      	ldr	r3, [r3, #16]
 80062b0:	68fa      	ldr	r2, [r7, #12]
 80062b2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80062b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80062ba:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2200      	movs	r2, #0
 80062c0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80062c8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80062ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d105      	bne.n	80062dc <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	699b      	ldr	r3, [r3, #24]
 80062d4:	f043 0210 	orr.w	r2, r3, #16
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	699a      	ldr	r2, [r3, #24]
 80062e0:	4b0f      	ldr	r3, [pc, #60]	; (8006320 <USB_DevInit+0x2c4>)
 80062e2:	4313      	orrs	r3, r2
 80062e4:	687a      	ldr	r2, [r7, #4]
 80062e6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80062e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d005      	beq.n	80062fa <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	699b      	ldr	r3, [r3, #24]
 80062f2:	f043 0208 	orr.w	r2, r3, #8
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80062fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	d107      	bne.n	8006310 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	699b      	ldr	r3, [r3, #24]
 8006304:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006308:	f043 0304 	orr.w	r3, r3, #4
 800630c:	687a      	ldr	r2, [r7, #4]
 800630e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006310:	7dfb      	ldrb	r3, [r7, #23]
}
 8006312:	4618      	mov	r0, r3
 8006314:	3718      	adds	r7, #24
 8006316:	46bd      	mov	sp, r7
 8006318:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800631c:	b004      	add	sp, #16
 800631e:	4770      	bx	lr
 8006320:	803c3800 	.word	0x803c3800

08006324 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006324:	b480      	push	{r7}
 8006326:	b085      	sub	sp, #20
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
 800632c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800632e:	2300      	movs	r3, #0
 8006330:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	3301      	adds	r3, #1
 8006336:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	4a13      	ldr	r2, [pc, #76]	; (8006388 <USB_FlushTxFifo+0x64>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d901      	bls.n	8006344 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006340:	2303      	movs	r3, #3
 8006342:	e01b      	b.n	800637c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	691b      	ldr	r3, [r3, #16]
 8006348:	2b00      	cmp	r3, #0
 800634a:	daf2      	bge.n	8006332 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800634c:	2300      	movs	r3, #0
 800634e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	019b      	lsls	r3, r3, #6
 8006354:	f043 0220 	orr.w	r2, r3, #32
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	3301      	adds	r3, #1
 8006360:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	4a08      	ldr	r2, [pc, #32]	; (8006388 <USB_FlushTxFifo+0x64>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d901      	bls.n	800636e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800636a:	2303      	movs	r3, #3
 800636c:	e006      	b.n	800637c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	691b      	ldr	r3, [r3, #16]
 8006372:	f003 0320 	and.w	r3, r3, #32
 8006376:	2b20      	cmp	r3, #32
 8006378:	d0f0      	beq.n	800635c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800637a:	2300      	movs	r3, #0
}
 800637c:	4618      	mov	r0, r3
 800637e:	3714      	adds	r7, #20
 8006380:	46bd      	mov	sp, r7
 8006382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006386:	4770      	bx	lr
 8006388:	00030d40 	.word	0x00030d40

0800638c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800638c:	b480      	push	{r7}
 800638e:	b085      	sub	sp, #20
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006394:	2300      	movs	r3, #0
 8006396:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	3301      	adds	r3, #1
 800639c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	4a11      	ldr	r2, [pc, #68]	; (80063e8 <USB_FlushRxFifo+0x5c>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d901      	bls.n	80063aa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80063a6:	2303      	movs	r3, #3
 80063a8:	e018      	b.n	80063dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	691b      	ldr	r3, [r3, #16]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	daf2      	bge.n	8006398 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80063b2:	2300      	movs	r3, #0
 80063b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2210      	movs	r2, #16
 80063ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	3301      	adds	r3, #1
 80063c0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	4a08      	ldr	r2, [pc, #32]	; (80063e8 <USB_FlushRxFifo+0x5c>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d901      	bls.n	80063ce <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80063ca:	2303      	movs	r3, #3
 80063cc:	e006      	b.n	80063dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	f003 0310 	and.w	r3, r3, #16
 80063d6:	2b10      	cmp	r3, #16
 80063d8:	d0f0      	beq.n	80063bc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80063da:	2300      	movs	r3, #0
}
 80063dc:	4618      	mov	r0, r3
 80063de:	3714      	adds	r7, #20
 80063e0:	46bd      	mov	sp, r7
 80063e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e6:	4770      	bx	lr
 80063e8:	00030d40 	.word	0x00030d40

080063ec <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b085      	sub	sp, #20
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	460b      	mov	r3, r1
 80063f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	78fb      	ldrb	r3, [r7, #3]
 8006406:	68f9      	ldr	r1, [r7, #12]
 8006408:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800640c:	4313      	orrs	r3, r2
 800640e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006410:	2300      	movs	r3, #0
}
 8006412:	4618      	mov	r0, r3
 8006414:	3714      	adds	r7, #20
 8006416:	46bd      	mov	sp, r7
 8006418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641c:	4770      	bx	lr

0800641e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800641e:	b480      	push	{r7}
 8006420:	b087      	sub	sp, #28
 8006422:	af00      	add	r7, sp, #0
 8006424:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	f003 0306 	and.w	r3, r3, #6
 8006436:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d102      	bne.n	8006444 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800643e:	2300      	movs	r3, #0
 8006440:	75fb      	strb	r3, [r7, #23]
 8006442:	e00a      	b.n	800645a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2b02      	cmp	r3, #2
 8006448:	d002      	beq.n	8006450 <USB_GetDevSpeed+0x32>
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2b06      	cmp	r3, #6
 800644e:	d102      	bne.n	8006456 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006450:	2302      	movs	r3, #2
 8006452:	75fb      	strb	r3, [r7, #23]
 8006454:	e001      	b.n	800645a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006456:	230f      	movs	r3, #15
 8006458:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800645a:	7dfb      	ldrb	r3, [r7, #23]
}
 800645c:	4618      	mov	r0, r3
 800645e:	371c      	adds	r7, #28
 8006460:	46bd      	mov	sp, r7
 8006462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006466:	4770      	bx	lr

08006468 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006468:	b480      	push	{r7}
 800646a:	b085      	sub	sp, #20
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
 8006470:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	781b      	ldrb	r3, [r3, #0]
 800647a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	785b      	ldrb	r3, [r3, #1]
 8006480:	2b01      	cmp	r3, #1
 8006482:	d13a      	bne.n	80064fa <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800648a:	69da      	ldr	r2, [r3, #28]
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	781b      	ldrb	r3, [r3, #0]
 8006490:	f003 030f 	and.w	r3, r3, #15
 8006494:	2101      	movs	r1, #1
 8006496:	fa01 f303 	lsl.w	r3, r1, r3
 800649a:	b29b      	uxth	r3, r3
 800649c:	68f9      	ldr	r1, [r7, #12]
 800649e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80064a2:	4313      	orrs	r3, r2
 80064a4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80064a6:	68bb      	ldr	r3, [r7, #8]
 80064a8:	015a      	lsls	r2, r3, #5
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	4413      	add	r3, r2
 80064ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d155      	bne.n	8006568 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	015a      	lsls	r2, r3, #5
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	4413      	add	r3, r2
 80064c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	68db      	ldr	r3, [r3, #12]
 80064ce:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	791b      	ldrb	r3, [r3, #4]
 80064d6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80064d8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	059b      	lsls	r3, r3, #22
 80064de:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80064e0:	4313      	orrs	r3, r2
 80064e2:	68ba      	ldr	r2, [r7, #8]
 80064e4:	0151      	lsls	r1, r2, #5
 80064e6:	68fa      	ldr	r2, [r7, #12]
 80064e8:	440a      	add	r2, r1
 80064ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80064f6:	6013      	str	r3, [r2, #0]
 80064f8:	e036      	b.n	8006568 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006500:	69da      	ldr	r2, [r3, #28]
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	781b      	ldrb	r3, [r3, #0]
 8006506:	f003 030f 	and.w	r3, r3, #15
 800650a:	2101      	movs	r1, #1
 800650c:	fa01 f303 	lsl.w	r3, r1, r3
 8006510:	041b      	lsls	r3, r3, #16
 8006512:	68f9      	ldr	r1, [r7, #12]
 8006514:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006518:	4313      	orrs	r3, r2
 800651a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	015a      	lsls	r2, r3, #5
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	4413      	add	r3, r2
 8006524:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800652e:	2b00      	cmp	r3, #0
 8006530:	d11a      	bne.n	8006568 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	015a      	lsls	r2, r3, #5
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	4413      	add	r3, r2
 800653a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	791b      	ldrb	r3, [r3, #4]
 800654c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800654e:	430b      	orrs	r3, r1
 8006550:	4313      	orrs	r3, r2
 8006552:	68ba      	ldr	r2, [r7, #8]
 8006554:	0151      	lsls	r1, r2, #5
 8006556:	68fa      	ldr	r2, [r7, #12]
 8006558:	440a      	add	r2, r1
 800655a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800655e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006562:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006566:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006568:	2300      	movs	r3, #0
}
 800656a:	4618      	mov	r0, r3
 800656c:	3714      	adds	r7, #20
 800656e:	46bd      	mov	sp, r7
 8006570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006574:	4770      	bx	lr
	...

08006578 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006578:	b480      	push	{r7}
 800657a:	b085      	sub	sp, #20
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	781b      	ldrb	r3, [r3, #0]
 800658a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	785b      	ldrb	r3, [r3, #1]
 8006590:	2b01      	cmp	r3, #1
 8006592:	d161      	bne.n	8006658 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	015a      	lsls	r2, r3, #5
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	4413      	add	r3, r2
 800659c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80065a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80065aa:	d11f      	bne.n	80065ec <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	015a      	lsls	r2, r3, #5
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	4413      	add	r3, r2
 80065b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	68ba      	ldr	r2, [r7, #8]
 80065bc:	0151      	lsls	r1, r2, #5
 80065be:	68fa      	ldr	r2, [r7, #12]
 80065c0:	440a      	add	r2, r1
 80065c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80065c6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80065ca:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	015a      	lsls	r2, r3, #5
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	4413      	add	r3, r2
 80065d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	68ba      	ldr	r2, [r7, #8]
 80065dc:	0151      	lsls	r1, r2, #5
 80065de:	68fa      	ldr	r2, [r7, #12]
 80065e0:	440a      	add	r2, r1
 80065e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80065e6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80065ea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	781b      	ldrb	r3, [r3, #0]
 80065f8:	f003 030f 	and.w	r3, r3, #15
 80065fc:	2101      	movs	r1, #1
 80065fe:	fa01 f303 	lsl.w	r3, r1, r3
 8006602:	b29b      	uxth	r3, r3
 8006604:	43db      	mvns	r3, r3
 8006606:	68f9      	ldr	r1, [r7, #12]
 8006608:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800660c:	4013      	ands	r3, r2
 800660e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006616:	69da      	ldr	r2, [r3, #28]
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	781b      	ldrb	r3, [r3, #0]
 800661c:	f003 030f 	and.w	r3, r3, #15
 8006620:	2101      	movs	r1, #1
 8006622:	fa01 f303 	lsl.w	r3, r1, r3
 8006626:	b29b      	uxth	r3, r3
 8006628:	43db      	mvns	r3, r3
 800662a:	68f9      	ldr	r1, [r7, #12]
 800662c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006630:	4013      	ands	r3, r2
 8006632:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	015a      	lsls	r2, r3, #5
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	4413      	add	r3, r2
 800663c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006640:	681a      	ldr	r2, [r3, #0]
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	0159      	lsls	r1, r3, #5
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	440b      	add	r3, r1
 800664a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800664e:	4619      	mov	r1, r3
 8006650:	4b35      	ldr	r3, [pc, #212]	; (8006728 <USB_DeactivateEndpoint+0x1b0>)
 8006652:	4013      	ands	r3, r2
 8006654:	600b      	str	r3, [r1, #0]
 8006656:	e060      	b.n	800671a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	015a      	lsls	r2, r3, #5
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	4413      	add	r3, r2
 8006660:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800666a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800666e:	d11f      	bne.n	80066b0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	015a      	lsls	r2, r3, #5
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	4413      	add	r3, r2
 8006678:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	68ba      	ldr	r2, [r7, #8]
 8006680:	0151      	lsls	r1, r2, #5
 8006682:	68fa      	ldr	r2, [r7, #12]
 8006684:	440a      	add	r2, r1
 8006686:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800668a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800668e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	015a      	lsls	r2, r3, #5
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	4413      	add	r3, r2
 8006698:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	68ba      	ldr	r2, [r7, #8]
 80066a0:	0151      	lsls	r1, r2, #5
 80066a2:	68fa      	ldr	r2, [r7, #12]
 80066a4:	440a      	add	r2, r1
 80066a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80066aa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80066ae:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	781b      	ldrb	r3, [r3, #0]
 80066bc:	f003 030f 	and.w	r3, r3, #15
 80066c0:	2101      	movs	r1, #1
 80066c2:	fa01 f303 	lsl.w	r3, r1, r3
 80066c6:	041b      	lsls	r3, r3, #16
 80066c8:	43db      	mvns	r3, r3
 80066ca:	68f9      	ldr	r1, [r7, #12]
 80066cc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80066d0:	4013      	ands	r3, r2
 80066d2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066da:	69da      	ldr	r2, [r3, #28]
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	781b      	ldrb	r3, [r3, #0]
 80066e0:	f003 030f 	and.w	r3, r3, #15
 80066e4:	2101      	movs	r1, #1
 80066e6:	fa01 f303 	lsl.w	r3, r1, r3
 80066ea:	041b      	lsls	r3, r3, #16
 80066ec:	43db      	mvns	r3, r3
 80066ee:	68f9      	ldr	r1, [r7, #12]
 80066f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80066f4:	4013      	ands	r3, r2
 80066f6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	015a      	lsls	r2, r3, #5
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	4413      	add	r3, r2
 8006700:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006704:	681a      	ldr	r2, [r3, #0]
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	0159      	lsls	r1, r3, #5
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	440b      	add	r3, r1
 800670e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006712:	4619      	mov	r1, r3
 8006714:	4b05      	ldr	r3, [pc, #20]	; (800672c <USB_DeactivateEndpoint+0x1b4>)
 8006716:	4013      	ands	r3, r2
 8006718:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800671a:	2300      	movs	r3, #0
}
 800671c:	4618      	mov	r0, r3
 800671e:	3714      	adds	r7, #20
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr
 8006728:	ec337800 	.word	0xec337800
 800672c:	eff37800 	.word	0xeff37800

08006730 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b08a      	sub	sp, #40	; 0x28
 8006734:	af02      	add	r7, sp, #8
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	4613      	mov	r3, r2
 800673c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	781b      	ldrb	r3, [r3, #0]
 8006746:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	785b      	ldrb	r3, [r3, #1]
 800674c:	2b01      	cmp	r3, #1
 800674e:	f040 815c 	bne.w	8006a0a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	699b      	ldr	r3, [r3, #24]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d132      	bne.n	80067c0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800675a:	69bb      	ldr	r3, [r7, #24]
 800675c:	015a      	lsls	r2, r3, #5
 800675e:	69fb      	ldr	r3, [r7, #28]
 8006760:	4413      	add	r3, r2
 8006762:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006766:	691b      	ldr	r3, [r3, #16]
 8006768:	69ba      	ldr	r2, [r7, #24]
 800676a:	0151      	lsls	r1, r2, #5
 800676c:	69fa      	ldr	r2, [r7, #28]
 800676e:	440a      	add	r2, r1
 8006770:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006774:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006778:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800677c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800677e:	69bb      	ldr	r3, [r7, #24]
 8006780:	015a      	lsls	r2, r3, #5
 8006782:	69fb      	ldr	r3, [r7, #28]
 8006784:	4413      	add	r3, r2
 8006786:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800678a:	691b      	ldr	r3, [r3, #16]
 800678c:	69ba      	ldr	r2, [r7, #24]
 800678e:	0151      	lsls	r1, r2, #5
 8006790:	69fa      	ldr	r2, [r7, #28]
 8006792:	440a      	add	r2, r1
 8006794:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006798:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800679c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800679e:	69bb      	ldr	r3, [r7, #24]
 80067a0:	015a      	lsls	r2, r3, #5
 80067a2:	69fb      	ldr	r3, [r7, #28]
 80067a4:	4413      	add	r3, r2
 80067a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067aa:	691b      	ldr	r3, [r3, #16]
 80067ac:	69ba      	ldr	r2, [r7, #24]
 80067ae:	0151      	lsls	r1, r2, #5
 80067b0:	69fa      	ldr	r2, [r7, #28]
 80067b2:	440a      	add	r2, r1
 80067b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80067b8:	0cdb      	lsrs	r3, r3, #19
 80067ba:	04db      	lsls	r3, r3, #19
 80067bc:	6113      	str	r3, [r2, #16]
 80067be:	e074      	b.n	80068aa <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80067c0:	69bb      	ldr	r3, [r7, #24]
 80067c2:	015a      	lsls	r2, r3, #5
 80067c4:	69fb      	ldr	r3, [r7, #28]
 80067c6:	4413      	add	r3, r2
 80067c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	69ba      	ldr	r2, [r7, #24]
 80067d0:	0151      	lsls	r1, r2, #5
 80067d2:	69fa      	ldr	r2, [r7, #28]
 80067d4:	440a      	add	r2, r1
 80067d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80067da:	0cdb      	lsrs	r3, r3, #19
 80067dc:	04db      	lsls	r3, r3, #19
 80067de:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80067e0:	69bb      	ldr	r3, [r7, #24]
 80067e2:	015a      	lsls	r2, r3, #5
 80067e4:	69fb      	ldr	r3, [r7, #28]
 80067e6:	4413      	add	r3, r2
 80067e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067ec:	691b      	ldr	r3, [r3, #16]
 80067ee:	69ba      	ldr	r2, [r7, #24]
 80067f0:	0151      	lsls	r1, r2, #5
 80067f2:	69fa      	ldr	r2, [r7, #28]
 80067f4:	440a      	add	r2, r1
 80067f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80067fa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80067fe:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006802:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006804:	69bb      	ldr	r3, [r7, #24]
 8006806:	015a      	lsls	r2, r3, #5
 8006808:	69fb      	ldr	r3, [r7, #28]
 800680a:	4413      	add	r3, r2
 800680c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006810:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	6999      	ldr	r1, [r3, #24]
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	440b      	add	r3, r1
 800681c:	1e59      	subs	r1, r3, #1
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	68db      	ldr	r3, [r3, #12]
 8006822:	fbb1 f3f3 	udiv	r3, r1, r3
 8006826:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006828:	4b9d      	ldr	r3, [pc, #628]	; (8006aa0 <USB_EPStartXfer+0x370>)
 800682a:	400b      	ands	r3, r1
 800682c:	69b9      	ldr	r1, [r7, #24]
 800682e:	0148      	lsls	r0, r1, #5
 8006830:	69f9      	ldr	r1, [r7, #28]
 8006832:	4401      	add	r1, r0
 8006834:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006838:	4313      	orrs	r3, r2
 800683a:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800683c:	69bb      	ldr	r3, [r7, #24]
 800683e:	015a      	lsls	r2, r3, #5
 8006840:	69fb      	ldr	r3, [r7, #28]
 8006842:	4413      	add	r3, r2
 8006844:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006848:	691a      	ldr	r2, [r3, #16]
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	699b      	ldr	r3, [r3, #24]
 800684e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006852:	69b9      	ldr	r1, [r7, #24]
 8006854:	0148      	lsls	r0, r1, #5
 8006856:	69f9      	ldr	r1, [r7, #28]
 8006858:	4401      	add	r1, r0
 800685a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800685e:	4313      	orrs	r3, r2
 8006860:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	791b      	ldrb	r3, [r3, #4]
 8006866:	2b01      	cmp	r3, #1
 8006868:	d11f      	bne.n	80068aa <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800686a:	69bb      	ldr	r3, [r7, #24]
 800686c:	015a      	lsls	r2, r3, #5
 800686e:	69fb      	ldr	r3, [r7, #28]
 8006870:	4413      	add	r3, r2
 8006872:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006876:	691b      	ldr	r3, [r3, #16]
 8006878:	69ba      	ldr	r2, [r7, #24]
 800687a:	0151      	lsls	r1, r2, #5
 800687c:	69fa      	ldr	r2, [r7, #28]
 800687e:	440a      	add	r2, r1
 8006880:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006884:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006888:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800688a:	69bb      	ldr	r3, [r7, #24]
 800688c:	015a      	lsls	r2, r3, #5
 800688e:	69fb      	ldr	r3, [r7, #28]
 8006890:	4413      	add	r3, r2
 8006892:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006896:	691b      	ldr	r3, [r3, #16]
 8006898:	69ba      	ldr	r2, [r7, #24]
 800689a:	0151      	lsls	r1, r2, #5
 800689c:	69fa      	ldr	r2, [r7, #28]
 800689e:	440a      	add	r2, r1
 80068a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80068a4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80068a8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80068aa:	79fb      	ldrb	r3, [r7, #7]
 80068ac:	2b01      	cmp	r3, #1
 80068ae:	d14b      	bne.n	8006948 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	695b      	ldr	r3, [r3, #20]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d009      	beq.n	80068cc <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80068b8:	69bb      	ldr	r3, [r7, #24]
 80068ba:	015a      	lsls	r2, r3, #5
 80068bc:	69fb      	ldr	r3, [r7, #28]
 80068be:	4413      	add	r3, r2
 80068c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068c4:	461a      	mov	r2, r3
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	695b      	ldr	r3, [r3, #20]
 80068ca:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	791b      	ldrb	r3, [r3, #4]
 80068d0:	2b01      	cmp	r3, #1
 80068d2:	d128      	bne.n	8006926 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80068d4:	69fb      	ldr	r3, [r7, #28]
 80068d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068da:	689b      	ldr	r3, [r3, #8]
 80068dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d110      	bne.n	8006906 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80068e4:	69bb      	ldr	r3, [r7, #24]
 80068e6:	015a      	lsls	r2, r3, #5
 80068e8:	69fb      	ldr	r3, [r7, #28]
 80068ea:	4413      	add	r3, r2
 80068ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	69ba      	ldr	r2, [r7, #24]
 80068f4:	0151      	lsls	r1, r2, #5
 80068f6:	69fa      	ldr	r2, [r7, #28]
 80068f8:	440a      	add	r2, r1
 80068fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80068fe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006902:	6013      	str	r3, [r2, #0]
 8006904:	e00f      	b.n	8006926 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006906:	69bb      	ldr	r3, [r7, #24]
 8006908:	015a      	lsls	r2, r3, #5
 800690a:	69fb      	ldr	r3, [r7, #28]
 800690c:	4413      	add	r3, r2
 800690e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	69ba      	ldr	r2, [r7, #24]
 8006916:	0151      	lsls	r1, r2, #5
 8006918:	69fa      	ldr	r2, [r7, #28]
 800691a:	440a      	add	r2, r1
 800691c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006920:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006924:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006926:	69bb      	ldr	r3, [r7, #24]
 8006928:	015a      	lsls	r2, r3, #5
 800692a:	69fb      	ldr	r3, [r7, #28]
 800692c:	4413      	add	r3, r2
 800692e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	69ba      	ldr	r2, [r7, #24]
 8006936:	0151      	lsls	r1, r2, #5
 8006938:	69fa      	ldr	r2, [r7, #28]
 800693a:	440a      	add	r2, r1
 800693c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006940:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006944:	6013      	str	r3, [r2, #0]
 8006946:	e133      	b.n	8006bb0 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006948:	69bb      	ldr	r3, [r7, #24]
 800694a:	015a      	lsls	r2, r3, #5
 800694c:	69fb      	ldr	r3, [r7, #28]
 800694e:	4413      	add	r3, r2
 8006950:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	69ba      	ldr	r2, [r7, #24]
 8006958:	0151      	lsls	r1, r2, #5
 800695a:	69fa      	ldr	r2, [r7, #28]
 800695c:	440a      	add	r2, r1
 800695e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006962:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006966:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	791b      	ldrb	r3, [r3, #4]
 800696c:	2b01      	cmp	r3, #1
 800696e:	d015      	beq.n	800699c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	699b      	ldr	r3, [r3, #24]
 8006974:	2b00      	cmp	r3, #0
 8006976:	f000 811b 	beq.w	8006bb0 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800697a:	69fb      	ldr	r3, [r7, #28]
 800697c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006980:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	781b      	ldrb	r3, [r3, #0]
 8006986:	f003 030f 	and.w	r3, r3, #15
 800698a:	2101      	movs	r1, #1
 800698c:	fa01 f303 	lsl.w	r3, r1, r3
 8006990:	69f9      	ldr	r1, [r7, #28]
 8006992:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006996:	4313      	orrs	r3, r2
 8006998:	634b      	str	r3, [r1, #52]	; 0x34
 800699a:	e109      	b.n	8006bb0 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800699c:	69fb      	ldr	r3, [r7, #28]
 800699e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d110      	bne.n	80069ce <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80069ac:	69bb      	ldr	r3, [r7, #24]
 80069ae:	015a      	lsls	r2, r3, #5
 80069b0:	69fb      	ldr	r3, [r7, #28]
 80069b2:	4413      	add	r3, r2
 80069b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	69ba      	ldr	r2, [r7, #24]
 80069bc:	0151      	lsls	r1, r2, #5
 80069be:	69fa      	ldr	r2, [r7, #28]
 80069c0:	440a      	add	r2, r1
 80069c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069c6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80069ca:	6013      	str	r3, [r2, #0]
 80069cc:	e00f      	b.n	80069ee <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80069ce:	69bb      	ldr	r3, [r7, #24]
 80069d0:	015a      	lsls	r2, r3, #5
 80069d2:	69fb      	ldr	r3, [r7, #28]
 80069d4:	4413      	add	r3, r2
 80069d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	69ba      	ldr	r2, [r7, #24]
 80069de:	0151      	lsls	r1, r2, #5
 80069e0:	69fa      	ldr	r2, [r7, #28]
 80069e2:	440a      	add	r2, r1
 80069e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069ec:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	6919      	ldr	r1, [r3, #16]
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	781a      	ldrb	r2, [r3, #0]
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	699b      	ldr	r3, [r3, #24]
 80069fa:	b298      	uxth	r0, r3
 80069fc:	79fb      	ldrb	r3, [r7, #7]
 80069fe:	9300      	str	r3, [sp, #0]
 8006a00:	4603      	mov	r3, r0
 8006a02:	68f8      	ldr	r0, [r7, #12]
 8006a04:	f000 fade 	bl	8006fc4 <USB_WritePacket>
 8006a08:	e0d2      	b.n	8006bb0 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006a0a:	69bb      	ldr	r3, [r7, #24]
 8006a0c:	015a      	lsls	r2, r3, #5
 8006a0e:	69fb      	ldr	r3, [r7, #28]
 8006a10:	4413      	add	r3, r2
 8006a12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a16:	691b      	ldr	r3, [r3, #16]
 8006a18:	69ba      	ldr	r2, [r7, #24]
 8006a1a:	0151      	lsls	r1, r2, #5
 8006a1c:	69fa      	ldr	r2, [r7, #28]
 8006a1e:	440a      	add	r2, r1
 8006a20:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006a24:	0cdb      	lsrs	r3, r3, #19
 8006a26:	04db      	lsls	r3, r3, #19
 8006a28:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006a2a:	69bb      	ldr	r3, [r7, #24]
 8006a2c:	015a      	lsls	r2, r3, #5
 8006a2e:	69fb      	ldr	r3, [r7, #28]
 8006a30:	4413      	add	r3, r2
 8006a32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a36:	691b      	ldr	r3, [r3, #16]
 8006a38:	69ba      	ldr	r2, [r7, #24]
 8006a3a:	0151      	lsls	r1, r2, #5
 8006a3c:	69fa      	ldr	r2, [r7, #28]
 8006a3e:	440a      	add	r2, r1
 8006a40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006a44:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006a48:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006a4c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	699b      	ldr	r3, [r3, #24]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d126      	bne.n	8006aa4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006a56:	69bb      	ldr	r3, [r7, #24]
 8006a58:	015a      	lsls	r2, r3, #5
 8006a5a:	69fb      	ldr	r3, [r7, #28]
 8006a5c:	4413      	add	r3, r2
 8006a5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a62:	691a      	ldr	r2, [r3, #16]
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	68db      	ldr	r3, [r3, #12]
 8006a68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a6c:	69b9      	ldr	r1, [r7, #24]
 8006a6e:	0148      	lsls	r0, r1, #5
 8006a70:	69f9      	ldr	r1, [r7, #28]
 8006a72:	4401      	add	r1, r0
 8006a74:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006a7c:	69bb      	ldr	r3, [r7, #24]
 8006a7e:	015a      	lsls	r2, r3, #5
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	4413      	add	r3, r2
 8006a84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a88:	691b      	ldr	r3, [r3, #16]
 8006a8a:	69ba      	ldr	r2, [r7, #24]
 8006a8c:	0151      	lsls	r1, r2, #5
 8006a8e:	69fa      	ldr	r2, [r7, #28]
 8006a90:	440a      	add	r2, r1
 8006a92:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006a96:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006a9a:	6113      	str	r3, [r2, #16]
 8006a9c:	e03a      	b.n	8006b14 <USB_EPStartXfer+0x3e4>
 8006a9e:	bf00      	nop
 8006aa0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	699a      	ldr	r2, [r3, #24]
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	68db      	ldr	r3, [r3, #12]
 8006aac:	4413      	add	r3, r2
 8006aae:	1e5a      	subs	r2, r3, #1
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	68db      	ldr	r3, [r3, #12]
 8006ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ab8:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	68db      	ldr	r3, [r3, #12]
 8006abe:	8afa      	ldrh	r2, [r7, #22]
 8006ac0:	fb03 f202 	mul.w	r2, r3, r2
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006ac8:	69bb      	ldr	r3, [r7, #24]
 8006aca:	015a      	lsls	r2, r3, #5
 8006acc:	69fb      	ldr	r3, [r7, #28]
 8006ace:	4413      	add	r3, r2
 8006ad0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ad4:	691a      	ldr	r2, [r3, #16]
 8006ad6:	8afb      	ldrh	r3, [r7, #22]
 8006ad8:	04d9      	lsls	r1, r3, #19
 8006ada:	4b38      	ldr	r3, [pc, #224]	; (8006bbc <USB_EPStartXfer+0x48c>)
 8006adc:	400b      	ands	r3, r1
 8006ade:	69b9      	ldr	r1, [r7, #24]
 8006ae0:	0148      	lsls	r0, r1, #5
 8006ae2:	69f9      	ldr	r1, [r7, #28]
 8006ae4:	4401      	add	r1, r0
 8006ae6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006aea:	4313      	orrs	r3, r2
 8006aec:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006aee:	69bb      	ldr	r3, [r7, #24]
 8006af0:	015a      	lsls	r2, r3, #5
 8006af2:	69fb      	ldr	r3, [r7, #28]
 8006af4:	4413      	add	r3, r2
 8006af6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006afa:	691a      	ldr	r2, [r3, #16]
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	69db      	ldr	r3, [r3, #28]
 8006b00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b04:	69b9      	ldr	r1, [r7, #24]
 8006b06:	0148      	lsls	r0, r1, #5
 8006b08:	69f9      	ldr	r1, [r7, #28]
 8006b0a:	4401      	add	r1, r0
 8006b0c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006b10:	4313      	orrs	r3, r2
 8006b12:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006b14:	79fb      	ldrb	r3, [r7, #7]
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d10d      	bne.n	8006b36 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	691b      	ldr	r3, [r3, #16]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d009      	beq.n	8006b36 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	6919      	ldr	r1, [r3, #16]
 8006b26:	69bb      	ldr	r3, [r7, #24]
 8006b28:	015a      	lsls	r2, r3, #5
 8006b2a:	69fb      	ldr	r3, [r7, #28]
 8006b2c:	4413      	add	r3, r2
 8006b2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b32:	460a      	mov	r2, r1
 8006b34:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	791b      	ldrb	r3, [r3, #4]
 8006b3a:	2b01      	cmp	r3, #1
 8006b3c:	d128      	bne.n	8006b90 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006b3e:	69fb      	ldr	r3, [r7, #28]
 8006b40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d110      	bne.n	8006b70 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006b4e:	69bb      	ldr	r3, [r7, #24]
 8006b50:	015a      	lsls	r2, r3, #5
 8006b52:	69fb      	ldr	r3, [r7, #28]
 8006b54:	4413      	add	r3, r2
 8006b56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	69ba      	ldr	r2, [r7, #24]
 8006b5e:	0151      	lsls	r1, r2, #5
 8006b60:	69fa      	ldr	r2, [r7, #28]
 8006b62:	440a      	add	r2, r1
 8006b64:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b68:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006b6c:	6013      	str	r3, [r2, #0]
 8006b6e:	e00f      	b.n	8006b90 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006b70:	69bb      	ldr	r3, [r7, #24]
 8006b72:	015a      	lsls	r2, r3, #5
 8006b74:	69fb      	ldr	r3, [r7, #28]
 8006b76:	4413      	add	r3, r2
 8006b78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	69ba      	ldr	r2, [r7, #24]
 8006b80:	0151      	lsls	r1, r2, #5
 8006b82:	69fa      	ldr	r2, [r7, #28]
 8006b84:	440a      	add	r2, r1
 8006b86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b8e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006b90:	69bb      	ldr	r3, [r7, #24]
 8006b92:	015a      	lsls	r2, r3, #5
 8006b94:	69fb      	ldr	r3, [r7, #28]
 8006b96:	4413      	add	r3, r2
 8006b98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	69ba      	ldr	r2, [r7, #24]
 8006ba0:	0151      	lsls	r1, r2, #5
 8006ba2:	69fa      	ldr	r2, [r7, #28]
 8006ba4:	440a      	add	r2, r1
 8006ba6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006baa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006bae:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006bb0:	2300      	movs	r3, #0
}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	3720      	adds	r7, #32
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}
 8006bba:	bf00      	nop
 8006bbc:	1ff80000 	.word	0x1ff80000

08006bc0 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b087      	sub	sp, #28
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	60f8      	str	r0, [r7, #12]
 8006bc8:	60b9      	str	r1, [r7, #8]
 8006bca:	4613      	mov	r3, r2
 8006bcc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	781b      	ldrb	r3, [r3, #0]
 8006bd6:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	785b      	ldrb	r3, [r3, #1]
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	f040 80ce 	bne.w	8006d7e <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	699b      	ldr	r3, [r3, #24]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d132      	bne.n	8006c50 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006bea:	693b      	ldr	r3, [r7, #16]
 8006bec:	015a      	lsls	r2, r3, #5
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	4413      	add	r3, r2
 8006bf2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bf6:	691b      	ldr	r3, [r3, #16]
 8006bf8:	693a      	ldr	r2, [r7, #16]
 8006bfa:	0151      	lsls	r1, r2, #5
 8006bfc:	697a      	ldr	r2, [r7, #20]
 8006bfe:	440a      	add	r2, r1
 8006c00:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c04:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006c08:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006c0c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	015a      	lsls	r2, r3, #5
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	4413      	add	r3, r2
 8006c16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c1a:	691b      	ldr	r3, [r3, #16]
 8006c1c:	693a      	ldr	r2, [r7, #16]
 8006c1e:	0151      	lsls	r1, r2, #5
 8006c20:	697a      	ldr	r2, [r7, #20]
 8006c22:	440a      	add	r2, r1
 8006c24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c28:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006c2c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006c2e:	693b      	ldr	r3, [r7, #16]
 8006c30:	015a      	lsls	r2, r3, #5
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	4413      	add	r3, r2
 8006c36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c3a:	691b      	ldr	r3, [r3, #16]
 8006c3c:	693a      	ldr	r2, [r7, #16]
 8006c3e:	0151      	lsls	r1, r2, #5
 8006c40:	697a      	ldr	r2, [r7, #20]
 8006c42:	440a      	add	r2, r1
 8006c44:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c48:	0cdb      	lsrs	r3, r3, #19
 8006c4a:	04db      	lsls	r3, r3, #19
 8006c4c:	6113      	str	r3, [r2, #16]
 8006c4e:	e04e      	b.n	8006cee <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	015a      	lsls	r2, r3, #5
 8006c54:	697b      	ldr	r3, [r7, #20]
 8006c56:	4413      	add	r3, r2
 8006c58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c5c:	691b      	ldr	r3, [r3, #16]
 8006c5e:	693a      	ldr	r2, [r7, #16]
 8006c60:	0151      	lsls	r1, r2, #5
 8006c62:	697a      	ldr	r2, [r7, #20]
 8006c64:	440a      	add	r2, r1
 8006c66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c6a:	0cdb      	lsrs	r3, r3, #19
 8006c6c:	04db      	lsls	r3, r3, #19
 8006c6e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	015a      	lsls	r2, r3, #5
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	4413      	add	r3, r2
 8006c78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c7c:	691b      	ldr	r3, [r3, #16]
 8006c7e:	693a      	ldr	r2, [r7, #16]
 8006c80:	0151      	lsls	r1, r2, #5
 8006c82:	697a      	ldr	r2, [r7, #20]
 8006c84:	440a      	add	r2, r1
 8006c86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c8a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006c8e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006c92:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	699a      	ldr	r2, [r3, #24]
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	68db      	ldr	r3, [r3, #12]
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d903      	bls.n	8006ca8 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	68da      	ldr	r2, [r3, #12]
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	015a      	lsls	r2, r3, #5
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	4413      	add	r3, r2
 8006cb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cb4:	691b      	ldr	r3, [r3, #16]
 8006cb6:	693a      	ldr	r2, [r7, #16]
 8006cb8:	0151      	lsls	r1, r2, #5
 8006cba:	697a      	ldr	r2, [r7, #20]
 8006cbc:	440a      	add	r2, r1
 8006cbe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006cc2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006cc6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	015a      	lsls	r2, r3, #5
 8006ccc:	697b      	ldr	r3, [r7, #20]
 8006cce:	4413      	add	r3, r2
 8006cd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cd4:	691a      	ldr	r2, [r3, #16]
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	699b      	ldr	r3, [r3, #24]
 8006cda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cde:	6939      	ldr	r1, [r7, #16]
 8006ce0:	0148      	lsls	r0, r1, #5
 8006ce2:	6979      	ldr	r1, [r7, #20]
 8006ce4:	4401      	add	r1, r0
 8006ce6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006cea:	4313      	orrs	r3, r2
 8006cec:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006cee:	79fb      	ldrb	r3, [r7, #7]
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	d11e      	bne.n	8006d32 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	695b      	ldr	r3, [r3, #20]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d009      	beq.n	8006d10 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006cfc:	693b      	ldr	r3, [r7, #16]
 8006cfe:	015a      	lsls	r2, r3, #5
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	4413      	add	r3, r2
 8006d04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d08:	461a      	mov	r2, r3
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	695b      	ldr	r3, [r3, #20]
 8006d0e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006d10:	693b      	ldr	r3, [r7, #16]
 8006d12:	015a      	lsls	r2, r3, #5
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	4413      	add	r3, r2
 8006d18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	693a      	ldr	r2, [r7, #16]
 8006d20:	0151      	lsls	r1, r2, #5
 8006d22:	697a      	ldr	r2, [r7, #20]
 8006d24:	440a      	add	r2, r1
 8006d26:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d2a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006d2e:	6013      	str	r3, [r2, #0]
 8006d30:	e097      	b.n	8006e62 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006d32:	693b      	ldr	r3, [r7, #16]
 8006d34:	015a      	lsls	r2, r3, #5
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	4413      	add	r3, r2
 8006d3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	693a      	ldr	r2, [r7, #16]
 8006d42:	0151      	lsls	r1, r2, #5
 8006d44:	697a      	ldr	r2, [r7, #20]
 8006d46:	440a      	add	r2, r1
 8006d48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d4c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006d50:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	699b      	ldr	r3, [r3, #24]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	f000 8083 	beq.w	8006e62 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	781b      	ldrb	r3, [r3, #0]
 8006d68:	f003 030f 	and.w	r3, r3, #15
 8006d6c:	2101      	movs	r1, #1
 8006d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8006d72:	6979      	ldr	r1, [r7, #20]
 8006d74:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	634b      	str	r3, [r1, #52]	; 0x34
 8006d7c:	e071      	b.n	8006e62 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	015a      	lsls	r2, r3, #5
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	4413      	add	r3, r2
 8006d86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d8a:	691b      	ldr	r3, [r3, #16]
 8006d8c:	693a      	ldr	r2, [r7, #16]
 8006d8e:	0151      	lsls	r1, r2, #5
 8006d90:	697a      	ldr	r2, [r7, #20]
 8006d92:	440a      	add	r2, r1
 8006d94:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d98:	0cdb      	lsrs	r3, r3, #19
 8006d9a:	04db      	lsls	r3, r3, #19
 8006d9c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006d9e:	693b      	ldr	r3, [r7, #16]
 8006da0:	015a      	lsls	r2, r3, #5
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	4413      	add	r3, r2
 8006da6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006daa:	691b      	ldr	r3, [r3, #16]
 8006dac:	693a      	ldr	r2, [r7, #16]
 8006dae:	0151      	lsls	r1, r2, #5
 8006db0:	697a      	ldr	r2, [r7, #20]
 8006db2:	440a      	add	r2, r1
 8006db4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006db8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006dbc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006dc0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	699b      	ldr	r3, [r3, #24]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d003      	beq.n	8006dd2 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	68da      	ldr	r2, [r3, #12]
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	68da      	ldr	r2, [r3, #12]
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	015a      	lsls	r2, r3, #5
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	4413      	add	r3, r2
 8006de2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006de6:	691b      	ldr	r3, [r3, #16]
 8006de8:	693a      	ldr	r2, [r7, #16]
 8006dea:	0151      	lsls	r1, r2, #5
 8006dec:	697a      	ldr	r2, [r7, #20]
 8006dee:	440a      	add	r2, r1
 8006df0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006df4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006df8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006dfa:	693b      	ldr	r3, [r7, #16]
 8006dfc:	015a      	lsls	r2, r3, #5
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	4413      	add	r3, r2
 8006e02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e06:	691a      	ldr	r2, [r3, #16]
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	69db      	ldr	r3, [r3, #28]
 8006e0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e10:	6939      	ldr	r1, [r7, #16]
 8006e12:	0148      	lsls	r0, r1, #5
 8006e14:	6979      	ldr	r1, [r7, #20]
 8006e16:	4401      	add	r1, r0
 8006e18:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006e20:	79fb      	ldrb	r3, [r7, #7]
 8006e22:	2b01      	cmp	r3, #1
 8006e24:	d10d      	bne.n	8006e42 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	691b      	ldr	r3, [r3, #16]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d009      	beq.n	8006e42 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	6919      	ldr	r1, [r3, #16]
 8006e32:	693b      	ldr	r3, [r7, #16]
 8006e34:	015a      	lsls	r2, r3, #5
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	4413      	add	r3, r2
 8006e3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e3e:	460a      	mov	r2, r1
 8006e40:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006e42:	693b      	ldr	r3, [r7, #16]
 8006e44:	015a      	lsls	r2, r3, #5
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	4413      	add	r3, r2
 8006e4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	693a      	ldr	r2, [r7, #16]
 8006e52:	0151      	lsls	r1, r2, #5
 8006e54:	697a      	ldr	r2, [r7, #20]
 8006e56:	440a      	add	r2, r1
 8006e58:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e5c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006e60:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006e62:	2300      	movs	r3, #0
}
 8006e64:	4618      	mov	r0, r3
 8006e66:	371c      	adds	r7, #28
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6e:	4770      	bx	lr

08006e70 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b087      	sub	sp, #28
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
 8006e78:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	785b      	ldrb	r3, [r3, #1]
 8006e8a:	2b01      	cmp	r3, #1
 8006e8c:	d14a      	bne.n	8006f24 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	781b      	ldrb	r3, [r3, #0]
 8006e92:	015a      	lsls	r2, r3, #5
 8006e94:	693b      	ldr	r3, [r7, #16]
 8006e96:	4413      	add	r3, r2
 8006e98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006ea2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006ea6:	f040 8086 	bne.w	8006fb6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	781b      	ldrb	r3, [r3, #0]
 8006eae:	015a      	lsls	r2, r3, #5
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	4413      	add	r3, r2
 8006eb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	683a      	ldr	r2, [r7, #0]
 8006ebc:	7812      	ldrb	r2, [r2, #0]
 8006ebe:	0151      	lsls	r1, r2, #5
 8006ec0:	693a      	ldr	r2, [r7, #16]
 8006ec2:	440a      	add	r2, r1
 8006ec4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ec8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006ecc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	781b      	ldrb	r3, [r3, #0]
 8006ed2:	015a      	lsls	r2, r3, #5
 8006ed4:	693b      	ldr	r3, [r7, #16]
 8006ed6:	4413      	add	r3, r2
 8006ed8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	683a      	ldr	r2, [r7, #0]
 8006ee0:	7812      	ldrb	r2, [r2, #0]
 8006ee2:	0151      	lsls	r1, r2, #5
 8006ee4:	693a      	ldr	r2, [r7, #16]
 8006ee6:	440a      	add	r2, r1
 8006ee8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006eec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006ef0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	3301      	adds	r3, #1
 8006ef6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	f242 7210 	movw	r2, #10000	; 0x2710
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d902      	bls.n	8006f08 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006f02:	2301      	movs	r3, #1
 8006f04:	75fb      	strb	r3, [r7, #23]
          break;
 8006f06:	e056      	b.n	8006fb6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	781b      	ldrb	r3, [r3, #0]
 8006f0c:	015a      	lsls	r2, r3, #5
 8006f0e:	693b      	ldr	r3, [r7, #16]
 8006f10:	4413      	add	r3, r2
 8006f12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006f1c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006f20:	d0e7      	beq.n	8006ef2 <USB_EPStopXfer+0x82>
 8006f22:	e048      	b.n	8006fb6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	781b      	ldrb	r3, [r3, #0]
 8006f28:	015a      	lsls	r2, r3, #5
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	4413      	add	r3, r2
 8006f2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006f38:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006f3c:	d13b      	bne.n	8006fb6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	781b      	ldrb	r3, [r3, #0]
 8006f42:	015a      	lsls	r2, r3, #5
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	4413      	add	r3, r2
 8006f48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	683a      	ldr	r2, [r7, #0]
 8006f50:	7812      	ldrb	r2, [r2, #0]
 8006f52:	0151      	lsls	r1, r2, #5
 8006f54:	693a      	ldr	r2, [r7, #16]
 8006f56:	440a      	add	r2, r1
 8006f58:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f5c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006f60:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	781b      	ldrb	r3, [r3, #0]
 8006f66:	015a      	lsls	r2, r3, #5
 8006f68:	693b      	ldr	r3, [r7, #16]
 8006f6a:	4413      	add	r3, r2
 8006f6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	683a      	ldr	r2, [r7, #0]
 8006f74:	7812      	ldrb	r2, [r2, #0]
 8006f76:	0151      	lsls	r1, r2, #5
 8006f78:	693a      	ldr	r2, [r7, #16]
 8006f7a:	440a      	add	r2, r1
 8006f7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f80:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006f84:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	3301      	adds	r3, #1
 8006f8a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	f242 7210 	movw	r2, #10000	; 0x2710
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d902      	bls.n	8006f9c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006f96:	2301      	movs	r3, #1
 8006f98:	75fb      	strb	r3, [r7, #23]
          break;
 8006f9a:	e00c      	b.n	8006fb6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	015a      	lsls	r2, r3, #5
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	4413      	add	r3, r2
 8006fa6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006fb0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006fb4:	d0e7      	beq.n	8006f86 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006fb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	371c      	adds	r7, #28
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr

08006fc4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b089      	sub	sp, #36	; 0x24
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	60f8      	str	r0, [r7, #12]
 8006fcc:	60b9      	str	r1, [r7, #8]
 8006fce:	4611      	mov	r1, r2
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	460b      	mov	r3, r1
 8006fd4:	71fb      	strb	r3, [r7, #7]
 8006fd6:	4613      	mov	r3, r2
 8006fd8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006fe2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d123      	bne.n	8007032 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006fea:	88bb      	ldrh	r3, [r7, #4]
 8006fec:	3303      	adds	r3, #3
 8006fee:	089b      	lsrs	r3, r3, #2
 8006ff0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	61bb      	str	r3, [r7, #24]
 8006ff6:	e018      	b.n	800702a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006ff8:	79fb      	ldrb	r3, [r7, #7]
 8006ffa:	031a      	lsls	r2, r3, #12
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	4413      	add	r3, r2
 8007000:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007004:	461a      	mov	r2, r3
 8007006:	69fb      	ldr	r3, [r7, #28]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800700c:	69fb      	ldr	r3, [r7, #28]
 800700e:	3301      	adds	r3, #1
 8007010:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007012:	69fb      	ldr	r3, [r7, #28]
 8007014:	3301      	adds	r3, #1
 8007016:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007018:	69fb      	ldr	r3, [r7, #28]
 800701a:	3301      	adds	r3, #1
 800701c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800701e:	69fb      	ldr	r3, [r7, #28]
 8007020:	3301      	adds	r3, #1
 8007022:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007024:	69bb      	ldr	r3, [r7, #24]
 8007026:	3301      	adds	r3, #1
 8007028:	61bb      	str	r3, [r7, #24]
 800702a:	69ba      	ldr	r2, [r7, #24]
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	429a      	cmp	r2, r3
 8007030:	d3e2      	bcc.n	8006ff8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007032:	2300      	movs	r3, #0
}
 8007034:	4618      	mov	r0, r3
 8007036:	3724      	adds	r7, #36	; 0x24
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr

08007040 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007040:	b480      	push	{r7}
 8007042:	b08b      	sub	sp, #44	; 0x2c
 8007044:	af00      	add	r7, sp, #0
 8007046:	60f8      	str	r0, [r7, #12]
 8007048:	60b9      	str	r1, [r7, #8]
 800704a:	4613      	mov	r3, r2
 800704c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007056:	88fb      	ldrh	r3, [r7, #6]
 8007058:	089b      	lsrs	r3, r3, #2
 800705a:	b29b      	uxth	r3, r3
 800705c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800705e:	88fb      	ldrh	r3, [r7, #6]
 8007060:	f003 0303 	and.w	r3, r3, #3
 8007064:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007066:	2300      	movs	r3, #0
 8007068:	623b      	str	r3, [r7, #32]
 800706a:	e014      	b.n	8007096 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800706c:	69bb      	ldr	r3, [r7, #24]
 800706e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007072:	681a      	ldr	r2, [r3, #0]
 8007074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007076:	601a      	str	r2, [r3, #0]
    pDest++;
 8007078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800707a:	3301      	adds	r3, #1
 800707c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800707e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007080:	3301      	adds	r3, #1
 8007082:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007086:	3301      	adds	r3, #1
 8007088:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800708a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800708c:	3301      	adds	r3, #1
 800708e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8007090:	6a3b      	ldr	r3, [r7, #32]
 8007092:	3301      	adds	r3, #1
 8007094:	623b      	str	r3, [r7, #32]
 8007096:	6a3a      	ldr	r2, [r7, #32]
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	429a      	cmp	r2, r3
 800709c:	d3e6      	bcc.n	800706c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800709e:	8bfb      	ldrh	r3, [r7, #30]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d01e      	beq.n	80070e2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80070a4:	2300      	movs	r3, #0
 80070a6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80070a8:	69bb      	ldr	r3, [r7, #24]
 80070aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80070ae:	461a      	mov	r2, r3
 80070b0:	f107 0310 	add.w	r3, r7, #16
 80070b4:	6812      	ldr	r2, [r2, #0]
 80070b6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80070b8:	693a      	ldr	r2, [r7, #16]
 80070ba:	6a3b      	ldr	r3, [r7, #32]
 80070bc:	b2db      	uxtb	r3, r3
 80070be:	00db      	lsls	r3, r3, #3
 80070c0:	fa22 f303 	lsr.w	r3, r2, r3
 80070c4:	b2da      	uxtb	r2, r3
 80070c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070c8:	701a      	strb	r2, [r3, #0]
      i++;
 80070ca:	6a3b      	ldr	r3, [r7, #32]
 80070cc:	3301      	adds	r3, #1
 80070ce:	623b      	str	r3, [r7, #32]
      pDest++;
 80070d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070d2:	3301      	adds	r3, #1
 80070d4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80070d6:	8bfb      	ldrh	r3, [r7, #30]
 80070d8:	3b01      	subs	r3, #1
 80070da:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80070dc:	8bfb      	ldrh	r3, [r7, #30]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1ea      	bne.n	80070b8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80070e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	372c      	adds	r7, #44	; 0x2c
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr

080070f0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b085      	sub	sp, #20
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
 80070f8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	781b      	ldrb	r3, [r3, #0]
 8007102:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	785b      	ldrb	r3, [r3, #1]
 8007108:	2b01      	cmp	r3, #1
 800710a:	d12c      	bne.n	8007166 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	015a      	lsls	r2, r3, #5
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	4413      	add	r3, r2
 8007114:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	2b00      	cmp	r3, #0
 800711c:	db12      	blt.n	8007144 <USB_EPSetStall+0x54>
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d00f      	beq.n	8007144 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	015a      	lsls	r2, r3, #5
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	4413      	add	r3, r2
 800712c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	68ba      	ldr	r2, [r7, #8]
 8007134:	0151      	lsls	r1, r2, #5
 8007136:	68fa      	ldr	r2, [r7, #12]
 8007138:	440a      	add	r2, r1
 800713a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800713e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007142:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	015a      	lsls	r2, r3, #5
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	4413      	add	r3, r2
 800714c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	68ba      	ldr	r2, [r7, #8]
 8007154:	0151      	lsls	r1, r2, #5
 8007156:	68fa      	ldr	r2, [r7, #12]
 8007158:	440a      	add	r2, r1
 800715a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800715e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007162:	6013      	str	r3, [r2, #0]
 8007164:	e02b      	b.n	80071be <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	015a      	lsls	r2, r3, #5
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	4413      	add	r3, r2
 800716e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	2b00      	cmp	r3, #0
 8007176:	db12      	blt.n	800719e <USB_EPSetStall+0xae>
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d00f      	beq.n	800719e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	015a      	lsls	r2, r3, #5
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	4413      	add	r3, r2
 8007186:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	68ba      	ldr	r2, [r7, #8]
 800718e:	0151      	lsls	r1, r2, #5
 8007190:	68fa      	ldr	r2, [r7, #12]
 8007192:	440a      	add	r2, r1
 8007194:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007198:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800719c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	015a      	lsls	r2, r3, #5
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	4413      	add	r3, r2
 80071a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	68ba      	ldr	r2, [r7, #8]
 80071ae:	0151      	lsls	r1, r2, #5
 80071b0:	68fa      	ldr	r2, [r7, #12]
 80071b2:	440a      	add	r2, r1
 80071b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80071b8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80071bc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80071be:	2300      	movs	r3, #0
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3714      	adds	r7, #20
 80071c4:	46bd      	mov	sp, r7
 80071c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ca:	4770      	bx	lr

080071cc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80071cc:	b480      	push	{r7}
 80071ce:	b085      	sub	sp, #20
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	781b      	ldrb	r3, [r3, #0]
 80071de:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	785b      	ldrb	r3, [r3, #1]
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	d128      	bne.n	800723a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	015a      	lsls	r2, r3, #5
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	4413      	add	r3, r2
 80071f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	68ba      	ldr	r2, [r7, #8]
 80071f8:	0151      	lsls	r1, r2, #5
 80071fa:	68fa      	ldr	r2, [r7, #12]
 80071fc:	440a      	add	r2, r1
 80071fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007202:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007206:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	791b      	ldrb	r3, [r3, #4]
 800720c:	2b03      	cmp	r3, #3
 800720e:	d003      	beq.n	8007218 <USB_EPClearStall+0x4c>
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	791b      	ldrb	r3, [r3, #4]
 8007214:	2b02      	cmp	r3, #2
 8007216:	d138      	bne.n	800728a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	015a      	lsls	r2, r3, #5
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	4413      	add	r3, r2
 8007220:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	68ba      	ldr	r2, [r7, #8]
 8007228:	0151      	lsls	r1, r2, #5
 800722a:	68fa      	ldr	r2, [r7, #12]
 800722c:	440a      	add	r2, r1
 800722e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007232:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007236:	6013      	str	r3, [r2, #0]
 8007238:	e027      	b.n	800728a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	015a      	lsls	r2, r3, #5
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	4413      	add	r3, r2
 8007242:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	68ba      	ldr	r2, [r7, #8]
 800724a:	0151      	lsls	r1, r2, #5
 800724c:	68fa      	ldr	r2, [r7, #12]
 800724e:	440a      	add	r2, r1
 8007250:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007254:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007258:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	791b      	ldrb	r3, [r3, #4]
 800725e:	2b03      	cmp	r3, #3
 8007260:	d003      	beq.n	800726a <USB_EPClearStall+0x9e>
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	791b      	ldrb	r3, [r3, #4]
 8007266:	2b02      	cmp	r3, #2
 8007268:	d10f      	bne.n	800728a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	015a      	lsls	r2, r3, #5
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	4413      	add	r3, r2
 8007272:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	68ba      	ldr	r2, [r7, #8]
 800727a:	0151      	lsls	r1, r2, #5
 800727c:	68fa      	ldr	r2, [r7, #12]
 800727e:	440a      	add	r2, r1
 8007280:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007284:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007288:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800728a:	2300      	movs	r3, #0
}
 800728c:	4618      	mov	r0, r3
 800728e:	3714      	adds	r7, #20
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr

08007298 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007298:	b480      	push	{r7}
 800729a:	b085      	sub	sp, #20
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
 80072a0:	460b      	mov	r3, r1
 80072a2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	68fa      	ldr	r2, [r7, #12]
 80072b2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80072b6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80072ba:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072c2:	681a      	ldr	r2, [r3, #0]
 80072c4:	78fb      	ldrb	r3, [r7, #3]
 80072c6:	011b      	lsls	r3, r3, #4
 80072c8:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80072cc:	68f9      	ldr	r1, [r7, #12]
 80072ce:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80072d2:	4313      	orrs	r3, r2
 80072d4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80072d6:	2300      	movs	r3, #0
}
 80072d8:	4618      	mov	r0, r3
 80072da:	3714      	adds	r7, #20
 80072dc:	46bd      	mov	sp, r7
 80072de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e2:	4770      	bx	lr

080072e4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b085      	sub	sp, #20
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	68fa      	ldr	r2, [r7, #12]
 80072fa:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80072fe:	f023 0303 	bic.w	r3, r3, #3
 8007302:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800730a:	685b      	ldr	r3, [r3, #4]
 800730c:	68fa      	ldr	r2, [r7, #12]
 800730e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007312:	f023 0302 	bic.w	r3, r3, #2
 8007316:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007318:	2300      	movs	r3, #0
}
 800731a:	4618      	mov	r0, r3
 800731c:	3714      	adds	r7, #20
 800731e:	46bd      	mov	sp, r7
 8007320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007324:	4770      	bx	lr

08007326 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007326:	b480      	push	{r7}
 8007328:	b085      	sub	sp, #20
 800732a:	af00      	add	r7, sp, #0
 800732c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	68fa      	ldr	r2, [r7, #12]
 800733c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007340:	f023 0303 	bic.w	r3, r3, #3
 8007344:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	68fa      	ldr	r2, [r7, #12]
 8007350:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007354:	f043 0302 	orr.w	r3, r3, #2
 8007358:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800735a:	2300      	movs	r3, #0
}
 800735c:	4618      	mov	r0, r3
 800735e:	3714      	adds	r7, #20
 8007360:	46bd      	mov	sp, r7
 8007362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007366:	4770      	bx	lr

08007368 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007368:	b480      	push	{r7}
 800736a:	b085      	sub	sp, #20
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	695b      	ldr	r3, [r3, #20]
 8007374:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	699b      	ldr	r3, [r3, #24]
 800737a:	68fa      	ldr	r2, [r7, #12]
 800737c:	4013      	ands	r3, r2
 800737e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007380:	68fb      	ldr	r3, [r7, #12]
}
 8007382:	4618      	mov	r0, r3
 8007384:	3714      	adds	r7, #20
 8007386:	46bd      	mov	sp, r7
 8007388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738c:	4770      	bx	lr

0800738e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800738e:	b480      	push	{r7}
 8007390:	b085      	sub	sp, #20
 8007392:	af00      	add	r7, sp, #0
 8007394:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073aa:	69db      	ldr	r3, [r3, #28]
 80073ac:	68ba      	ldr	r2, [r7, #8]
 80073ae:	4013      	ands	r3, r2
 80073b0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80073b2:	68bb      	ldr	r3, [r7, #8]
 80073b4:	0c1b      	lsrs	r3, r3, #16
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3714      	adds	r7, #20
 80073ba:	46bd      	mov	sp, r7
 80073bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c0:	4770      	bx	lr

080073c2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80073c2:	b480      	push	{r7}
 80073c4:	b085      	sub	sp, #20
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073d4:	699b      	ldr	r3, [r3, #24]
 80073d6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073de:	69db      	ldr	r3, [r3, #28]
 80073e0:	68ba      	ldr	r2, [r7, #8]
 80073e2:	4013      	ands	r3, r2
 80073e4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	b29b      	uxth	r3, r3
}
 80073ea:	4618      	mov	r0, r3
 80073ec:	3714      	adds	r7, #20
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr

080073f6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80073f6:	b480      	push	{r7}
 80073f8:	b085      	sub	sp, #20
 80073fa:	af00      	add	r7, sp, #0
 80073fc:	6078      	str	r0, [r7, #4]
 80073fe:	460b      	mov	r3, r1
 8007400:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007406:	78fb      	ldrb	r3, [r7, #3]
 8007408:	015a      	lsls	r2, r3, #5
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	4413      	add	r3, r2
 800740e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007412:	689b      	ldr	r3, [r3, #8]
 8007414:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800741c:	695b      	ldr	r3, [r3, #20]
 800741e:	68ba      	ldr	r2, [r7, #8]
 8007420:	4013      	ands	r3, r2
 8007422:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007424:	68bb      	ldr	r3, [r7, #8]
}
 8007426:	4618      	mov	r0, r3
 8007428:	3714      	adds	r7, #20
 800742a:	46bd      	mov	sp, r7
 800742c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007430:	4770      	bx	lr

08007432 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007432:	b480      	push	{r7}
 8007434:	b087      	sub	sp, #28
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
 800743a:	460b      	mov	r3, r1
 800743c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007448:	691b      	ldr	r3, [r3, #16]
 800744a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007452:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007454:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007456:	78fb      	ldrb	r3, [r7, #3]
 8007458:	f003 030f 	and.w	r3, r3, #15
 800745c:	68fa      	ldr	r2, [r7, #12]
 800745e:	fa22 f303 	lsr.w	r3, r2, r3
 8007462:	01db      	lsls	r3, r3, #7
 8007464:	b2db      	uxtb	r3, r3
 8007466:	693a      	ldr	r2, [r7, #16]
 8007468:	4313      	orrs	r3, r2
 800746a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800746c:	78fb      	ldrb	r3, [r7, #3]
 800746e:	015a      	lsls	r2, r3, #5
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	4413      	add	r3, r2
 8007474:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007478:	689b      	ldr	r3, [r3, #8]
 800747a:	693a      	ldr	r2, [r7, #16]
 800747c:	4013      	ands	r3, r2
 800747e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007480:	68bb      	ldr	r3, [r7, #8]
}
 8007482:	4618      	mov	r0, r3
 8007484:	371c      	adds	r7, #28
 8007486:	46bd      	mov	sp, r7
 8007488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748c:	4770      	bx	lr

0800748e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800748e:	b480      	push	{r7}
 8007490:	b083      	sub	sp, #12
 8007492:	af00      	add	r7, sp, #0
 8007494:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	695b      	ldr	r3, [r3, #20]
 800749a:	f003 0301 	and.w	r3, r3, #1
}
 800749e:	4618      	mov	r0, r3
 80074a0:	370c      	adds	r7, #12
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr

080074aa <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80074aa:	b480      	push	{r7}
 80074ac:	b085      	sub	sp, #20
 80074ae:	af00      	add	r7, sp, #0
 80074b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	68fa      	ldr	r2, [r7, #12]
 80074c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074c4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80074c8:	f023 0307 	bic.w	r3, r3, #7
 80074cc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	68fa      	ldr	r2, [r7, #12]
 80074d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80074dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80074e0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80074e2:	2300      	movs	r3, #0
}
 80074e4:	4618      	mov	r0, r3
 80074e6:	3714      	adds	r7, #20
 80074e8:	46bd      	mov	sp, r7
 80074ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ee:	4770      	bx	lr

080074f0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b087      	sub	sp, #28
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	60f8      	str	r0, [r7, #12]
 80074f8:	460b      	mov	r3, r1
 80074fa:	607a      	str	r2, [r7, #4]
 80074fc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	333c      	adds	r3, #60	; 0x3c
 8007506:	3304      	adds	r3, #4
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800750c:	693b      	ldr	r3, [r7, #16]
 800750e:	4a26      	ldr	r2, [pc, #152]	; (80075a8 <USB_EP0_OutStart+0xb8>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d90a      	bls.n	800752a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007520:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007524:	d101      	bne.n	800752a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007526:	2300      	movs	r3, #0
 8007528:	e037      	b.n	800759a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007530:	461a      	mov	r2, r3
 8007532:	2300      	movs	r3, #0
 8007534:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800753c:	691b      	ldr	r3, [r3, #16]
 800753e:	697a      	ldr	r2, [r7, #20]
 8007540:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007544:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007548:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007550:	691b      	ldr	r3, [r3, #16]
 8007552:	697a      	ldr	r2, [r7, #20]
 8007554:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007558:	f043 0318 	orr.w	r3, r3, #24
 800755c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007564:	691b      	ldr	r3, [r3, #16]
 8007566:	697a      	ldr	r2, [r7, #20]
 8007568:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800756c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007570:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007572:	7afb      	ldrb	r3, [r7, #11]
 8007574:	2b01      	cmp	r3, #1
 8007576:	d10f      	bne.n	8007598 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800757e:	461a      	mov	r2, r3
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	697a      	ldr	r2, [r7, #20]
 800758e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007592:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007596:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007598:	2300      	movs	r3, #0
}
 800759a:	4618      	mov	r0, r3
 800759c:	371c      	adds	r7, #28
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr
 80075a6:	bf00      	nop
 80075a8:	4f54300a 	.word	0x4f54300a

080075ac <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b085      	sub	sp, #20
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80075b4:	2300      	movs	r3, #0
 80075b6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	3301      	adds	r3, #1
 80075bc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	4a13      	ldr	r2, [pc, #76]	; (8007610 <USB_CoreReset+0x64>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d901      	bls.n	80075ca <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80075c6:	2303      	movs	r3, #3
 80075c8:	e01b      	b.n	8007602 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	691b      	ldr	r3, [r3, #16]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	daf2      	bge.n	80075b8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80075d2:	2300      	movs	r3, #0
 80075d4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	691b      	ldr	r3, [r3, #16]
 80075da:	f043 0201 	orr.w	r2, r3, #1
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	3301      	adds	r3, #1
 80075e6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	4a09      	ldr	r2, [pc, #36]	; (8007610 <USB_CoreReset+0x64>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d901      	bls.n	80075f4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80075f0:	2303      	movs	r3, #3
 80075f2:	e006      	b.n	8007602 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	691b      	ldr	r3, [r3, #16]
 80075f8:	f003 0301 	and.w	r3, r3, #1
 80075fc:	2b01      	cmp	r3, #1
 80075fe:	d0f0      	beq.n	80075e2 <USB_CoreReset+0x36>

  return HAL_OK;
 8007600:	2300      	movs	r3, #0
}
 8007602:	4618      	mov	r0, r3
 8007604:	3714      	adds	r7, #20
 8007606:	46bd      	mov	sp, r7
 8007608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760c:	4770      	bx	lr
 800760e:	bf00      	nop
 8007610:	00030d40 	.word	0x00030d40

08007614 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b084      	sub	sp, #16
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
 800761c:	460b      	mov	r3, r1
 800761e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007620:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007624:	f006 fe7e 	bl	800e324 <USBD_static_malloc>
 8007628:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d109      	bne.n	8007644 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	32b0      	adds	r2, #176	; 0xb0
 800763a:	2100      	movs	r1, #0
 800763c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007640:	2302      	movs	r3, #2
 8007642:	e0d4      	b.n	80077ee <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007644:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8007648:	2100      	movs	r1, #0
 800764a:	68f8      	ldr	r0, [r7, #12]
 800764c:	f007 feb0 	bl	800f3b0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	32b0      	adds	r2, #176	; 0xb0
 800765a:	68f9      	ldr	r1, [r7, #12]
 800765c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	32b0      	adds	r2, #176	; 0xb0
 800766a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	7c1b      	ldrb	r3, [r3, #16]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d138      	bne.n	80076ee <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800767c:	4b5e      	ldr	r3, [pc, #376]	; (80077f8 <USBD_CDC_Init+0x1e4>)
 800767e:	7819      	ldrb	r1, [r3, #0]
 8007680:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007684:	2202      	movs	r2, #2
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f006 fd29 	bl	800e0de <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800768c:	4b5a      	ldr	r3, [pc, #360]	; (80077f8 <USBD_CDC_Init+0x1e4>)
 800768e:	781b      	ldrb	r3, [r3, #0]
 8007690:	f003 020f 	and.w	r2, r3, #15
 8007694:	6879      	ldr	r1, [r7, #4]
 8007696:	4613      	mov	r3, r2
 8007698:	009b      	lsls	r3, r3, #2
 800769a:	4413      	add	r3, r2
 800769c:	009b      	lsls	r3, r3, #2
 800769e:	440b      	add	r3, r1
 80076a0:	3324      	adds	r3, #36	; 0x24
 80076a2:	2201      	movs	r2, #1
 80076a4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80076a6:	4b55      	ldr	r3, [pc, #340]	; (80077fc <USBD_CDC_Init+0x1e8>)
 80076a8:	7819      	ldrb	r1, [r3, #0]
 80076aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80076ae:	2202      	movs	r2, #2
 80076b0:	6878      	ldr	r0, [r7, #4]
 80076b2:	f006 fd14 	bl	800e0de <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80076b6:	4b51      	ldr	r3, [pc, #324]	; (80077fc <USBD_CDC_Init+0x1e8>)
 80076b8:	781b      	ldrb	r3, [r3, #0]
 80076ba:	f003 020f 	and.w	r2, r3, #15
 80076be:	6879      	ldr	r1, [r7, #4]
 80076c0:	4613      	mov	r3, r2
 80076c2:	009b      	lsls	r3, r3, #2
 80076c4:	4413      	add	r3, r2
 80076c6:	009b      	lsls	r3, r3, #2
 80076c8:	440b      	add	r3, r1
 80076ca:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80076ce:	2201      	movs	r2, #1
 80076d0:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80076d2:	4b4b      	ldr	r3, [pc, #300]	; (8007800 <USBD_CDC_Init+0x1ec>)
 80076d4:	781b      	ldrb	r3, [r3, #0]
 80076d6:	f003 020f 	and.w	r2, r3, #15
 80076da:	6879      	ldr	r1, [r7, #4]
 80076dc:	4613      	mov	r3, r2
 80076de:	009b      	lsls	r3, r3, #2
 80076e0:	4413      	add	r3, r2
 80076e2:	009b      	lsls	r3, r3, #2
 80076e4:	440b      	add	r3, r1
 80076e6:	3326      	adds	r3, #38	; 0x26
 80076e8:	2210      	movs	r2, #16
 80076ea:	801a      	strh	r2, [r3, #0]
 80076ec:	e035      	b.n	800775a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80076ee:	4b42      	ldr	r3, [pc, #264]	; (80077f8 <USBD_CDC_Init+0x1e4>)
 80076f0:	7819      	ldrb	r1, [r3, #0]
 80076f2:	2340      	movs	r3, #64	; 0x40
 80076f4:	2202      	movs	r2, #2
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f006 fcf1 	bl	800e0de <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80076fc:	4b3e      	ldr	r3, [pc, #248]	; (80077f8 <USBD_CDC_Init+0x1e4>)
 80076fe:	781b      	ldrb	r3, [r3, #0]
 8007700:	f003 020f 	and.w	r2, r3, #15
 8007704:	6879      	ldr	r1, [r7, #4]
 8007706:	4613      	mov	r3, r2
 8007708:	009b      	lsls	r3, r3, #2
 800770a:	4413      	add	r3, r2
 800770c:	009b      	lsls	r3, r3, #2
 800770e:	440b      	add	r3, r1
 8007710:	3324      	adds	r3, #36	; 0x24
 8007712:	2201      	movs	r2, #1
 8007714:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007716:	4b39      	ldr	r3, [pc, #228]	; (80077fc <USBD_CDC_Init+0x1e8>)
 8007718:	7819      	ldrb	r1, [r3, #0]
 800771a:	2340      	movs	r3, #64	; 0x40
 800771c:	2202      	movs	r2, #2
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	f006 fcdd 	bl	800e0de <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007724:	4b35      	ldr	r3, [pc, #212]	; (80077fc <USBD_CDC_Init+0x1e8>)
 8007726:	781b      	ldrb	r3, [r3, #0]
 8007728:	f003 020f 	and.w	r2, r3, #15
 800772c:	6879      	ldr	r1, [r7, #4]
 800772e:	4613      	mov	r3, r2
 8007730:	009b      	lsls	r3, r3, #2
 8007732:	4413      	add	r3, r2
 8007734:	009b      	lsls	r3, r3, #2
 8007736:	440b      	add	r3, r1
 8007738:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800773c:	2201      	movs	r2, #1
 800773e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007740:	4b2f      	ldr	r3, [pc, #188]	; (8007800 <USBD_CDC_Init+0x1ec>)
 8007742:	781b      	ldrb	r3, [r3, #0]
 8007744:	f003 020f 	and.w	r2, r3, #15
 8007748:	6879      	ldr	r1, [r7, #4]
 800774a:	4613      	mov	r3, r2
 800774c:	009b      	lsls	r3, r3, #2
 800774e:	4413      	add	r3, r2
 8007750:	009b      	lsls	r3, r3, #2
 8007752:	440b      	add	r3, r1
 8007754:	3326      	adds	r3, #38	; 0x26
 8007756:	2210      	movs	r2, #16
 8007758:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800775a:	4b29      	ldr	r3, [pc, #164]	; (8007800 <USBD_CDC_Init+0x1ec>)
 800775c:	7819      	ldrb	r1, [r3, #0]
 800775e:	2308      	movs	r3, #8
 8007760:	2203      	movs	r2, #3
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f006 fcbb 	bl	800e0de <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007768:	4b25      	ldr	r3, [pc, #148]	; (8007800 <USBD_CDC_Init+0x1ec>)
 800776a:	781b      	ldrb	r3, [r3, #0]
 800776c:	f003 020f 	and.w	r2, r3, #15
 8007770:	6879      	ldr	r1, [r7, #4]
 8007772:	4613      	mov	r3, r2
 8007774:	009b      	lsls	r3, r3, #2
 8007776:	4413      	add	r3, r2
 8007778:	009b      	lsls	r3, r3, #2
 800777a:	440b      	add	r3, r1
 800777c:	3324      	adds	r3, #36	; 0x24
 800777e:	2201      	movs	r2, #1
 8007780:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	2200      	movs	r2, #0
 8007786:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007790:	687a      	ldr	r2, [r7, #4]
 8007792:	33b0      	adds	r3, #176	; 0xb0
 8007794:	009b      	lsls	r3, r3, #2
 8007796:	4413      	add	r3, r2
 8007798:	685b      	ldr	r3, [r3, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2200      	movs	r2, #0
 80077a2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2200      	movs	r2, #0
 80077aa:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d101      	bne.n	80077bc <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80077b8:	2302      	movs	r3, #2
 80077ba:	e018      	b.n	80077ee <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	7c1b      	ldrb	r3, [r3, #16]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d10a      	bne.n	80077da <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80077c4:	4b0d      	ldr	r3, [pc, #52]	; (80077fc <USBD_CDC_Init+0x1e8>)
 80077c6:	7819      	ldrb	r1, [r3, #0]
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80077ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f006 fd72 	bl	800e2bc <USBD_LL_PrepareReceive>
 80077d8:	e008      	b.n	80077ec <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80077da:	4b08      	ldr	r3, [pc, #32]	; (80077fc <USBD_CDC_Init+0x1e8>)
 80077dc:	7819      	ldrb	r1, [r3, #0]
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80077e4:	2340      	movs	r3, #64	; 0x40
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f006 fd68 	bl	800e2bc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80077ec:	2300      	movs	r3, #0
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3710      	adds	r7, #16
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}
 80077f6:	bf00      	nop
 80077f8:	2000009f 	.word	0x2000009f
 80077fc:	200000a0 	.word	0x200000a0
 8007800:	200000a1 	.word	0x200000a1

08007804 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b082      	sub	sp, #8
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	460b      	mov	r3, r1
 800780e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007810:	4b3a      	ldr	r3, [pc, #232]	; (80078fc <USBD_CDC_DeInit+0xf8>)
 8007812:	781b      	ldrb	r3, [r3, #0]
 8007814:	4619      	mov	r1, r3
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	f006 fc87 	bl	800e12a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800781c:	4b37      	ldr	r3, [pc, #220]	; (80078fc <USBD_CDC_DeInit+0xf8>)
 800781e:	781b      	ldrb	r3, [r3, #0]
 8007820:	f003 020f 	and.w	r2, r3, #15
 8007824:	6879      	ldr	r1, [r7, #4]
 8007826:	4613      	mov	r3, r2
 8007828:	009b      	lsls	r3, r3, #2
 800782a:	4413      	add	r3, r2
 800782c:	009b      	lsls	r3, r3, #2
 800782e:	440b      	add	r3, r1
 8007830:	3324      	adds	r3, #36	; 0x24
 8007832:	2200      	movs	r2, #0
 8007834:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007836:	4b32      	ldr	r3, [pc, #200]	; (8007900 <USBD_CDC_DeInit+0xfc>)
 8007838:	781b      	ldrb	r3, [r3, #0]
 800783a:	4619      	mov	r1, r3
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f006 fc74 	bl	800e12a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007842:	4b2f      	ldr	r3, [pc, #188]	; (8007900 <USBD_CDC_DeInit+0xfc>)
 8007844:	781b      	ldrb	r3, [r3, #0]
 8007846:	f003 020f 	and.w	r2, r3, #15
 800784a:	6879      	ldr	r1, [r7, #4]
 800784c:	4613      	mov	r3, r2
 800784e:	009b      	lsls	r3, r3, #2
 8007850:	4413      	add	r3, r2
 8007852:	009b      	lsls	r3, r3, #2
 8007854:	440b      	add	r3, r1
 8007856:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800785a:	2200      	movs	r2, #0
 800785c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800785e:	4b29      	ldr	r3, [pc, #164]	; (8007904 <USBD_CDC_DeInit+0x100>)
 8007860:	781b      	ldrb	r3, [r3, #0]
 8007862:	4619      	mov	r1, r3
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f006 fc60 	bl	800e12a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800786a:	4b26      	ldr	r3, [pc, #152]	; (8007904 <USBD_CDC_DeInit+0x100>)
 800786c:	781b      	ldrb	r3, [r3, #0]
 800786e:	f003 020f 	and.w	r2, r3, #15
 8007872:	6879      	ldr	r1, [r7, #4]
 8007874:	4613      	mov	r3, r2
 8007876:	009b      	lsls	r3, r3, #2
 8007878:	4413      	add	r3, r2
 800787a:	009b      	lsls	r3, r3, #2
 800787c:	440b      	add	r3, r1
 800787e:	3324      	adds	r3, #36	; 0x24
 8007880:	2200      	movs	r2, #0
 8007882:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007884:	4b1f      	ldr	r3, [pc, #124]	; (8007904 <USBD_CDC_DeInit+0x100>)
 8007886:	781b      	ldrb	r3, [r3, #0]
 8007888:	f003 020f 	and.w	r2, r3, #15
 800788c:	6879      	ldr	r1, [r7, #4]
 800788e:	4613      	mov	r3, r2
 8007890:	009b      	lsls	r3, r3, #2
 8007892:	4413      	add	r3, r2
 8007894:	009b      	lsls	r3, r3, #2
 8007896:	440b      	add	r3, r1
 8007898:	3326      	adds	r3, #38	; 0x26
 800789a:	2200      	movs	r2, #0
 800789c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	32b0      	adds	r2, #176	; 0xb0
 80078a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d01f      	beq.n	80078f0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80078b6:	687a      	ldr	r2, [r7, #4]
 80078b8:	33b0      	adds	r3, #176	; 0xb0
 80078ba:	009b      	lsls	r3, r3, #2
 80078bc:	4413      	add	r3, r2
 80078be:	685b      	ldr	r3, [r3, #4]
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	32b0      	adds	r2, #176	; 0xb0
 80078ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078d2:	4618      	mov	r0, r3
 80078d4:	f006 fd34 	bl	800e340 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	32b0      	adds	r2, #176	; 0xb0
 80078e2:	2100      	movs	r1, #0
 80078e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2200      	movs	r2, #0
 80078ec:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80078f0:	2300      	movs	r3, #0
}
 80078f2:	4618      	mov	r0, r3
 80078f4:	3708      	adds	r7, #8
 80078f6:	46bd      	mov	sp, r7
 80078f8:	bd80      	pop	{r7, pc}
 80078fa:	bf00      	nop
 80078fc:	2000009f 	.word	0x2000009f
 8007900:	200000a0 	.word	0x200000a0
 8007904:	200000a1 	.word	0x200000a1

08007908 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b086      	sub	sp, #24
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
 8007910:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	32b0      	adds	r2, #176	; 0xb0
 800791c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007920:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007922:	2300      	movs	r3, #0
 8007924:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007926:	2300      	movs	r3, #0
 8007928:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800792a:	2300      	movs	r3, #0
 800792c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d101      	bne.n	8007938 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007934:	2303      	movs	r3, #3
 8007936:	e0bf      	b.n	8007ab8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	781b      	ldrb	r3, [r3, #0]
 800793c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007940:	2b00      	cmp	r3, #0
 8007942:	d050      	beq.n	80079e6 <USBD_CDC_Setup+0xde>
 8007944:	2b20      	cmp	r3, #32
 8007946:	f040 80af 	bne.w	8007aa8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	88db      	ldrh	r3, [r3, #6]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d03a      	beq.n	80079c8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	781b      	ldrb	r3, [r3, #0]
 8007956:	b25b      	sxtb	r3, r3
 8007958:	2b00      	cmp	r3, #0
 800795a:	da1b      	bge.n	8007994 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007962:	687a      	ldr	r2, [r7, #4]
 8007964:	33b0      	adds	r3, #176	; 0xb0
 8007966:	009b      	lsls	r3, r3, #2
 8007968:	4413      	add	r3, r2
 800796a:	685b      	ldr	r3, [r3, #4]
 800796c:	689b      	ldr	r3, [r3, #8]
 800796e:	683a      	ldr	r2, [r7, #0]
 8007970:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007972:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007974:	683a      	ldr	r2, [r7, #0]
 8007976:	88d2      	ldrh	r2, [r2, #6]
 8007978:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	88db      	ldrh	r3, [r3, #6]
 800797e:	2b07      	cmp	r3, #7
 8007980:	bf28      	it	cs
 8007982:	2307      	movcs	r3, #7
 8007984:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007986:	693b      	ldr	r3, [r7, #16]
 8007988:	89fa      	ldrh	r2, [r7, #14]
 800798a:	4619      	mov	r1, r3
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f001 fd89 	bl	80094a4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007992:	e090      	b.n	8007ab6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	785a      	ldrb	r2, [r3, #1]
 8007998:	693b      	ldr	r3, [r7, #16]
 800799a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	88db      	ldrh	r3, [r3, #6]
 80079a2:	2b3f      	cmp	r3, #63	; 0x3f
 80079a4:	d803      	bhi.n	80079ae <USBD_CDC_Setup+0xa6>
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	88db      	ldrh	r3, [r3, #6]
 80079aa:	b2da      	uxtb	r2, r3
 80079ac:	e000      	b.n	80079b0 <USBD_CDC_Setup+0xa8>
 80079ae:	2240      	movs	r2, #64	; 0x40
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80079b6:	6939      	ldr	r1, [r7, #16]
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80079be:	461a      	mov	r2, r3
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f001 fd9b 	bl	80094fc <USBD_CtlPrepareRx>
      break;
 80079c6:	e076      	b.n	8007ab6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80079ce:	687a      	ldr	r2, [r7, #4]
 80079d0:	33b0      	adds	r3, #176	; 0xb0
 80079d2:	009b      	lsls	r3, r3, #2
 80079d4:	4413      	add	r3, r2
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	689b      	ldr	r3, [r3, #8]
 80079da:	683a      	ldr	r2, [r7, #0]
 80079dc:	7850      	ldrb	r0, [r2, #1]
 80079de:	2200      	movs	r2, #0
 80079e0:	6839      	ldr	r1, [r7, #0]
 80079e2:	4798      	blx	r3
      break;
 80079e4:	e067      	b.n	8007ab6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	785b      	ldrb	r3, [r3, #1]
 80079ea:	2b0b      	cmp	r3, #11
 80079ec:	d851      	bhi.n	8007a92 <USBD_CDC_Setup+0x18a>
 80079ee:	a201      	add	r2, pc, #4	; (adr r2, 80079f4 <USBD_CDC_Setup+0xec>)
 80079f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079f4:	08007a25 	.word	0x08007a25
 80079f8:	08007aa1 	.word	0x08007aa1
 80079fc:	08007a93 	.word	0x08007a93
 8007a00:	08007a93 	.word	0x08007a93
 8007a04:	08007a93 	.word	0x08007a93
 8007a08:	08007a93 	.word	0x08007a93
 8007a0c:	08007a93 	.word	0x08007a93
 8007a10:	08007a93 	.word	0x08007a93
 8007a14:	08007a93 	.word	0x08007a93
 8007a18:	08007a93 	.word	0x08007a93
 8007a1c:	08007a4f 	.word	0x08007a4f
 8007a20:	08007a79 	.word	0x08007a79
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007a2a:	b2db      	uxtb	r3, r3
 8007a2c:	2b03      	cmp	r3, #3
 8007a2e:	d107      	bne.n	8007a40 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007a30:	f107 030a 	add.w	r3, r7, #10
 8007a34:	2202      	movs	r2, #2
 8007a36:	4619      	mov	r1, r3
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f001 fd33 	bl	80094a4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007a3e:	e032      	b.n	8007aa6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007a40:	6839      	ldr	r1, [r7, #0]
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f001 fcbd 	bl	80093c2 <USBD_CtlError>
            ret = USBD_FAIL;
 8007a48:	2303      	movs	r3, #3
 8007a4a:	75fb      	strb	r3, [r7, #23]
          break;
 8007a4c:	e02b      	b.n	8007aa6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007a54:	b2db      	uxtb	r3, r3
 8007a56:	2b03      	cmp	r3, #3
 8007a58:	d107      	bne.n	8007a6a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007a5a:	f107 030d 	add.w	r3, r7, #13
 8007a5e:	2201      	movs	r2, #1
 8007a60:	4619      	mov	r1, r3
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f001 fd1e 	bl	80094a4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007a68:	e01d      	b.n	8007aa6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007a6a:	6839      	ldr	r1, [r7, #0]
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f001 fca8 	bl	80093c2 <USBD_CtlError>
            ret = USBD_FAIL;
 8007a72:	2303      	movs	r3, #3
 8007a74:	75fb      	strb	r3, [r7, #23]
          break;
 8007a76:	e016      	b.n	8007aa6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007a7e:	b2db      	uxtb	r3, r3
 8007a80:	2b03      	cmp	r3, #3
 8007a82:	d00f      	beq.n	8007aa4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007a84:	6839      	ldr	r1, [r7, #0]
 8007a86:	6878      	ldr	r0, [r7, #4]
 8007a88:	f001 fc9b 	bl	80093c2 <USBD_CtlError>
            ret = USBD_FAIL;
 8007a8c:	2303      	movs	r3, #3
 8007a8e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007a90:	e008      	b.n	8007aa4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007a92:	6839      	ldr	r1, [r7, #0]
 8007a94:	6878      	ldr	r0, [r7, #4]
 8007a96:	f001 fc94 	bl	80093c2 <USBD_CtlError>
          ret = USBD_FAIL;
 8007a9a:	2303      	movs	r3, #3
 8007a9c:	75fb      	strb	r3, [r7, #23]
          break;
 8007a9e:	e002      	b.n	8007aa6 <USBD_CDC_Setup+0x19e>
          break;
 8007aa0:	bf00      	nop
 8007aa2:	e008      	b.n	8007ab6 <USBD_CDC_Setup+0x1ae>
          break;
 8007aa4:	bf00      	nop
      }
      break;
 8007aa6:	e006      	b.n	8007ab6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007aa8:	6839      	ldr	r1, [r7, #0]
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	f001 fc89 	bl	80093c2 <USBD_CtlError>
      ret = USBD_FAIL;
 8007ab0:	2303      	movs	r3, #3
 8007ab2:	75fb      	strb	r3, [r7, #23]
      break;
 8007ab4:	bf00      	nop
  }

  return (uint8_t)ret;
 8007ab6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ab8:	4618      	mov	r0, r3
 8007aba:	3718      	adds	r7, #24
 8007abc:	46bd      	mov	sp, r7
 8007abe:	bd80      	pop	{r7, pc}

08007ac0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b084      	sub	sp, #16
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
 8007ac8:	460b      	mov	r3, r1
 8007aca:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007ad2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	32b0      	adds	r2, #176	; 0xb0
 8007ade:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d101      	bne.n	8007aea <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007ae6:	2303      	movs	r3, #3
 8007ae8:	e065      	b.n	8007bb6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	32b0      	adds	r2, #176	; 0xb0
 8007af4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007af8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007afa:	78fb      	ldrb	r3, [r7, #3]
 8007afc:	f003 020f 	and.w	r2, r3, #15
 8007b00:	6879      	ldr	r1, [r7, #4]
 8007b02:	4613      	mov	r3, r2
 8007b04:	009b      	lsls	r3, r3, #2
 8007b06:	4413      	add	r3, r2
 8007b08:	009b      	lsls	r3, r3, #2
 8007b0a:	440b      	add	r3, r1
 8007b0c:	3318      	adds	r3, #24
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d02f      	beq.n	8007b74 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007b14:	78fb      	ldrb	r3, [r7, #3]
 8007b16:	f003 020f 	and.w	r2, r3, #15
 8007b1a:	6879      	ldr	r1, [r7, #4]
 8007b1c:	4613      	mov	r3, r2
 8007b1e:	009b      	lsls	r3, r3, #2
 8007b20:	4413      	add	r3, r2
 8007b22:	009b      	lsls	r3, r3, #2
 8007b24:	440b      	add	r3, r1
 8007b26:	3318      	adds	r3, #24
 8007b28:	681a      	ldr	r2, [r3, #0]
 8007b2a:	78fb      	ldrb	r3, [r7, #3]
 8007b2c:	f003 010f 	and.w	r1, r3, #15
 8007b30:	68f8      	ldr	r0, [r7, #12]
 8007b32:	460b      	mov	r3, r1
 8007b34:	00db      	lsls	r3, r3, #3
 8007b36:	440b      	add	r3, r1
 8007b38:	009b      	lsls	r3, r3, #2
 8007b3a:	4403      	add	r3, r0
 8007b3c:	3348      	adds	r3, #72	; 0x48
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	fbb2 f1f3 	udiv	r1, r2, r3
 8007b44:	fb01 f303 	mul.w	r3, r1, r3
 8007b48:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d112      	bne.n	8007b74 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007b4e:	78fb      	ldrb	r3, [r7, #3]
 8007b50:	f003 020f 	and.w	r2, r3, #15
 8007b54:	6879      	ldr	r1, [r7, #4]
 8007b56:	4613      	mov	r3, r2
 8007b58:	009b      	lsls	r3, r3, #2
 8007b5a:	4413      	add	r3, r2
 8007b5c:	009b      	lsls	r3, r3, #2
 8007b5e:	440b      	add	r3, r1
 8007b60:	3318      	adds	r3, #24
 8007b62:	2200      	movs	r2, #0
 8007b64:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007b66:	78f9      	ldrb	r1, [r7, #3]
 8007b68:	2300      	movs	r3, #0
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	6878      	ldr	r0, [r7, #4]
 8007b6e:	f006 fb84 	bl	800e27a <USBD_LL_Transmit>
 8007b72:	e01f      	b.n	8007bb4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	2200      	movs	r2, #0
 8007b78:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007b82:	687a      	ldr	r2, [r7, #4]
 8007b84:	33b0      	adds	r3, #176	; 0xb0
 8007b86:	009b      	lsls	r3, r3, #2
 8007b88:	4413      	add	r3, r2
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	691b      	ldr	r3, [r3, #16]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d010      	beq.n	8007bb4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007b98:	687a      	ldr	r2, [r7, #4]
 8007b9a:	33b0      	adds	r3, #176	; 0xb0
 8007b9c:	009b      	lsls	r3, r3, #2
 8007b9e:	4413      	add	r3, r2
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	691b      	ldr	r3, [r3, #16]
 8007ba4:	68ba      	ldr	r2, [r7, #8]
 8007ba6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8007baa:	68ba      	ldr	r2, [r7, #8]
 8007bac:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8007bb0:	78fa      	ldrb	r2, [r7, #3]
 8007bb2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007bb4:	2300      	movs	r3, #0
}
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	3710      	adds	r7, #16
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}

08007bbe <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007bbe:	b580      	push	{r7, lr}
 8007bc0:	b084      	sub	sp, #16
 8007bc2:	af00      	add	r7, sp, #0
 8007bc4:	6078      	str	r0, [r7, #4]
 8007bc6:	460b      	mov	r3, r1
 8007bc8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	32b0      	adds	r2, #176	; 0xb0
 8007bd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bd8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	32b0      	adds	r2, #176	; 0xb0
 8007be4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d101      	bne.n	8007bf0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007bec:	2303      	movs	r3, #3
 8007bee:	e01a      	b.n	8007c26 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007bf0:	78fb      	ldrb	r3, [r7, #3]
 8007bf2:	4619      	mov	r1, r3
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f006 fb82 	bl	800e2fe <USBD_LL_GetRxDataSize>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007c08:	687a      	ldr	r2, [r7, #4]
 8007c0a:	33b0      	adds	r3, #176	; 0xb0
 8007c0c:	009b      	lsls	r3, r3, #2
 8007c0e:	4413      	add	r3, r2
 8007c10:	685b      	ldr	r3, [r3, #4]
 8007c12:	68db      	ldr	r3, [r3, #12]
 8007c14:	68fa      	ldr	r2, [r7, #12]
 8007c16:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007c1a:	68fa      	ldr	r2, [r7, #12]
 8007c1c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007c20:	4611      	mov	r1, r2
 8007c22:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007c24:	2300      	movs	r3, #0
}
 8007c26:	4618      	mov	r0, r3
 8007c28:	3710      	adds	r7, #16
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bd80      	pop	{r7, pc}

08007c2e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007c2e:	b580      	push	{r7, lr}
 8007c30:	b084      	sub	sp, #16
 8007c32:	af00      	add	r7, sp, #0
 8007c34:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	32b0      	adds	r2, #176	; 0xb0
 8007c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c44:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d101      	bne.n	8007c50 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007c4c:	2303      	movs	r3, #3
 8007c4e:	e025      	b.n	8007c9c <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007c56:	687a      	ldr	r2, [r7, #4]
 8007c58:	33b0      	adds	r3, #176	; 0xb0
 8007c5a:	009b      	lsls	r3, r3, #2
 8007c5c:	4413      	add	r3, r2
 8007c5e:	685b      	ldr	r3, [r3, #4]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d01a      	beq.n	8007c9a <USBD_CDC_EP0_RxReady+0x6c>
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007c6a:	2bff      	cmp	r3, #255	; 0xff
 8007c6c:	d015      	beq.n	8007c9a <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007c74:	687a      	ldr	r2, [r7, #4]
 8007c76:	33b0      	adds	r3, #176	; 0xb0
 8007c78:	009b      	lsls	r3, r3, #2
 8007c7a:	4413      	add	r3, r2
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	689b      	ldr	r3, [r3, #8]
 8007c80:	68fa      	ldr	r2, [r7, #12]
 8007c82:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8007c86:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007c88:	68fa      	ldr	r2, [r7, #12]
 8007c8a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007c8e:	b292      	uxth	r2, r2
 8007c90:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	22ff      	movs	r2, #255	; 0xff
 8007c96:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8007c9a:	2300      	movs	r3, #0
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	3710      	adds	r7, #16
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}

08007ca4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b086      	sub	sp, #24
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007cac:	2182      	movs	r1, #130	; 0x82
 8007cae:	4818      	ldr	r0, [pc, #96]	; (8007d10 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007cb0:	f000 fd4f 	bl	8008752 <USBD_GetEpDesc>
 8007cb4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007cb6:	2101      	movs	r1, #1
 8007cb8:	4815      	ldr	r0, [pc, #84]	; (8007d10 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007cba:	f000 fd4a 	bl	8008752 <USBD_GetEpDesc>
 8007cbe:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007cc0:	2181      	movs	r1, #129	; 0x81
 8007cc2:	4813      	ldr	r0, [pc, #76]	; (8007d10 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007cc4:	f000 fd45 	bl	8008752 <USBD_GetEpDesc>
 8007cc8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d002      	beq.n	8007cd6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007cd0:	697b      	ldr	r3, [r7, #20]
 8007cd2:	2210      	movs	r2, #16
 8007cd4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007cd6:	693b      	ldr	r3, [r7, #16]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d006      	beq.n	8007cea <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007cdc:	693b      	ldr	r3, [r7, #16]
 8007cde:	2200      	movs	r2, #0
 8007ce0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ce4:	711a      	strb	r2, [r3, #4]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d006      	beq.n	8007cfe <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007cf8:	711a      	strb	r2, [r3, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2243      	movs	r2, #67	; 0x43
 8007d02:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007d04:	4b02      	ldr	r3, [pc, #8]	; (8007d10 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3718      	adds	r7, #24
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}
 8007d0e:	bf00      	nop
 8007d10:	2000005c 	.word	0x2000005c

08007d14 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b086      	sub	sp, #24
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007d1c:	2182      	movs	r1, #130	; 0x82
 8007d1e:	4818      	ldr	r0, [pc, #96]	; (8007d80 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007d20:	f000 fd17 	bl	8008752 <USBD_GetEpDesc>
 8007d24:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007d26:	2101      	movs	r1, #1
 8007d28:	4815      	ldr	r0, [pc, #84]	; (8007d80 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007d2a:	f000 fd12 	bl	8008752 <USBD_GetEpDesc>
 8007d2e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007d30:	2181      	movs	r1, #129	; 0x81
 8007d32:	4813      	ldr	r0, [pc, #76]	; (8007d80 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007d34:	f000 fd0d 	bl	8008752 <USBD_GetEpDesc>
 8007d38:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007d3a:	697b      	ldr	r3, [r7, #20]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d002      	beq.n	8007d46 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007d40:	697b      	ldr	r3, [r7, #20]
 8007d42:	2210      	movs	r2, #16
 8007d44:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007d46:	693b      	ldr	r3, [r7, #16]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d006      	beq.n	8007d5a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007d4c:	693b      	ldr	r3, [r7, #16]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	711a      	strb	r2, [r3, #4]
 8007d52:	2200      	movs	r2, #0
 8007d54:	f042 0202 	orr.w	r2, r2, #2
 8007d58:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d006      	beq.n	8007d6e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	2200      	movs	r2, #0
 8007d64:	711a      	strb	r2, [r3, #4]
 8007d66:	2200      	movs	r2, #0
 8007d68:	f042 0202 	orr.w	r2, r2, #2
 8007d6c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2243      	movs	r2, #67	; 0x43
 8007d72:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007d74:	4b02      	ldr	r3, [pc, #8]	; (8007d80 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007d76:	4618      	mov	r0, r3
 8007d78:	3718      	adds	r7, #24
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bd80      	pop	{r7, pc}
 8007d7e:	bf00      	nop
 8007d80:	2000005c 	.word	0x2000005c

08007d84 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b086      	sub	sp, #24
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007d8c:	2182      	movs	r1, #130	; 0x82
 8007d8e:	4818      	ldr	r0, [pc, #96]	; (8007df0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007d90:	f000 fcdf 	bl	8008752 <USBD_GetEpDesc>
 8007d94:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007d96:	2101      	movs	r1, #1
 8007d98:	4815      	ldr	r0, [pc, #84]	; (8007df0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007d9a:	f000 fcda 	bl	8008752 <USBD_GetEpDesc>
 8007d9e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007da0:	2181      	movs	r1, #129	; 0x81
 8007da2:	4813      	ldr	r0, [pc, #76]	; (8007df0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007da4:	f000 fcd5 	bl	8008752 <USBD_GetEpDesc>
 8007da8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007daa:	697b      	ldr	r3, [r7, #20]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d002      	beq.n	8007db6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	2210      	movs	r2, #16
 8007db4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007db6:	693b      	ldr	r3, [r7, #16]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d006      	beq.n	8007dca <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007dbc:	693b      	ldr	r3, [r7, #16]
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007dc4:	711a      	strb	r2, [r3, #4]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d006      	beq.n	8007dde <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007dd8:	711a      	strb	r2, [r3, #4]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2243      	movs	r2, #67	; 0x43
 8007de2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007de4:	4b02      	ldr	r3, [pc, #8]	; (8007df0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007de6:	4618      	mov	r0, r3
 8007de8:	3718      	adds	r7, #24
 8007dea:	46bd      	mov	sp, r7
 8007dec:	bd80      	pop	{r7, pc}
 8007dee:	bf00      	nop
 8007df0:	2000005c 	.word	0x2000005c

08007df4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007df4:	b480      	push	{r7}
 8007df6:	b083      	sub	sp, #12
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	220a      	movs	r2, #10
 8007e00:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007e02:	4b03      	ldr	r3, [pc, #12]	; (8007e10 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007e04:	4618      	mov	r0, r3
 8007e06:	370c      	adds	r7, #12
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0e:	4770      	bx	lr
 8007e10:	20000018 	.word	0x20000018

08007e14 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b083      	sub	sp, #12
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d101      	bne.n	8007e28 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007e24:	2303      	movs	r3, #3
 8007e26:	e009      	b.n	8007e3c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007e2e:	687a      	ldr	r2, [r7, #4]
 8007e30:	33b0      	adds	r3, #176	; 0xb0
 8007e32:	009b      	lsls	r3, r3, #2
 8007e34:	4413      	add	r3, r2
 8007e36:	683a      	ldr	r2, [r7, #0]
 8007e38:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007e3a:	2300      	movs	r3, #0
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	370c      	adds	r7, #12
 8007e40:	46bd      	mov	sp, r7
 8007e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e46:	4770      	bx	lr

08007e48 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b087      	sub	sp, #28
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	60f8      	str	r0, [r7, #12]
 8007e50:	60b9      	str	r1, [r7, #8]
 8007e52:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	32b0      	adds	r2, #176	; 0xb0
 8007e5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e62:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d101      	bne.n	8007e6e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007e6a:	2303      	movs	r3, #3
 8007e6c:	e008      	b.n	8007e80 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	68ba      	ldr	r2, [r7, #8]
 8007e72:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	687a      	ldr	r2, [r7, #4]
 8007e7a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8007e7e:	2300      	movs	r3, #0
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	371c      	adds	r7, #28
 8007e84:	46bd      	mov	sp, r7
 8007e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8a:	4770      	bx	lr

08007e8c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b085      	sub	sp, #20
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
 8007e94:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	32b0      	adds	r2, #176	; 0xb0
 8007ea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ea4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d101      	bne.n	8007eb0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007eac:	2303      	movs	r3, #3
 8007eae:	e004      	b.n	8007eba <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	683a      	ldr	r2, [r7, #0]
 8007eb4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8007eb8:	2300      	movs	r3, #0
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3714      	adds	r7, #20
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec4:	4770      	bx	lr
	...

08007ec8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b084      	sub	sp, #16
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	32b0      	adds	r2, #176	; 0xb0
 8007eda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ede:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	32b0      	adds	r2, #176	; 0xb0
 8007eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d101      	bne.n	8007efa <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007ef6:	2303      	movs	r3, #3
 8007ef8:	e025      	b.n	8007f46 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d11f      	bne.n	8007f44 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	2201      	movs	r2, #1
 8007f08:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007f0c:	4b10      	ldr	r3, [pc, #64]	; (8007f50 <USBD_CDC_TransmitPacket+0x88>)
 8007f0e:	781b      	ldrb	r3, [r3, #0]
 8007f10:	f003 020f 	and.w	r2, r3, #15
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	4613      	mov	r3, r2
 8007f1e:	009b      	lsls	r3, r3, #2
 8007f20:	4413      	add	r3, r2
 8007f22:	009b      	lsls	r3, r3, #2
 8007f24:	4403      	add	r3, r0
 8007f26:	3318      	adds	r3, #24
 8007f28:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8007f2a:	4b09      	ldr	r3, [pc, #36]	; (8007f50 <USBD_CDC_TransmitPacket+0x88>)
 8007f2c:	7819      	ldrb	r1, [r3, #0]
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f006 f99d 	bl	800e27a <USBD_LL_Transmit>

    ret = USBD_OK;
 8007f40:	2300      	movs	r3, #0
 8007f42:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	3710      	adds	r7, #16
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bd80      	pop	{r7, pc}
 8007f4e:	bf00      	nop
 8007f50:	2000009f 	.word	0x2000009f

08007f54 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b084      	sub	sp, #16
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	32b0      	adds	r2, #176	; 0xb0
 8007f66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f6a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	32b0      	adds	r2, #176	; 0xb0
 8007f76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d101      	bne.n	8007f82 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007f7e:	2303      	movs	r3, #3
 8007f80:	e018      	b.n	8007fb4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	7c1b      	ldrb	r3, [r3, #16]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d10a      	bne.n	8007fa0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007f8a:	4b0c      	ldr	r3, [pc, #48]	; (8007fbc <USBD_CDC_ReceivePacket+0x68>)
 8007f8c:	7819      	ldrb	r1, [r3, #0]
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007f94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007f98:	6878      	ldr	r0, [r7, #4]
 8007f9a:	f006 f98f 	bl	800e2bc <USBD_LL_PrepareReceive>
 8007f9e:	e008      	b.n	8007fb2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007fa0:	4b06      	ldr	r3, [pc, #24]	; (8007fbc <USBD_CDC_ReceivePacket+0x68>)
 8007fa2:	7819      	ldrb	r1, [r3, #0]
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007faa:	2340      	movs	r3, #64	; 0x40
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f006 f985 	bl	800e2bc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007fb2:	2300      	movs	r3, #0
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3710      	adds	r7, #16
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}
 8007fbc:	200000a0 	.word	0x200000a0

08007fc0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b086      	sub	sp, #24
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	60f8      	str	r0, [r7, #12]
 8007fc8:	60b9      	str	r1, [r7, #8]
 8007fca:	4613      	mov	r3, r2
 8007fcc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d101      	bne.n	8007fd8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007fd4:	2303      	movs	r3, #3
 8007fd6:	e01f      	b.n	8008018 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	2200      	movs	r2, #0
 8007fdc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2200      	movs	r2, #0
 8007fec:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d003      	beq.n	8007ffe <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	68ba      	ldr	r2, [r7, #8]
 8007ffa:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	2201      	movs	r2, #1
 8008002:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	79fa      	ldrb	r2, [r7, #7]
 800800a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800800c:	68f8      	ldr	r0, [r7, #12]
 800800e:	f005 ffff 	bl	800e010 <USBD_LL_Init>
 8008012:	4603      	mov	r3, r0
 8008014:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008016:	7dfb      	ldrb	r3, [r7, #23]
}
 8008018:	4618      	mov	r0, r3
 800801a:	3718      	adds	r7, #24
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b084      	sub	sp, #16
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
 8008028:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800802a:	2300      	movs	r3, #0
 800802c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d101      	bne.n	8008038 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008034:	2303      	movs	r3, #3
 8008036:	e025      	b.n	8008084 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	683a      	ldr	r2, [r7, #0]
 800803c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	32ae      	adds	r2, #174	; 0xae
 800804a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800804e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008050:	2b00      	cmp	r3, #0
 8008052:	d00f      	beq.n	8008074 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	32ae      	adds	r2, #174	; 0xae
 800805e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008064:	f107 020e 	add.w	r2, r7, #14
 8008068:	4610      	mov	r0, r2
 800806a:	4798      	blx	r3
 800806c:	4602      	mov	r2, r0
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800807a:	1c5a      	adds	r2, r3, #1
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8008082:	2300      	movs	r3, #0
}
 8008084:	4618      	mov	r0, r3
 8008086:	3710      	adds	r7, #16
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}

0800808c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b082      	sub	sp, #8
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f006 f807 	bl	800e0a8 <USBD_LL_Start>
 800809a:	4603      	mov	r3, r0
}
 800809c:	4618      	mov	r0, r3
 800809e:	3708      	adds	r7, #8
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}

080080a4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80080a4:	b480      	push	{r7}
 80080a6:	b083      	sub	sp, #12
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80080ac:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	370c      	adds	r7, #12
 80080b2:	46bd      	mov	sp, r7
 80080b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b8:	4770      	bx	lr

080080ba <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80080ba:	b580      	push	{r7, lr}
 80080bc:	b084      	sub	sp, #16
 80080be:	af00      	add	r7, sp, #0
 80080c0:	6078      	str	r0, [r7, #4]
 80080c2:	460b      	mov	r3, r1
 80080c4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80080c6:	2300      	movs	r3, #0
 80080c8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d009      	beq.n	80080e8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	78fa      	ldrb	r2, [r7, #3]
 80080de:	4611      	mov	r1, r2
 80080e0:	6878      	ldr	r0, [r7, #4]
 80080e2:	4798      	blx	r3
 80080e4:	4603      	mov	r3, r0
 80080e6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80080e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80080ea:	4618      	mov	r0, r3
 80080ec:	3710      	adds	r7, #16
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}

080080f2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80080f2:	b580      	push	{r7, lr}
 80080f4:	b084      	sub	sp, #16
 80080f6:	af00      	add	r7, sp, #0
 80080f8:	6078      	str	r0, [r7, #4]
 80080fa:	460b      	mov	r3, r1
 80080fc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80080fe:	2300      	movs	r3, #0
 8008100:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	78fa      	ldrb	r2, [r7, #3]
 800810c:	4611      	mov	r1, r2
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	4798      	blx	r3
 8008112:	4603      	mov	r3, r0
 8008114:	2b00      	cmp	r3, #0
 8008116:	d001      	beq.n	800811c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008118:	2303      	movs	r3, #3
 800811a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800811c:	7bfb      	ldrb	r3, [r7, #15]
}
 800811e:	4618      	mov	r0, r3
 8008120:	3710      	adds	r7, #16
 8008122:	46bd      	mov	sp, r7
 8008124:	bd80      	pop	{r7, pc}

08008126 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008126:	b580      	push	{r7, lr}
 8008128:	b084      	sub	sp, #16
 800812a:	af00      	add	r7, sp, #0
 800812c:	6078      	str	r0, [r7, #4]
 800812e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008136:	6839      	ldr	r1, [r7, #0]
 8008138:	4618      	mov	r0, r3
 800813a:	f001 f908 	bl	800934e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	2201      	movs	r2, #1
 8008142:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800814c:	461a      	mov	r2, r3
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800815a:	f003 031f 	and.w	r3, r3, #31
 800815e:	2b02      	cmp	r3, #2
 8008160:	d01a      	beq.n	8008198 <USBD_LL_SetupStage+0x72>
 8008162:	2b02      	cmp	r3, #2
 8008164:	d822      	bhi.n	80081ac <USBD_LL_SetupStage+0x86>
 8008166:	2b00      	cmp	r3, #0
 8008168:	d002      	beq.n	8008170 <USBD_LL_SetupStage+0x4a>
 800816a:	2b01      	cmp	r3, #1
 800816c:	d00a      	beq.n	8008184 <USBD_LL_SetupStage+0x5e>
 800816e:	e01d      	b.n	80081ac <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008176:	4619      	mov	r1, r3
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	f000 fb5f 	bl	800883c <USBD_StdDevReq>
 800817e:	4603      	mov	r3, r0
 8008180:	73fb      	strb	r3, [r7, #15]
      break;
 8008182:	e020      	b.n	80081c6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800818a:	4619      	mov	r1, r3
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	f000 fbc7 	bl	8008920 <USBD_StdItfReq>
 8008192:	4603      	mov	r3, r0
 8008194:	73fb      	strb	r3, [r7, #15]
      break;
 8008196:	e016      	b.n	80081c6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800819e:	4619      	mov	r1, r3
 80081a0:	6878      	ldr	r0, [r7, #4]
 80081a2:	f000 fc29 	bl	80089f8 <USBD_StdEPReq>
 80081a6:	4603      	mov	r3, r0
 80081a8:	73fb      	strb	r3, [r7, #15]
      break;
 80081aa:	e00c      	b.n	80081c6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80081b2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80081b6:	b2db      	uxtb	r3, r3
 80081b8:	4619      	mov	r1, r3
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f005 ffd4 	bl	800e168 <USBD_LL_StallEP>
 80081c0:	4603      	mov	r3, r0
 80081c2:	73fb      	strb	r3, [r7, #15]
      break;
 80081c4:	bf00      	nop
  }

  return ret;
 80081c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	3710      	adds	r7, #16
 80081cc:	46bd      	mov	sp, r7
 80081ce:	bd80      	pop	{r7, pc}

080081d0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b086      	sub	sp, #24
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	60f8      	str	r0, [r7, #12]
 80081d8:	460b      	mov	r3, r1
 80081da:	607a      	str	r2, [r7, #4]
 80081dc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80081de:	2300      	movs	r3, #0
 80081e0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80081e2:	7afb      	ldrb	r3, [r7, #11]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d16e      	bne.n	80082c6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80081ee:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80081f6:	2b03      	cmp	r3, #3
 80081f8:	f040 8098 	bne.w	800832c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80081fc:	693b      	ldr	r3, [r7, #16]
 80081fe:	689a      	ldr	r2, [r3, #8]
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	68db      	ldr	r3, [r3, #12]
 8008204:	429a      	cmp	r2, r3
 8008206:	d913      	bls.n	8008230 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008208:	693b      	ldr	r3, [r7, #16]
 800820a:	689a      	ldr	r2, [r3, #8]
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	68db      	ldr	r3, [r3, #12]
 8008210:	1ad2      	subs	r2, r2, r3
 8008212:	693b      	ldr	r3, [r7, #16]
 8008214:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008216:	693b      	ldr	r3, [r7, #16]
 8008218:	68da      	ldr	r2, [r3, #12]
 800821a:	693b      	ldr	r3, [r7, #16]
 800821c:	689b      	ldr	r3, [r3, #8]
 800821e:	4293      	cmp	r3, r2
 8008220:	bf28      	it	cs
 8008222:	4613      	movcs	r3, r2
 8008224:	461a      	mov	r2, r3
 8008226:	6879      	ldr	r1, [r7, #4]
 8008228:	68f8      	ldr	r0, [r7, #12]
 800822a:	f001 f984 	bl	8009536 <USBD_CtlContinueRx>
 800822e:	e07d      	b.n	800832c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008236:	f003 031f 	and.w	r3, r3, #31
 800823a:	2b02      	cmp	r3, #2
 800823c:	d014      	beq.n	8008268 <USBD_LL_DataOutStage+0x98>
 800823e:	2b02      	cmp	r3, #2
 8008240:	d81d      	bhi.n	800827e <USBD_LL_DataOutStage+0xae>
 8008242:	2b00      	cmp	r3, #0
 8008244:	d002      	beq.n	800824c <USBD_LL_DataOutStage+0x7c>
 8008246:	2b01      	cmp	r3, #1
 8008248:	d003      	beq.n	8008252 <USBD_LL_DataOutStage+0x82>
 800824a:	e018      	b.n	800827e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800824c:	2300      	movs	r3, #0
 800824e:	75bb      	strb	r3, [r7, #22]
            break;
 8008250:	e018      	b.n	8008284 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008258:	b2db      	uxtb	r3, r3
 800825a:	4619      	mov	r1, r3
 800825c:	68f8      	ldr	r0, [r7, #12]
 800825e:	f000 fa5e 	bl	800871e <USBD_CoreFindIF>
 8008262:	4603      	mov	r3, r0
 8008264:	75bb      	strb	r3, [r7, #22]
            break;
 8008266:	e00d      	b.n	8008284 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800826e:	b2db      	uxtb	r3, r3
 8008270:	4619      	mov	r1, r3
 8008272:	68f8      	ldr	r0, [r7, #12]
 8008274:	f000 fa60 	bl	8008738 <USBD_CoreFindEP>
 8008278:	4603      	mov	r3, r0
 800827a:	75bb      	strb	r3, [r7, #22]
            break;
 800827c:	e002      	b.n	8008284 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800827e:	2300      	movs	r3, #0
 8008280:	75bb      	strb	r3, [r7, #22]
            break;
 8008282:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008284:	7dbb      	ldrb	r3, [r7, #22]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d119      	bne.n	80082be <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008290:	b2db      	uxtb	r3, r3
 8008292:	2b03      	cmp	r3, #3
 8008294:	d113      	bne.n	80082be <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008296:	7dba      	ldrb	r2, [r7, #22]
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	32ae      	adds	r2, #174	; 0xae
 800829c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082a0:	691b      	ldr	r3, [r3, #16]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d00b      	beq.n	80082be <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80082a6:	7dba      	ldrb	r2, [r7, #22]
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80082ae:	7dba      	ldrb	r2, [r7, #22]
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	32ae      	adds	r2, #174	; 0xae
 80082b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082b8:	691b      	ldr	r3, [r3, #16]
 80082ba:	68f8      	ldr	r0, [r7, #12]
 80082bc:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80082be:	68f8      	ldr	r0, [r7, #12]
 80082c0:	f001 f94a 	bl	8009558 <USBD_CtlSendStatus>
 80082c4:	e032      	b.n	800832c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80082c6:	7afb      	ldrb	r3, [r7, #11]
 80082c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80082cc:	b2db      	uxtb	r3, r3
 80082ce:	4619      	mov	r1, r3
 80082d0:	68f8      	ldr	r0, [r7, #12]
 80082d2:	f000 fa31 	bl	8008738 <USBD_CoreFindEP>
 80082d6:	4603      	mov	r3, r0
 80082d8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80082da:	7dbb      	ldrb	r3, [r7, #22]
 80082dc:	2bff      	cmp	r3, #255	; 0xff
 80082de:	d025      	beq.n	800832c <USBD_LL_DataOutStage+0x15c>
 80082e0:	7dbb      	ldrb	r3, [r7, #22]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d122      	bne.n	800832c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80082ec:	b2db      	uxtb	r3, r3
 80082ee:	2b03      	cmp	r3, #3
 80082f0:	d117      	bne.n	8008322 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80082f2:	7dba      	ldrb	r2, [r7, #22]
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	32ae      	adds	r2, #174	; 0xae
 80082f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082fc:	699b      	ldr	r3, [r3, #24]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d00f      	beq.n	8008322 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008302:	7dba      	ldrb	r2, [r7, #22]
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800830a:	7dba      	ldrb	r2, [r7, #22]
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	32ae      	adds	r2, #174	; 0xae
 8008310:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008314:	699b      	ldr	r3, [r3, #24]
 8008316:	7afa      	ldrb	r2, [r7, #11]
 8008318:	4611      	mov	r1, r2
 800831a:	68f8      	ldr	r0, [r7, #12]
 800831c:	4798      	blx	r3
 800831e:	4603      	mov	r3, r0
 8008320:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008322:	7dfb      	ldrb	r3, [r7, #23]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d001      	beq.n	800832c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8008328:	7dfb      	ldrb	r3, [r7, #23]
 800832a:	e000      	b.n	800832e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800832c:	2300      	movs	r3, #0
}
 800832e:	4618      	mov	r0, r3
 8008330:	3718      	adds	r7, #24
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}

08008336 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008336:	b580      	push	{r7, lr}
 8008338:	b086      	sub	sp, #24
 800833a:	af00      	add	r7, sp, #0
 800833c:	60f8      	str	r0, [r7, #12]
 800833e:	460b      	mov	r3, r1
 8008340:	607a      	str	r2, [r7, #4]
 8008342:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008344:	7afb      	ldrb	r3, [r7, #11]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d16f      	bne.n	800842a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	3314      	adds	r3, #20
 800834e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008356:	2b02      	cmp	r3, #2
 8008358:	d15a      	bne.n	8008410 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800835a:	693b      	ldr	r3, [r7, #16]
 800835c:	689a      	ldr	r2, [r3, #8]
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	68db      	ldr	r3, [r3, #12]
 8008362:	429a      	cmp	r2, r3
 8008364:	d914      	bls.n	8008390 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	689a      	ldr	r2, [r3, #8]
 800836a:	693b      	ldr	r3, [r7, #16]
 800836c:	68db      	ldr	r3, [r3, #12]
 800836e:	1ad2      	subs	r2, r2, r3
 8008370:	693b      	ldr	r3, [r7, #16]
 8008372:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008374:	693b      	ldr	r3, [r7, #16]
 8008376:	689b      	ldr	r3, [r3, #8]
 8008378:	461a      	mov	r2, r3
 800837a:	6879      	ldr	r1, [r7, #4]
 800837c:	68f8      	ldr	r0, [r7, #12]
 800837e:	f001 f8ac 	bl	80094da <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008382:	2300      	movs	r3, #0
 8008384:	2200      	movs	r2, #0
 8008386:	2100      	movs	r1, #0
 8008388:	68f8      	ldr	r0, [r7, #12]
 800838a:	f005 ff97 	bl	800e2bc <USBD_LL_PrepareReceive>
 800838e:	e03f      	b.n	8008410 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	68da      	ldr	r2, [r3, #12]
 8008394:	693b      	ldr	r3, [r7, #16]
 8008396:	689b      	ldr	r3, [r3, #8]
 8008398:	429a      	cmp	r2, r3
 800839a:	d11c      	bne.n	80083d6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800839c:	693b      	ldr	r3, [r7, #16]
 800839e:	685a      	ldr	r2, [r3, #4]
 80083a0:	693b      	ldr	r3, [r7, #16]
 80083a2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80083a4:	429a      	cmp	r2, r3
 80083a6:	d316      	bcc.n	80083d6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	685a      	ldr	r2, [r3, #4]
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80083b2:	429a      	cmp	r2, r3
 80083b4:	d20f      	bcs.n	80083d6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80083b6:	2200      	movs	r2, #0
 80083b8:	2100      	movs	r1, #0
 80083ba:	68f8      	ldr	r0, [r7, #12]
 80083bc:	f001 f88d 	bl	80094da <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	2200      	movs	r2, #0
 80083c4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80083c8:	2300      	movs	r3, #0
 80083ca:	2200      	movs	r2, #0
 80083cc:	2100      	movs	r1, #0
 80083ce:	68f8      	ldr	r0, [r7, #12]
 80083d0:	f005 ff74 	bl	800e2bc <USBD_LL_PrepareReceive>
 80083d4:	e01c      	b.n	8008410 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	2b03      	cmp	r3, #3
 80083e0:	d10f      	bne.n	8008402 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083e8:	68db      	ldr	r3, [r3, #12]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d009      	beq.n	8008402 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	2200      	movs	r2, #0
 80083f2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083fc:	68db      	ldr	r3, [r3, #12]
 80083fe:	68f8      	ldr	r0, [r7, #12]
 8008400:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008402:	2180      	movs	r1, #128	; 0x80
 8008404:	68f8      	ldr	r0, [r7, #12]
 8008406:	f005 feaf 	bl	800e168 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800840a:	68f8      	ldr	r0, [r7, #12]
 800840c:	f001 f8b7 	bl	800957e <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008416:	2b00      	cmp	r3, #0
 8008418:	d03a      	beq.n	8008490 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800841a:	68f8      	ldr	r0, [r7, #12]
 800841c:	f7ff fe42 	bl	80080a4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	2200      	movs	r2, #0
 8008424:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008428:	e032      	b.n	8008490 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800842a:	7afb      	ldrb	r3, [r7, #11]
 800842c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008430:	b2db      	uxtb	r3, r3
 8008432:	4619      	mov	r1, r3
 8008434:	68f8      	ldr	r0, [r7, #12]
 8008436:	f000 f97f 	bl	8008738 <USBD_CoreFindEP>
 800843a:	4603      	mov	r3, r0
 800843c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800843e:	7dfb      	ldrb	r3, [r7, #23]
 8008440:	2bff      	cmp	r3, #255	; 0xff
 8008442:	d025      	beq.n	8008490 <USBD_LL_DataInStage+0x15a>
 8008444:	7dfb      	ldrb	r3, [r7, #23]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d122      	bne.n	8008490 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008450:	b2db      	uxtb	r3, r3
 8008452:	2b03      	cmp	r3, #3
 8008454:	d11c      	bne.n	8008490 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008456:	7dfa      	ldrb	r2, [r7, #23]
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	32ae      	adds	r2, #174	; 0xae
 800845c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008460:	695b      	ldr	r3, [r3, #20]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d014      	beq.n	8008490 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8008466:	7dfa      	ldrb	r2, [r7, #23]
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800846e:	7dfa      	ldrb	r2, [r7, #23]
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	32ae      	adds	r2, #174	; 0xae
 8008474:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008478:	695b      	ldr	r3, [r3, #20]
 800847a:	7afa      	ldrb	r2, [r7, #11]
 800847c:	4611      	mov	r1, r2
 800847e:	68f8      	ldr	r0, [r7, #12]
 8008480:	4798      	blx	r3
 8008482:	4603      	mov	r3, r0
 8008484:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008486:	7dbb      	ldrb	r3, [r7, #22]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d001      	beq.n	8008490 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800848c:	7dbb      	ldrb	r3, [r7, #22]
 800848e:	e000      	b.n	8008492 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008490:	2300      	movs	r3, #0
}
 8008492:	4618      	mov	r0, r3
 8008494:	3718      	adds	r7, #24
 8008496:	46bd      	mov	sp, r7
 8008498:	bd80      	pop	{r7, pc}

0800849a <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800849a:	b580      	push	{r7, lr}
 800849c:	b084      	sub	sp, #16
 800849e:	af00      	add	r7, sp, #0
 80084a0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80084a2:	2300      	movs	r3, #0
 80084a4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2201      	movs	r2, #1
 80084aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2200      	movs	r2, #0
 80084b2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2200      	movs	r2, #0
 80084ba:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2200      	movs	r2, #0
 80084c0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2200      	movs	r2, #0
 80084c8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d014      	beq.n	8008500 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d00e      	beq.n	8008500 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80084e8:	685b      	ldr	r3, [r3, #4]
 80084ea:	687a      	ldr	r2, [r7, #4]
 80084ec:	6852      	ldr	r2, [r2, #4]
 80084ee:	b2d2      	uxtb	r2, r2
 80084f0:	4611      	mov	r1, r2
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	4798      	blx	r3
 80084f6:	4603      	mov	r3, r0
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d001      	beq.n	8008500 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80084fc:	2303      	movs	r3, #3
 80084fe:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008500:	2340      	movs	r3, #64	; 0x40
 8008502:	2200      	movs	r2, #0
 8008504:	2100      	movs	r1, #0
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	f005 fde9 	bl	800e0de <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2201      	movs	r2, #1
 8008510:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2240      	movs	r2, #64	; 0x40
 8008518:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800851c:	2340      	movs	r3, #64	; 0x40
 800851e:	2200      	movs	r2, #0
 8008520:	2180      	movs	r1, #128	; 0x80
 8008522:	6878      	ldr	r0, [r7, #4]
 8008524:	f005 fddb 	bl	800e0de <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2201      	movs	r2, #1
 800852c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2240      	movs	r2, #64	; 0x40
 8008532:	621a      	str	r2, [r3, #32]

  return ret;
 8008534:	7bfb      	ldrb	r3, [r7, #15]
}
 8008536:	4618      	mov	r0, r3
 8008538:	3710      	adds	r7, #16
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}

0800853e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800853e:	b480      	push	{r7}
 8008540:	b083      	sub	sp, #12
 8008542:	af00      	add	r7, sp, #0
 8008544:	6078      	str	r0, [r7, #4]
 8008546:	460b      	mov	r3, r1
 8008548:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	78fa      	ldrb	r2, [r7, #3]
 800854e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008550:	2300      	movs	r3, #0
}
 8008552:	4618      	mov	r0, r3
 8008554:	370c      	adds	r7, #12
 8008556:	46bd      	mov	sp, r7
 8008558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855c:	4770      	bx	lr

0800855e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800855e:	b480      	push	{r7}
 8008560:	b083      	sub	sp, #12
 8008562:	af00      	add	r7, sp, #0
 8008564:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800856c:	b2da      	uxtb	r2, r3
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2204      	movs	r2, #4
 8008578:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800857c:	2300      	movs	r3, #0
}
 800857e:	4618      	mov	r0, r3
 8008580:	370c      	adds	r7, #12
 8008582:	46bd      	mov	sp, r7
 8008584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008588:	4770      	bx	lr

0800858a <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800858a:	b480      	push	{r7}
 800858c:	b083      	sub	sp, #12
 800858e:	af00      	add	r7, sp, #0
 8008590:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008598:	b2db      	uxtb	r3, r3
 800859a:	2b04      	cmp	r3, #4
 800859c:	d106      	bne.n	80085ac <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80085a4:	b2da      	uxtb	r2, r3
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80085ac:	2300      	movs	r3, #0
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	370c      	adds	r7, #12
 80085b2:	46bd      	mov	sp, r7
 80085b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b8:	4770      	bx	lr

080085ba <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80085ba:	b580      	push	{r7, lr}
 80085bc:	b082      	sub	sp, #8
 80085be:	af00      	add	r7, sp, #0
 80085c0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80085c8:	b2db      	uxtb	r3, r3
 80085ca:	2b03      	cmp	r3, #3
 80085cc:	d110      	bne.n	80085f0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d00b      	beq.n	80085f0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085de:	69db      	ldr	r3, [r3, #28]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d005      	beq.n	80085f0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085ea:	69db      	ldr	r3, [r3, #28]
 80085ec:	6878      	ldr	r0, [r7, #4]
 80085ee:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80085f0:	2300      	movs	r3, #0
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	3708      	adds	r7, #8
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd80      	pop	{r7, pc}

080085fa <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80085fa:	b580      	push	{r7, lr}
 80085fc:	b082      	sub	sp, #8
 80085fe:	af00      	add	r7, sp, #0
 8008600:	6078      	str	r0, [r7, #4]
 8008602:	460b      	mov	r3, r1
 8008604:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	32ae      	adds	r2, #174	; 0xae
 8008610:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d101      	bne.n	800861c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008618:	2303      	movs	r3, #3
 800861a:	e01c      	b.n	8008656 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008622:	b2db      	uxtb	r3, r3
 8008624:	2b03      	cmp	r3, #3
 8008626:	d115      	bne.n	8008654 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	32ae      	adds	r2, #174	; 0xae
 8008632:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008636:	6a1b      	ldr	r3, [r3, #32]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d00b      	beq.n	8008654 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	32ae      	adds	r2, #174	; 0xae
 8008646:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800864a:	6a1b      	ldr	r3, [r3, #32]
 800864c:	78fa      	ldrb	r2, [r7, #3]
 800864e:	4611      	mov	r1, r2
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008654:	2300      	movs	r3, #0
}
 8008656:	4618      	mov	r0, r3
 8008658:	3708      	adds	r7, #8
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}

0800865e <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800865e:	b580      	push	{r7, lr}
 8008660:	b082      	sub	sp, #8
 8008662:	af00      	add	r7, sp, #0
 8008664:	6078      	str	r0, [r7, #4]
 8008666:	460b      	mov	r3, r1
 8008668:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	32ae      	adds	r2, #174	; 0xae
 8008674:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d101      	bne.n	8008680 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800867c:	2303      	movs	r3, #3
 800867e:	e01c      	b.n	80086ba <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008686:	b2db      	uxtb	r3, r3
 8008688:	2b03      	cmp	r3, #3
 800868a:	d115      	bne.n	80086b8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	32ae      	adds	r2, #174	; 0xae
 8008696:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800869a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800869c:	2b00      	cmp	r3, #0
 800869e:	d00b      	beq.n	80086b8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	32ae      	adds	r2, #174	; 0xae
 80086aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086b0:	78fa      	ldrb	r2, [r7, #3]
 80086b2:	4611      	mov	r1, r2
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80086b8:	2300      	movs	r3, #0
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	3708      	adds	r7, #8
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}

080086c2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80086c2:	b480      	push	{r7}
 80086c4:	b083      	sub	sp, #12
 80086c6:	af00      	add	r7, sp, #0
 80086c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80086ca:	2300      	movs	r3, #0
}
 80086cc:	4618      	mov	r0, r3
 80086ce:	370c      	adds	r7, #12
 80086d0:	46bd      	mov	sp, r7
 80086d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d6:	4770      	bx	lr

080086d8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b084      	sub	sp, #16
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80086e0:	2300      	movs	r3, #0
 80086e2:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2201      	movs	r2, #1
 80086e8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d00e      	beq.n	8008714 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086fc:	685b      	ldr	r3, [r3, #4]
 80086fe:	687a      	ldr	r2, [r7, #4]
 8008700:	6852      	ldr	r2, [r2, #4]
 8008702:	b2d2      	uxtb	r2, r2
 8008704:	4611      	mov	r1, r2
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	4798      	blx	r3
 800870a:	4603      	mov	r3, r0
 800870c:	2b00      	cmp	r3, #0
 800870e:	d001      	beq.n	8008714 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008710:	2303      	movs	r3, #3
 8008712:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008714:	7bfb      	ldrb	r3, [r7, #15]
}
 8008716:	4618      	mov	r0, r3
 8008718:	3710      	adds	r7, #16
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}

0800871e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800871e:	b480      	push	{r7}
 8008720:	b083      	sub	sp, #12
 8008722:	af00      	add	r7, sp, #0
 8008724:	6078      	str	r0, [r7, #4]
 8008726:	460b      	mov	r3, r1
 8008728:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800872a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800872c:	4618      	mov	r0, r3
 800872e:	370c      	adds	r7, #12
 8008730:	46bd      	mov	sp, r7
 8008732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008736:	4770      	bx	lr

08008738 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008738:	b480      	push	{r7}
 800873a:	b083      	sub	sp, #12
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
 8008740:	460b      	mov	r3, r1
 8008742:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008744:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008746:	4618      	mov	r0, r3
 8008748:	370c      	adds	r7, #12
 800874a:	46bd      	mov	sp, r7
 800874c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008750:	4770      	bx	lr

08008752 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008752:	b580      	push	{r7, lr}
 8008754:	b086      	sub	sp, #24
 8008756:	af00      	add	r7, sp, #0
 8008758:	6078      	str	r0, [r7, #4]
 800875a:	460b      	mov	r3, r1
 800875c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008766:	2300      	movs	r3, #0
 8008768:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	885b      	ldrh	r3, [r3, #2]
 800876e:	b29a      	uxth	r2, r3
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	781b      	ldrb	r3, [r3, #0]
 8008774:	b29b      	uxth	r3, r3
 8008776:	429a      	cmp	r2, r3
 8008778:	d920      	bls.n	80087bc <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	781b      	ldrb	r3, [r3, #0]
 800877e:	b29b      	uxth	r3, r3
 8008780:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008782:	e013      	b.n	80087ac <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008784:	f107 030a 	add.w	r3, r7, #10
 8008788:	4619      	mov	r1, r3
 800878a:	6978      	ldr	r0, [r7, #20]
 800878c:	f000 f81b 	bl	80087c6 <USBD_GetNextDesc>
 8008790:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	785b      	ldrb	r3, [r3, #1]
 8008796:	2b05      	cmp	r3, #5
 8008798:	d108      	bne.n	80087ac <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800879a:	697b      	ldr	r3, [r7, #20]
 800879c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800879e:	693b      	ldr	r3, [r7, #16]
 80087a0:	789b      	ldrb	r3, [r3, #2]
 80087a2:	78fa      	ldrb	r2, [r7, #3]
 80087a4:	429a      	cmp	r2, r3
 80087a6:	d008      	beq.n	80087ba <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80087a8:	2300      	movs	r3, #0
 80087aa:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	885b      	ldrh	r3, [r3, #2]
 80087b0:	b29a      	uxth	r2, r3
 80087b2:	897b      	ldrh	r3, [r7, #10]
 80087b4:	429a      	cmp	r2, r3
 80087b6:	d8e5      	bhi.n	8008784 <USBD_GetEpDesc+0x32>
 80087b8:	e000      	b.n	80087bc <USBD_GetEpDesc+0x6a>
          break;
 80087ba:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80087bc:	693b      	ldr	r3, [r7, #16]
}
 80087be:	4618      	mov	r0, r3
 80087c0:	3718      	adds	r7, #24
 80087c2:	46bd      	mov	sp, r7
 80087c4:	bd80      	pop	{r7, pc}

080087c6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80087c6:	b480      	push	{r7}
 80087c8:	b085      	sub	sp, #20
 80087ca:	af00      	add	r7, sp, #0
 80087cc:	6078      	str	r0, [r7, #4]
 80087ce:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	881a      	ldrh	r2, [r3, #0]
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	781b      	ldrb	r3, [r3, #0]
 80087dc:	b29b      	uxth	r3, r3
 80087de:	4413      	add	r3, r2
 80087e0:	b29a      	uxth	r2, r3
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	781b      	ldrb	r3, [r3, #0]
 80087ea:	461a      	mov	r2, r3
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	4413      	add	r3, r2
 80087f0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80087f2:	68fb      	ldr	r3, [r7, #12]
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	3714      	adds	r7, #20
 80087f8:	46bd      	mov	sp, r7
 80087fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fe:	4770      	bx	lr

08008800 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008800:	b480      	push	{r7}
 8008802:	b087      	sub	sp, #28
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	781b      	ldrb	r3, [r3, #0]
 8008810:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	3301      	adds	r3, #1
 8008816:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	781b      	ldrb	r3, [r3, #0]
 800881c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800881e:	8a3b      	ldrh	r3, [r7, #16]
 8008820:	021b      	lsls	r3, r3, #8
 8008822:	b21a      	sxth	r2, r3
 8008824:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008828:	4313      	orrs	r3, r2
 800882a:	b21b      	sxth	r3, r3
 800882c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800882e:	89fb      	ldrh	r3, [r7, #14]
}
 8008830:	4618      	mov	r0, r3
 8008832:	371c      	adds	r7, #28
 8008834:	46bd      	mov	sp, r7
 8008836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883a:	4770      	bx	lr

0800883c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b084      	sub	sp, #16
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008846:	2300      	movs	r3, #0
 8008848:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	781b      	ldrb	r3, [r3, #0]
 800884e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008852:	2b40      	cmp	r3, #64	; 0x40
 8008854:	d005      	beq.n	8008862 <USBD_StdDevReq+0x26>
 8008856:	2b40      	cmp	r3, #64	; 0x40
 8008858:	d857      	bhi.n	800890a <USBD_StdDevReq+0xce>
 800885a:	2b00      	cmp	r3, #0
 800885c:	d00f      	beq.n	800887e <USBD_StdDevReq+0x42>
 800885e:	2b20      	cmp	r3, #32
 8008860:	d153      	bne.n	800890a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	32ae      	adds	r2, #174	; 0xae
 800886c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008870:	689b      	ldr	r3, [r3, #8]
 8008872:	6839      	ldr	r1, [r7, #0]
 8008874:	6878      	ldr	r0, [r7, #4]
 8008876:	4798      	blx	r3
 8008878:	4603      	mov	r3, r0
 800887a:	73fb      	strb	r3, [r7, #15]
      break;
 800887c:	e04a      	b.n	8008914 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	785b      	ldrb	r3, [r3, #1]
 8008882:	2b09      	cmp	r3, #9
 8008884:	d83b      	bhi.n	80088fe <USBD_StdDevReq+0xc2>
 8008886:	a201      	add	r2, pc, #4	; (adr r2, 800888c <USBD_StdDevReq+0x50>)
 8008888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800888c:	080088e1 	.word	0x080088e1
 8008890:	080088f5 	.word	0x080088f5
 8008894:	080088ff 	.word	0x080088ff
 8008898:	080088eb 	.word	0x080088eb
 800889c:	080088ff 	.word	0x080088ff
 80088a0:	080088bf 	.word	0x080088bf
 80088a4:	080088b5 	.word	0x080088b5
 80088a8:	080088ff 	.word	0x080088ff
 80088ac:	080088d7 	.word	0x080088d7
 80088b0:	080088c9 	.word	0x080088c9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80088b4:	6839      	ldr	r1, [r7, #0]
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f000 fa3c 	bl	8008d34 <USBD_GetDescriptor>
          break;
 80088bc:	e024      	b.n	8008908 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80088be:	6839      	ldr	r1, [r7, #0]
 80088c0:	6878      	ldr	r0, [r7, #4]
 80088c2:	f000 fba1 	bl	8009008 <USBD_SetAddress>
          break;
 80088c6:	e01f      	b.n	8008908 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80088c8:	6839      	ldr	r1, [r7, #0]
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f000 fbe0 	bl	8009090 <USBD_SetConfig>
 80088d0:	4603      	mov	r3, r0
 80088d2:	73fb      	strb	r3, [r7, #15]
          break;
 80088d4:	e018      	b.n	8008908 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80088d6:	6839      	ldr	r1, [r7, #0]
 80088d8:	6878      	ldr	r0, [r7, #4]
 80088da:	f000 fc83 	bl	80091e4 <USBD_GetConfig>
          break;
 80088de:	e013      	b.n	8008908 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80088e0:	6839      	ldr	r1, [r7, #0]
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	f000 fcb4 	bl	8009250 <USBD_GetStatus>
          break;
 80088e8:	e00e      	b.n	8008908 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80088ea:	6839      	ldr	r1, [r7, #0]
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f000 fce3 	bl	80092b8 <USBD_SetFeature>
          break;
 80088f2:	e009      	b.n	8008908 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80088f4:	6839      	ldr	r1, [r7, #0]
 80088f6:	6878      	ldr	r0, [r7, #4]
 80088f8:	f000 fd07 	bl	800930a <USBD_ClrFeature>
          break;
 80088fc:	e004      	b.n	8008908 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80088fe:	6839      	ldr	r1, [r7, #0]
 8008900:	6878      	ldr	r0, [r7, #4]
 8008902:	f000 fd5e 	bl	80093c2 <USBD_CtlError>
          break;
 8008906:	bf00      	nop
      }
      break;
 8008908:	e004      	b.n	8008914 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800890a:	6839      	ldr	r1, [r7, #0]
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	f000 fd58 	bl	80093c2 <USBD_CtlError>
      break;
 8008912:	bf00      	nop
  }

  return ret;
 8008914:	7bfb      	ldrb	r3, [r7, #15]
}
 8008916:	4618      	mov	r0, r3
 8008918:	3710      	adds	r7, #16
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}
 800891e:	bf00      	nop

08008920 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b084      	sub	sp, #16
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
 8008928:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800892a:	2300      	movs	r3, #0
 800892c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	781b      	ldrb	r3, [r3, #0]
 8008932:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008936:	2b40      	cmp	r3, #64	; 0x40
 8008938:	d005      	beq.n	8008946 <USBD_StdItfReq+0x26>
 800893a:	2b40      	cmp	r3, #64	; 0x40
 800893c:	d852      	bhi.n	80089e4 <USBD_StdItfReq+0xc4>
 800893e:	2b00      	cmp	r3, #0
 8008940:	d001      	beq.n	8008946 <USBD_StdItfReq+0x26>
 8008942:	2b20      	cmp	r3, #32
 8008944:	d14e      	bne.n	80089e4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800894c:	b2db      	uxtb	r3, r3
 800894e:	3b01      	subs	r3, #1
 8008950:	2b02      	cmp	r3, #2
 8008952:	d840      	bhi.n	80089d6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	889b      	ldrh	r3, [r3, #4]
 8008958:	b2db      	uxtb	r3, r3
 800895a:	2b01      	cmp	r3, #1
 800895c:	d836      	bhi.n	80089cc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	889b      	ldrh	r3, [r3, #4]
 8008962:	b2db      	uxtb	r3, r3
 8008964:	4619      	mov	r1, r3
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f7ff fed9 	bl	800871e <USBD_CoreFindIF>
 800896c:	4603      	mov	r3, r0
 800896e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008970:	7bbb      	ldrb	r3, [r7, #14]
 8008972:	2bff      	cmp	r3, #255	; 0xff
 8008974:	d01d      	beq.n	80089b2 <USBD_StdItfReq+0x92>
 8008976:	7bbb      	ldrb	r3, [r7, #14]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d11a      	bne.n	80089b2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800897c:	7bba      	ldrb	r2, [r7, #14]
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	32ae      	adds	r2, #174	; 0xae
 8008982:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008986:	689b      	ldr	r3, [r3, #8]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d00f      	beq.n	80089ac <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800898c:	7bba      	ldrb	r2, [r7, #14]
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008994:	7bba      	ldrb	r2, [r7, #14]
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	32ae      	adds	r2, #174	; 0xae
 800899a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800899e:	689b      	ldr	r3, [r3, #8]
 80089a0:	6839      	ldr	r1, [r7, #0]
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	4798      	blx	r3
 80089a6:	4603      	mov	r3, r0
 80089a8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80089aa:	e004      	b.n	80089b6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80089ac:	2303      	movs	r3, #3
 80089ae:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80089b0:	e001      	b.n	80089b6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80089b2:	2303      	movs	r3, #3
 80089b4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	88db      	ldrh	r3, [r3, #6]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d110      	bne.n	80089e0 <USBD_StdItfReq+0xc0>
 80089be:	7bfb      	ldrb	r3, [r7, #15]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d10d      	bne.n	80089e0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80089c4:	6878      	ldr	r0, [r7, #4]
 80089c6:	f000 fdc7 	bl	8009558 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80089ca:	e009      	b.n	80089e0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80089cc:	6839      	ldr	r1, [r7, #0]
 80089ce:	6878      	ldr	r0, [r7, #4]
 80089d0:	f000 fcf7 	bl	80093c2 <USBD_CtlError>
          break;
 80089d4:	e004      	b.n	80089e0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80089d6:	6839      	ldr	r1, [r7, #0]
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f000 fcf2 	bl	80093c2 <USBD_CtlError>
          break;
 80089de:	e000      	b.n	80089e2 <USBD_StdItfReq+0xc2>
          break;
 80089e0:	bf00      	nop
      }
      break;
 80089e2:	e004      	b.n	80089ee <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80089e4:	6839      	ldr	r1, [r7, #0]
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f000 fceb 	bl	80093c2 <USBD_CtlError>
      break;
 80089ec:	bf00      	nop
  }

  return ret;
 80089ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	3710      	adds	r7, #16
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}

080089f8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b084      	sub	sp, #16
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
 8008a00:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008a02:	2300      	movs	r3, #0
 8008a04:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	889b      	ldrh	r3, [r3, #4]
 8008a0a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	781b      	ldrb	r3, [r3, #0]
 8008a10:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008a14:	2b40      	cmp	r3, #64	; 0x40
 8008a16:	d007      	beq.n	8008a28 <USBD_StdEPReq+0x30>
 8008a18:	2b40      	cmp	r3, #64	; 0x40
 8008a1a:	f200 817f 	bhi.w	8008d1c <USBD_StdEPReq+0x324>
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d02a      	beq.n	8008a78 <USBD_StdEPReq+0x80>
 8008a22:	2b20      	cmp	r3, #32
 8008a24:	f040 817a 	bne.w	8008d1c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008a28:	7bbb      	ldrb	r3, [r7, #14]
 8008a2a:	4619      	mov	r1, r3
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f7ff fe83 	bl	8008738 <USBD_CoreFindEP>
 8008a32:	4603      	mov	r3, r0
 8008a34:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008a36:	7b7b      	ldrb	r3, [r7, #13]
 8008a38:	2bff      	cmp	r3, #255	; 0xff
 8008a3a:	f000 8174 	beq.w	8008d26 <USBD_StdEPReq+0x32e>
 8008a3e:	7b7b      	ldrb	r3, [r7, #13]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	f040 8170 	bne.w	8008d26 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8008a46:	7b7a      	ldrb	r2, [r7, #13]
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008a4e:	7b7a      	ldrb	r2, [r7, #13]
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	32ae      	adds	r2, #174	; 0xae
 8008a54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a58:	689b      	ldr	r3, [r3, #8]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	f000 8163 	beq.w	8008d26 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008a60:	7b7a      	ldrb	r2, [r7, #13]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	32ae      	adds	r2, #174	; 0xae
 8008a66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a6a:	689b      	ldr	r3, [r3, #8]
 8008a6c:	6839      	ldr	r1, [r7, #0]
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	4798      	blx	r3
 8008a72:	4603      	mov	r3, r0
 8008a74:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008a76:	e156      	b.n	8008d26 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	785b      	ldrb	r3, [r3, #1]
 8008a7c:	2b03      	cmp	r3, #3
 8008a7e:	d008      	beq.n	8008a92 <USBD_StdEPReq+0x9a>
 8008a80:	2b03      	cmp	r3, #3
 8008a82:	f300 8145 	bgt.w	8008d10 <USBD_StdEPReq+0x318>
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	f000 809b 	beq.w	8008bc2 <USBD_StdEPReq+0x1ca>
 8008a8c:	2b01      	cmp	r3, #1
 8008a8e:	d03c      	beq.n	8008b0a <USBD_StdEPReq+0x112>
 8008a90:	e13e      	b.n	8008d10 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a98:	b2db      	uxtb	r3, r3
 8008a9a:	2b02      	cmp	r3, #2
 8008a9c:	d002      	beq.n	8008aa4 <USBD_StdEPReq+0xac>
 8008a9e:	2b03      	cmp	r3, #3
 8008aa0:	d016      	beq.n	8008ad0 <USBD_StdEPReq+0xd8>
 8008aa2:	e02c      	b.n	8008afe <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008aa4:	7bbb      	ldrb	r3, [r7, #14]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d00d      	beq.n	8008ac6 <USBD_StdEPReq+0xce>
 8008aaa:	7bbb      	ldrb	r3, [r7, #14]
 8008aac:	2b80      	cmp	r3, #128	; 0x80
 8008aae:	d00a      	beq.n	8008ac6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008ab0:	7bbb      	ldrb	r3, [r7, #14]
 8008ab2:	4619      	mov	r1, r3
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f005 fb57 	bl	800e168 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008aba:	2180      	movs	r1, #128	; 0x80
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	f005 fb53 	bl	800e168 <USBD_LL_StallEP>
 8008ac2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008ac4:	e020      	b.n	8008b08 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008ac6:	6839      	ldr	r1, [r7, #0]
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f000 fc7a 	bl	80093c2 <USBD_CtlError>
              break;
 8008ace:	e01b      	b.n	8008b08 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	885b      	ldrh	r3, [r3, #2]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d10e      	bne.n	8008af6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008ad8:	7bbb      	ldrb	r3, [r7, #14]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d00b      	beq.n	8008af6 <USBD_StdEPReq+0xfe>
 8008ade:	7bbb      	ldrb	r3, [r7, #14]
 8008ae0:	2b80      	cmp	r3, #128	; 0x80
 8008ae2:	d008      	beq.n	8008af6 <USBD_StdEPReq+0xfe>
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	88db      	ldrh	r3, [r3, #6]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d104      	bne.n	8008af6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008aec:	7bbb      	ldrb	r3, [r7, #14]
 8008aee:	4619      	mov	r1, r3
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f005 fb39 	bl	800e168 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f000 fd2e 	bl	8009558 <USBD_CtlSendStatus>

              break;
 8008afc:	e004      	b.n	8008b08 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008afe:	6839      	ldr	r1, [r7, #0]
 8008b00:	6878      	ldr	r0, [r7, #4]
 8008b02:	f000 fc5e 	bl	80093c2 <USBD_CtlError>
              break;
 8008b06:	bf00      	nop
          }
          break;
 8008b08:	e107      	b.n	8008d1a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b10:	b2db      	uxtb	r3, r3
 8008b12:	2b02      	cmp	r3, #2
 8008b14:	d002      	beq.n	8008b1c <USBD_StdEPReq+0x124>
 8008b16:	2b03      	cmp	r3, #3
 8008b18:	d016      	beq.n	8008b48 <USBD_StdEPReq+0x150>
 8008b1a:	e04b      	b.n	8008bb4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008b1c:	7bbb      	ldrb	r3, [r7, #14]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d00d      	beq.n	8008b3e <USBD_StdEPReq+0x146>
 8008b22:	7bbb      	ldrb	r3, [r7, #14]
 8008b24:	2b80      	cmp	r3, #128	; 0x80
 8008b26:	d00a      	beq.n	8008b3e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008b28:	7bbb      	ldrb	r3, [r7, #14]
 8008b2a:	4619      	mov	r1, r3
 8008b2c:	6878      	ldr	r0, [r7, #4]
 8008b2e:	f005 fb1b 	bl	800e168 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008b32:	2180      	movs	r1, #128	; 0x80
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f005 fb17 	bl	800e168 <USBD_LL_StallEP>
 8008b3a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008b3c:	e040      	b.n	8008bc0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008b3e:	6839      	ldr	r1, [r7, #0]
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f000 fc3e 	bl	80093c2 <USBD_CtlError>
              break;
 8008b46:	e03b      	b.n	8008bc0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	885b      	ldrh	r3, [r3, #2]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d136      	bne.n	8008bbe <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008b50:	7bbb      	ldrb	r3, [r7, #14]
 8008b52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d004      	beq.n	8008b64 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008b5a:	7bbb      	ldrb	r3, [r7, #14]
 8008b5c:	4619      	mov	r1, r3
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f005 fb21 	bl	800e1a6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f000 fcf7 	bl	8009558 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008b6a:	7bbb      	ldrb	r3, [r7, #14]
 8008b6c:	4619      	mov	r1, r3
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f7ff fde2 	bl	8008738 <USBD_CoreFindEP>
 8008b74:	4603      	mov	r3, r0
 8008b76:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008b78:	7b7b      	ldrb	r3, [r7, #13]
 8008b7a:	2bff      	cmp	r3, #255	; 0xff
 8008b7c:	d01f      	beq.n	8008bbe <USBD_StdEPReq+0x1c6>
 8008b7e:	7b7b      	ldrb	r3, [r7, #13]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d11c      	bne.n	8008bbe <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008b84:	7b7a      	ldrb	r2, [r7, #13]
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008b8c:	7b7a      	ldrb	r2, [r7, #13]
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	32ae      	adds	r2, #174	; 0xae
 8008b92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b96:	689b      	ldr	r3, [r3, #8]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d010      	beq.n	8008bbe <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008b9c:	7b7a      	ldrb	r2, [r7, #13]
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	32ae      	adds	r2, #174	; 0xae
 8008ba2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ba6:	689b      	ldr	r3, [r3, #8]
 8008ba8:	6839      	ldr	r1, [r7, #0]
 8008baa:	6878      	ldr	r0, [r7, #4]
 8008bac:	4798      	blx	r3
 8008bae:	4603      	mov	r3, r0
 8008bb0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008bb2:	e004      	b.n	8008bbe <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008bb4:	6839      	ldr	r1, [r7, #0]
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	f000 fc03 	bl	80093c2 <USBD_CtlError>
              break;
 8008bbc:	e000      	b.n	8008bc0 <USBD_StdEPReq+0x1c8>
              break;
 8008bbe:	bf00      	nop
          }
          break;
 8008bc0:	e0ab      	b.n	8008d1a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	2b02      	cmp	r3, #2
 8008bcc:	d002      	beq.n	8008bd4 <USBD_StdEPReq+0x1dc>
 8008bce:	2b03      	cmp	r3, #3
 8008bd0:	d032      	beq.n	8008c38 <USBD_StdEPReq+0x240>
 8008bd2:	e097      	b.n	8008d04 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008bd4:	7bbb      	ldrb	r3, [r7, #14]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d007      	beq.n	8008bea <USBD_StdEPReq+0x1f2>
 8008bda:	7bbb      	ldrb	r3, [r7, #14]
 8008bdc:	2b80      	cmp	r3, #128	; 0x80
 8008bde:	d004      	beq.n	8008bea <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008be0:	6839      	ldr	r1, [r7, #0]
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f000 fbed 	bl	80093c2 <USBD_CtlError>
                break;
 8008be8:	e091      	b.n	8008d0e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008bea:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	da0b      	bge.n	8008c0a <USBD_StdEPReq+0x212>
 8008bf2:	7bbb      	ldrb	r3, [r7, #14]
 8008bf4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008bf8:	4613      	mov	r3, r2
 8008bfa:	009b      	lsls	r3, r3, #2
 8008bfc:	4413      	add	r3, r2
 8008bfe:	009b      	lsls	r3, r3, #2
 8008c00:	3310      	adds	r3, #16
 8008c02:	687a      	ldr	r2, [r7, #4]
 8008c04:	4413      	add	r3, r2
 8008c06:	3304      	adds	r3, #4
 8008c08:	e00b      	b.n	8008c22 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008c0a:	7bbb      	ldrb	r3, [r7, #14]
 8008c0c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c10:	4613      	mov	r3, r2
 8008c12:	009b      	lsls	r3, r3, #2
 8008c14:	4413      	add	r3, r2
 8008c16:	009b      	lsls	r3, r3, #2
 8008c18:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008c1c:	687a      	ldr	r2, [r7, #4]
 8008c1e:	4413      	add	r3, r2
 8008c20:	3304      	adds	r3, #4
 8008c22:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	2200      	movs	r2, #0
 8008c28:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	2202      	movs	r2, #2
 8008c2e:	4619      	mov	r1, r3
 8008c30:	6878      	ldr	r0, [r7, #4]
 8008c32:	f000 fc37 	bl	80094a4 <USBD_CtlSendData>
              break;
 8008c36:	e06a      	b.n	8008d0e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008c38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	da11      	bge.n	8008c64 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008c40:	7bbb      	ldrb	r3, [r7, #14]
 8008c42:	f003 020f 	and.w	r2, r3, #15
 8008c46:	6879      	ldr	r1, [r7, #4]
 8008c48:	4613      	mov	r3, r2
 8008c4a:	009b      	lsls	r3, r3, #2
 8008c4c:	4413      	add	r3, r2
 8008c4e:	009b      	lsls	r3, r3, #2
 8008c50:	440b      	add	r3, r1
 8008c52:	3324      	adds	r3, #36	; 0x24
 8008c54:	881b      	ldrh	r3, [r3, #0]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d117      	bne.n	8008c8a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008c5a:	6839      	ldr	r1, [r7, #0]
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f000 fbb0 	bl	80093c2 <USBD_CtlError>
                  break;
 8008c62:	e054      	b.n	8008d0e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008c64:	7bbb      	ldrb	r3, [r7, #14]
 8008c66:	f003 020f 	and.w	r2, r3, #15
 8008c6a:	6879      	ldr	r1, [r7, #4]
 8008c6c:	4613      	mov	r3, r2
 8008c6e:	009b      	lsls	r3, r3, #2
 8008c70:	4413      	add	r3, r2
 8008c72:	009b      	lsls	r3, r3, #2
 8008c74:	440b      	add	r3, r1
 8008c76:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008c7a:	881b      	ldrh	r3, [r3, #0]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d104      	bne.n	8008c8a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008c80:	6839      	ldr	r1, [r7, #0]
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f000 fb9d 	bl	80093c2 <USBD_CtlError>
                  break;
 8008c88:	e041      	b.n	8008d0e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c8a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	da0b      	bge.n	8008caa <USBD_StdEPReq+0x2b2>
 8008c92:	7bbb      	ldrb	r3, [r7, #14]
 8008c94:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008c98:	4613      	mov	r3, r2
 8008c9a:	009b      	lsls	r3, r3, #2
 8008c9c:	4413      	add	r3, r2
 8008c9e:	009b      	lsls	r3, r3, #2
 8008ca0:	3310      	adds	r3, #16
 8008ca2:	687a      	ldr	r2, [r7, #4]
 8008ca4:	4413      	add	r3, r2
 8008ca6:	3304      	adds	r3, #4
 8008ca8:	e00b      	b.n	8008cc2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008caa:	7bbb      	ldrb	r3, [r7, #14]
 8008cac:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008cb0:	4613      	mov	r3, r2
 8008cb2:	009b      	lsls	r3, r3, #2
 8008cb4:	4413      	add	r3, r2
 8008cb6:	009b      	lsls	r3, r3, #2
 8008cb8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008cbc:	687a      	ldr	r2, [r7, #4]
 8008cbe:	4413      	add	r3, r2
 8008cc0:	3304      	adds	r3, #4
 8008cc2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008cc4:	7bbb      	ldrb	r3, [r7, #14]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d002      	beq.n	8008cd0 <USBD_StdEPReq+0x2d8>
 8008cca:	7bbb      	ldrb	r3, [r7, #14]
 8008ccc:	2b80      	cmp	r3, #128	; 0x80
 8008cce:	d103      	bne.n	8008cd8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008cd0:	68bb      	ldr	r3, [r7, #8]
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	601a      	str	r2, [r3, #0]
 8008cd6:	e00e      	b.n	8008cf6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008cd8:	7bbb      	ldrb	r3, [r7, #14]
 8008cda:	4619      	mov	r1, r3
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f005 fa81 	bl	800e1e4 <USBD_LL_IsStallEP>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d003      	beq.n	8008cf0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	2201      	movs	r2, #1
 8008cec:	601a      	str	r2, [r3, #0]
 8008cee:	e002      	b.n	8008cf6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	2202      	movs	r2, #2
 8008cfa:	4619      	mov	r1, r3
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f000 fbd1 	bl	80094a4 <USBD_CtlSendData>
              break;
 8008d02:	e004      	b.n	8008d0e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008d04:	6839      	ldr	r1, [r7, #0]
 8008d06:	6878      	ldr	r0, [r7, #4]
 8008d08:	f000 fb5b 	bl	80093c2 <USBD_CtlError>
              break;
 8008d0c:	bf00      	nop
          }
          break;
 8008d0e:	e004      	b.n	8008d1a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008d10:	6839      	ldr	r1, [r7, #0]
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f000 fb55 	bl	80093c2 <USBD_CtlError>
          break;
 8008d18:	bf00      	nop
      }
      break;
 8008d1a:	e005      	b.n	8008d28 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008d1c:	6839      	ldr	r1, [r7, #0]
 8008d1e:	6878      	ldr	r0, [r7, #4]
 8008d20:	f000 fb4f 	bl	80093c2 <USBD_CtlError>
      break;
 8008d24:	e000      	b.n	8008d28 <USBD_StdEPReq+0x330>
      break;
 8008d26:	bf00      	nop
  }

  return ret;
 8008d28:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	3710      	adds	r7, #16
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}
	...

08008d34 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b084      	sub	sp, #16
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
 8008d3c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008d3e:	2300      	movs	r3, #0
 8008d40:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008d42:	2300      	movs	r3, #0
 8008d44:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008d46:	2300      	movs	r3, #0
 8008d48:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	885b      	ldrh	r3, [r3, #2]
 8008d4e:	0a1b      	lsrs	r3, r3, #8
 8008d50:	b29b      	uxth	r3, r3
 8008d52:	3b01      	subs	r3, #1
 8008d54:	2b06      	cmp	r3, #6
 8008d56:	f200 8128 	bhi.w	8008faa <USBD_GetDescriptor+0x276>
 8008d5a:	a201      	add	r2, pc, #4	; (adr r2, 8008d60 <USBD_GetDescriptor+0x2c>)
 8008d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d60:	08008d7d 	.word	0x08008d7d
 8008d64:	08008d95 	.word	0x08008d95
 8008d68:	08008dd5 	.word	0x08008dd5
 8008d6c:	08008fab 	.word	0x08008fab
 8008d70:	08008fab 	.word	0x08008fab
 8008d74:	08008f4b 	.word	0x08008f4b
 8008d78:	08008f77 	.word	0x08008f77
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	687a      	ldr	r2, [r7, #4]
 8008d86:	7c12      	ldrb	r2, [r2, #16]
 8008d88:	f107 0108 	add.w	r1, r7, #8
 8008d8c:	4610      	mov	r0, r2
 8008d8e:	4798      	blx	r3
 8008d90:	60f8      	str	r0, [r7, #12]
      break;
 8008d92:	e112      	b.n	8008fba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	7c1b      	ldrb	r3, [r3, #16]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d10d      	bne.n	8008db8 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008da4:	f107 0208 	add.w	r2, r7, #8
 8008da8:	4610      	mov	r0, r2
 8008daa:	4798      	blx	r3
 8008dac:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	3301      	adds	r3, #1
 8008db2:	2202      	movs	r2, #2
 8008db4:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008db6:	e100      	b.n	8008fba <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dc0:	f107 0208 	add.w	r2, r7, #8
 8008dc4:	4610      	mov	r0, r2
 8008dc6:	4798      	blx	r3
 8008dc8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	3301      	adds	r3, #1
 8008dce:	2202      	movs	r2, #2
 8008dd0:	701a      	strb	r2, [r3, #0]
      break;
 8008dd2:	e0f2      	b.n	8008fba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	885b      	ldrh	r3, [r3, #2]
 8008dd8:	b2db      	uxtb	r3, r3
 8008dda:	2b05      	cmp	r3, #5
 8008ddc:	f200 80ac 	bhi.w	8008f38 <USBD_GetDescriptor+0x204>
 8008de0:	a201      	add	r2, pc, #4	; (adr r2, 8008de8 <USBD_GetDescriptor+0xb4>)
 8008de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008de6:	bf00      	nop
 8008de8:	08008e01 	.word	0x08008e01
 8008dec:	08008e35 	.word	0x08008e35
 8008df0:	08008e69 	.word	0x08008e69
 8008df4:	08008e9d 	.word	0x08008e9d
 8008df8:	08008ed1 	.word	0x08008ed1
 8008dfc:	08008f05 	.word	0x08008f05
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e06:	685b      	ldr	r3, [r3, #4]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d00b      	beq.n	8008e24 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e12:	685b      	ldr	r3, [r3, #4]
 8008e14:	687a      	ldr	r2, [r7, #4]
 8008e16:	7c12      	ldrb	r2, [r2, #16]
 8008e18:	f107 0108 	add.w	r1, r7, #8
 8008e1c:	4610      	mov	r0, r2
 8008e1e:	4798      	blx	r3
 8008e20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e22:	e091      	b.n	8008f48 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008e24:	6839      	ldr	r1, [r7, #0]
 8008e26:	6878      	ldr	r0, [r7, #4]
 8008e28:	f000 facb 	bl	80093c2 <USBD_CtlError>
            err++;
 8008e2c:	7afb      	ldrb	r3, [r7, #11]
 8008e2e:	3301      	adds	r3, #1
 8008e30:	72fb      	strb	r3, [r7, #11]
          break;
 8008e32:	e089      	b.n	8008f48 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e3a:	689b      	ldr	r3, [r3, #8]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d00b      	beq.n	8008e58 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e46:	689b      	ldr	r3, [r3, #8]
 8008e48:	687a      	ldr	r2, [r7, #4]
 8008e4a:	7c12      	ldrb	r2, [r2, #16]
 8008e4c:	f107 0108 	add.w	r1, r7, #8
 8008e50:	4610      	mov	r0, r2
 8008e52:	4798      	blx	r3
 8008e54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e56:	e077      	b.n	8008f48 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008e58:	6839      	ldr	r1, [r7, #0]
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f000 fab1 	bl	80093c2 <USBD_CtlError>
            err++;
 8008e60:	7afb      	ldrb	r3, [r7, #11]
 8008e62:	3301      	adds	r3, #1
 8008e64:	72fb      	strb	r3, [r7, #11]
          break;
 8008e66:	e06f      	b.n	8008f48 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e6e:	68db      	ldr	r3, [r3, #12]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d00b      	beq.n	8008e8c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e7a:	68db      	ldr	r3, [r3, #12]
 8008e7c:	687a      	ldr	r2, [r7, #4]
 8008e7e:	7c12      	ldrb	r2, [r2, #16]
 8008e80:	f107 0108 	add.w	r1, r7, #8
 8008e84:	4610      	mov	r0, r2
 8008e86:	4798      	blx	r3
 8008e88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e8a:	e05d      	b.n	8008f48 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008e8c:	6839      	ldr	r1, [r7, #0]
 8008e8e:	6878      	ldr	r0, [r7, #4]
 8008e90:	f000 fa97 	bl	80093c2 <USBD_CtlError>
            err++;
 8008e94:	7afb      	ldrb	r3, [r7, #11]
 8008e96:	3301      	adds	r3, #1
 8008e98:	72fb      	strb	r3, [r7, #11]
          break;
 8008e9a:	e055      	b.n	8008f48 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ea2:	691b      	ldr	r3, [r3, #16]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d00b      	beq.n	8008ec0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008eae:	691b      	ldr	r3, [r3, #16]
 8008eb0:	687a      	ldr	r2, [r7, #4]
 8008eb2:	7c12      	ldrb	r2, [r2, #16]
 8008eb4:	f107 0108 	add.w	r1, r7, #8
 8008eb8:	4610      	mov	r0, r2
 8008eba:	4798      	blx	r3
 8008ebc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ebe:	e043      	b.n	8008f48 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ec0:	6839      	ldr	r1, [r7, #0]
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f000 fa7d 	bl	80093c2 <USBD_CtlError>
            err++;
 8008ec8:	7afb      	ldrb	r3, [r7, #11]
 8008eca:	3301      	adds	r3, #1
 8008ecc:	72fb      	strb	r3, [r7, #11]
          break;
 8008ece:	e03b      	b.n	8008f48 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ed6:	695b      	ldr	r3, [r3, #20]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d00b      	beq.n	8008ef4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ee2:	695b      	ldr	r3, [r3, #20]
 8008ee4:	687a      	ldr	r2, [r7, #4]
 8008ee6:	7c12      	ldrb	r2, [r2, #16]
 8008ee8:	f107 0108 	add.w	r1, r7, #8
 8008eec:	4610      	mov	r0, r2
 8008eee:	4798      	blx	r3
 8008ef0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ef2:	e029      	b.n	8008f48 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ef4:	6839      	ldr	r1, [r7, #0]
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f000 fa63 	bl	80093c2 <USBD_CtlError>
            err++;
 8008efc:	7afb      	ldrb	r3, [r7, #11]
 8008efe:	3301      	adds	r3, #1
 8008f00:	72fb      	strb	r3, [r7, #11]
          break;
 8008f02:	e021      	b.n	8008f48 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f0a:	699b      	ldr	r3, [r3, #24]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d00b      	beq.n	8008f28 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f16:	699b      	ldr	r3, [r3, #24]
 8008f18:	687a      	ldr	r2, [r7, #4]
 8008f1a:	7c12      	ldrb	r2, [r2, #16]
 8008f1c:	f107 0108 	add.w	r1, r7, #8
 8008f20:	4610      	mov	r0, r2
 8008f22:	4798      	blx	r3
 8008f24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f26:	e00f      	b.n	8008f48 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f28:	6839      	ldr	r1, [r7, #0]
 8008f2a:	6878      	ldr	r0, [r7, #4]
 8008f2c:	f000 fa49 	bl	80093c2 <USBD_CtlError>
            err++;
 8008f30:	7afb      	ldrb	r3, [r7, #11]
 8008f32:	3301      	adds	r3, #1
 8008f34:	72fb      	strb	r3, [r7, #11]
          break;
 8008f36:	e007      	b.n	8008f48 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008f38:	6839      	ldr	r1, [r7, #0]
 8008f3a:	6878      	ldr	r0, [r7, #4]
 8008f3c:	f000 fa41 	bl	80093c2 <USBD_CtlError>
          err++;
 8008f40:	7afb      	ldrb	r3, [r7, #11]
 8008f42:	3301      	adds	r3, #1
 8008f44:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008f46:	bf00      	nop
      }
      break;
 8008f48:	e037      	b.n	8008fba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	7c1b      	ldrb	r3, [r3, #16]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d109      	bne.n	8008f66 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f5a:	f107 0208 	add.w	r2, r7, #8
 8008f5e:	4610      	mov	r0, r2
 8008f60:	4798      	blx	r3
 8008f62:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008f64:	e029      	b.n	8008fba <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008f66:	6839      	ldr	r1, [r7, #0]
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f000 fa2a 	bl	80093c2 <USBD_CtlError>
        err++;
 8008f6e:	7afb      	ldrb	r3, [r7, #11]
 8008f70:	3301      	adds	r3, #1
 8008f72:	72fb      	strb	r3, [r7, #11]
      break;
 8008f74:	e021      	b.n	8008fba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	7c1b      	ldrb	r3, [r3, #16]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d10d      	bne.n	8008f9a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f86:	f107 0208 	add.w	r2, r7, #8
 8008f8a:	4610      	mov	r0, r2
 8008f8c:	4798      	blx	r3
 8008f8e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	3301      	adds	r3, #1
 8008f94:	2207      	movs	r2, #7
 8008f96:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008f98:	e00f      	b.n	8008fba <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008f9a:	6839      	ldr	r1, [r7, #0]
 8008f9c:	6878      	ldr	r0, [r7, #4]
 8008f9e:	f000 fa10 	bl	80093c2 <USBD_CtlError>
        err++;
 8008fa2:	7afb      	ldrb	r3, [r7, #11]
 8008fa4:	3301      	adds	r3, #1
 8008fa6:	72fb      	strb	r3, [r7, #11]
      break;
 8008fa8:	e007      	b.n	8008fba <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008faa:	6839      	ldr	r1, [r7, #0]
 8008fac:	6878      	ldr	r0, [r7, #4]
 8008fae:	f000 fa08 	bl	80093c2 <USBD_CtlError>
      err++;
 8008fb2:	7afb      	ldrb	r3, [r7, #11]
 8008fb4:	3301      	adds	r3, #1
 8008fb6:	72fb      	strb	r3, [r7, #11]
      break;
 8008fb8:	bf00      	nop
  }

  if (err != 0U)
 8008fba:	7afb      	ldrb	r3, [r7, #11]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d11e      	bne.n	8008ffe <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	88db      	ldrh	r3, [r3, #6]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d016      	beq.n	8008ff6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008fc8:	893b      	ldrh	r3, [r7, #8]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d00e      	beq.n	8008fec <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	88da      	ldrh	r2, [r3, #6]
 8008fd2:	893b      	ldrh	r3, [r7, #8]
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	bf28      	it	cs
 8008fd8:	4613      	movcs	r3, r2
 8008fda:	b29b      	uxth	r3, r3
 8008fdc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008fde:	893b      	ldrh	r3, [r7, #8]
 8008fe0:	461a      	mov	r2, r3
 8008fe2:	68f9      	ldr	r1, [r7, #12]
 8008fe4:	6878      	ldr	r0, [r7, #4]
 8008fe6:	f000 fa5d 	bl	80094a4 <USBD_CtlSendData>
 8008fea:	e009      	b.n	8009000 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008fec:	6839      	ldr	r1, [r7, #0]
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f000 f9e7 	bl	80093c2 <USBD_CtlError>
 8008ff4:	e004      	b.n	8009000 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f000 faae 	bl	8009558 <USBD_CtlSendStatus>
 8008ffc:	e000      	b.n	8009000 <USBD_GetDescriptor+0x2cc>
    return;
 8008ffe:	bf00      	nop
  }
}
 8009000:	3710      	adds	r7, #16
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}
 8009006:	bf00      	nop

08009008 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b084      	sub	sp, #16
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
 8009010:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	889b      	ldrh	r3, [r3, #4]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d131      	bne.n	800907e <USBD_SetAddress+0x76>
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	88db      	ldrh	r3, [r3, #6]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d12d      	bne.n	800907e <USBD_SetAddress+0x76>
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	885b      	ldrh	r3, [r3, #2]
 8009026:	2b7f      	cmp	r3, #127	; 0x7f
 8009028:	d829      	bhi.n	800907e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800902a:	683b      	ldr	r3, [r7, #0]
 800902c:	885b      	ldrh	r3, [r3, #2]
 800902e:	b2db      	uxtb	r3, r3
 8009030:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009034:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800903c:	b2db      	uxtb	r3, r3
 800903e:	2b03      	cmp	r3, #3
 8009040:	d104      	bne.n	800904c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009042:	6839      	ldr	r1, [r7, #0]
 8009044:	6878      	ldr	r0, [r7, #4]
 8009046:	f000 f9bc 	bl	80093c2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800904a:	e01d      	b.n	8009088 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	7bfa      	ldrb	r2, [r7, #15]
 8009050:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009054:	7bfb      	ldrb	r3, [r7, #15]
 8009056:	4619      	mov	r1, r3
 8009058:	6878      	ldr	r0, [r7, #4]
 800905a:	f005 f8ef 	bl	800e23c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f000 fa7a 	bl	8009558 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009064:	7bfb      	ldrb	r3, [r7, #15]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d004      	beq.n	8009074 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	2202      	movs	r2, #2
 800906e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009072:	e009      	b.n	8009088 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2201      	movs	r2, #1
 8009078:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800907c:	e004      	b.n	8009088 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800907e:	6839      	ldr	r1, [r7, #0]
 8009080:	6878      	ldr	r0, [r7, #4]
 8009082:	f000 f99e 	bl	80093c2 <USBD_CtlError>
  }
}
 8009086:	bf00      	nop
 8009088:	bf00      	nop
 800908a:	3710      	adds	r7, #16
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}

08009090 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b084      	sub	sp, #16
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
 8009098:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800909a:	2300      	movs	r3, #0
 800909c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	885b      	ldrh	r3, [r3, #2]
 80090a2:	b2da      	uxtb	r2, r3
 80090a4:	4b4e      	ldr	r3, [pc, #312]	; (80091e0 <USBD_SetConfig+0x150>)
 80090a6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80090a8:	4b4d      	ldr	r3, [pc, #308]	; (80091e0 <USBD_SetConfig+0x150>)
 80090aa:	781b      	ldrb	r3, [r3, #0]
 80090ac:	2b01      	cmp	r3, #1
 80090ae:	d905      	bls.n	80090bc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80090b0:	6839      	ldr	r1, [r7, #0]
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f000 f985 	bl	80093c2 <USBD_CtlError>
    return USBD_FAIL;
 80090b8:	2303      	movs	r3, #3
 80090ba:	e08c      	b.n	80091d6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090c2:	b2db      	uxtb	r3, r3
 80090c4:	2b02      	cmp	r3, #2
 80090c6:	d002      	beq.n	80090ce <USBD_SetConfig+0x3e>
 80090c8:	2b03      	cmp	r3, #3
 80090ca:	d029      	beq.n	8009120 <USBD_SetConfig+0x90>
 80090cc:	e075      	b.n	80091ba <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80090ce:	4b44      	ldr	r3, [pc, #272]	; (80091e0 <USBD_SetConfig+0x150>)
 80090d0:	781b      	ldrb	r3, [r3, #0]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d020      	beq.n	8009118 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80090d6:	4b42      	ldr	r3, [pc, #264]	; (80091e0 <USBD_SetConfig+0x150>)
 80090d8:	781b      	ldrb	r3, [r3, #0]
 80090da:	461a      	mov	r2, r3
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80090e0:	4b3f      	ldr	r3, [pc, #252]	; (80091e0 <USBD_SetConfig+0x150>)
 80090e2:	781b      	ldrb	r3, [r3, #0]
 80090e4:	4619      	mov	r1, r3
 80090e6:	6878      	ldr	r0, [r7, #4]
 80090e8:	f7fe ffe7 	bl	80080ba <USBD_SetClassConfig>
 80090ec:	4603      	mov	r3, r0
 80090ee:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80090f0:	7bfb      	ldrb	r3, [r7, #15]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d008      	beq.n	8009108 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80090f6:	6839      	ldr	r1, [r7, #0]
 80090f8:	6878      	ldr	r0, [r7, #4]
 80090fa:	f000 f962 	bl	80093c2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	2202      	movs	r2, #2
 8009102:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009106:	e065      	b.n	80091d4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009108:	6878      	ldr	r0, [r7, #4]
 800910a:	f000 fa25 	bl	8009558 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2203      	movs	r2, #3
 8009112:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009116:	e05d      	b.n	80091d4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	f000 fa1d 	bl	8009558 <USBD_CtlSendStatus>
      break;
 800911e:	e059      	b.n	80091d4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009120:	4b2f      	ldr	r3, [pc, #188]	; (80091e0 <USBD_SetConfig+0x150>)
 8009122:	781b      	ldrb	r3, [r3, #0]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d112      	bne.n	800914e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2202      	movs	r2, #2
 800912c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8009130:	4b2b      	ldr	r3, [pc, #172]	; (80091e0 <USBD_SetConfig+0x150>)
 8009132:	781b      	ldrb	r3, [r3, #0]
 8009134:	461a      	mov	r2, r3
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800913a:	4b29      	ldr	r3, [pc, #164]	; (80091e0 <USBD_SetConfig+0x150>)
 800913c:	781b      	ldrb	r3, [r3, #0]
 800913e:	4619      	mov	r1, r3
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f7fe ffd6 	bl	80080f2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009146:	6878      	ldr	r0, [r7, #4]
 8009148:	f000 fa06 	bl	8009558 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800914c:	e042      	b.n	80091d4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800914e:	4b24      	ldr	r3, [pc, #144]	; (80091e0 <USBD_SetConfig+0x150>)
 8009150:	781b      	ldrb	r3, [r3, #0]
 8009152:	461a      	mov	r2, r3
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	685b      	ldr	r3, [r3, #4]
 8009158:	429a      	cmp	r2, r3
 800915a:	d02a      	beq.n	80091b2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	b2db      	uxtb	r3, r3
 8009162:	4619      	mov	r1, r3
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f7fe ffc4 	bl	80080f2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800916a:	4b1d      	ldr	r3, [pc, #116]	; (80091e0 <USBD_SetConfig+0x150>)
 800916c:	781b      	ldrb	r3, [r3, #0]
 800916e:	461a      	mov	r2, r3
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009174:	4b1a      	ldr	r3, [pc, #104]	; (80091e0 <USBD_SetConfig+0x150>)
 8009176:	781b      	ldrb	r3, [r3, #0]
 8009178:	4619      	mov	r1, r3
 800917a:	6878      	ldr	r0, [r7, #4]
 800917c:	f7fe ff9d 	bl	80080ba <USBD_SetClassConfig>
 8009180:	4603      	mov	r3, r0
 8009182:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009184:	7bfb      	ldrb	r3, [r7, #15]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d00f      	beq.n	80091aa <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800918a:	6839      	ldr	r1, [r7, #0]
 800918c:	6878      	ldr	r0, [r7, #4]
 800918e:	f000 f918 	bl	80093c2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	685b      	ldr	r3, [r3, #4]
 8009196:	b2db      	uxtb	r3, r3
 8009198:	4619      	mov	r1, r3
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f7fe ffa9 	bl	80080f2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	2202      	movs	r2, #2
 80091a4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80091a8:	e014      	b.n	80091d4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80091aa:	6878      	ldr	r0, [r7, #4]
 80091ac:	f000 f9d4 	bl	8009558 <USBD_CtlSendStatus>
      break;
 80091b0:	e010      	b.n	80091d4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f000 f9d0 	bl	8009558 <USBD_CtlSendStatus>
      break;
 80091b8:	e00c      	b.n	80091d4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80091ba:	6839      	ldr	r1, [r7, #0]
 80091bc:	6878      	ldr	r0, [r7, #4]
 80091be:	f000 f900 	bl	80093c2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80091c2:	4b07      	ldr	r3, [pc, #28]	; (80091e0 <USBD_SetConfig+0x150>)
 80091c4:	781b      	ldrb	r3, [r3, #0]
 80091c6:	4619      	mov	r1, r3
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	f7fe ff92 	bl	80080f2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80091ce:	2303      	movs	r3, #3
 80091d0:	73fb      	strb	r3, [r7, #15]
      break;
 80091d2:	bf00      	nop
  }

  return ret;
 80091d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80091d6:	4618      	mov	r0, r3
 80091d8:	3710      	adds	r7, #16
 80091da:	46bd      	mov	sp, r7
 80091dc:	bd80      	pop	{r7, pc}
 80091de:	bf00      	nop
 80091e0:	200010e8 	.word	0x200010e8

080091e4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b082      	sub	sp, #8
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
 80091ec:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	88db      	ldrh	r3, [r3, #6]
 80091f2:	2b01      	cmp	r3, #1
 80091f4:	d004      	beq.n	8009200 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80091f6:	6839      	ldr	r1, [r7, #0]
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f000 f8e2 	bl	80093c2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80091fe:	e023      	b.n	8009248 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009206:	b2db      	uxtb	r3, r3
 8009208:	2b02      	cmp	r3, #2
 800920a:	dc02      	bgt.n	8009212 <USBD_GetConfig+0x2e>
 800920c:	2b00      	cmp	r3, #0
 800920e:	dc03      	bgt.n	8009218 <USBD_GetConfig+0x34>
 8009210:	e015      	b.n	800923e <USBD_GetConfig+0x5a>
 8009212:	2b03      	cmp	r3, #3
 8009214:	d00b      	beq.n	800922e <USBD_GetConfig+0x4a>
 8009216:	e012      	b.n	800923e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2200      	movs	r2, #0
 800921c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	3308      	adds	r3, #8
 8009222:	2201      	movs	r2, #1
 8009224:	4619      	mov	r1, r3
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f000 f93c 	bl	80094a4 <USBD_CtlSendData>
        break;
 800922c:	e00c      	b.n	8009248 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	3304      	adds	r3, #4
 8009232:	2201      	movs	r2, #1
 8009234:	4619      	mov	r1, r3
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f000 f934 	bl	80094a4 <USBD_CtlSendData>
        break;
 800923c:	e004      	b.n	8009248 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800923e:	6839      	ldr	r1, [r7, #0]
 8009240:	6878      	ldr	r0, [r7, #4]
 8009242:	f000 f8be 	bl	80093c2 <USBD_CtlError>
        break;
 8009246:	bf00      	nop
}
 8009248:	bf00      	nop
 800924a:	3708      	adds	r7, #8
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}

08009250 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b082      	sub	sp, #8
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
 8009258:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009260:	b2db      	uxtb	r3, r3
 8009262:	3b01      	subs	r3, #1
 8009264:	2b02      	cmp	r3, #2
 8009266:	d81e      	bhi.n	80092a6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	88db      	ldrh	r3, [r3, #6]
 800926c:	2b02      	cmp	r3, #2
 800926e:	d004      	beq.n	800927a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009270:	6839      	ldr	r1, [r7, #0]
 8009272:	6878      	ldr	r0, [r7, #4]
 8009274:	f000 f8a5 	bl	80093c2 <USBD_CtlError>
        break;
 8009278:	e01a      	b.n	80092b0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	2201      	movs	r2, #1
 800927e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009286:	2b00      	cmp	r3, #0
 8009288:	d005      	beq.n	8009296 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	68db      	ldr	r3, [r3, #12]
 800928e:	f043 0202 	orr.w	r2, r3, #2
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	330c      	adds	r3, #12
 800929a:	2202      	movs	r2, #2
 800929c:	4619      	mov	r1, r3
 800929e:	6878      	ldr	r0, [r7, #4]
 80092a0:	f000 f900 	bl	80094a4 <USBD_CtlSendData>
      break;
 80092a4:	e004      	b.n	80092b0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80092a6:	6839      	ldr	r1, [r7, #0]
 80092a8:	6878      	ldr	r0, [r7, #4]
 80092aa:	f000 f88a 	bl	80093c2 <USBD_CtlError>
      break;
 80092ae:	bf00      	nop
  }
}
 80092b0:	bf00      	nop
 80092b2:	3708      	adds	r7, #8
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b082      	sub	sp, #8
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
 80092c0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	885b      	ldrh	r3, [r3, #2]
 80092c6:	2b01      	cmp	r3, #1
 80092c8:	d107      	bne.n	80092da <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2201      	movs	r2, #1
 80092ce:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	f000 f940 	bl	8009558 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80092d8:	e013      	b.n	8009302 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	885b      	ldrh	r3, [r3, #2]
 80092de:	2b02      	cmp	r3, #2
 80092e0:	d10b      	bne.n	80092fa <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	889b      	ldrh	r3, [r3, #4]
 80092e6:	0a1b      	lsrs	r3, r3, #8
 80092e8:	b29b      	uxth	r3, r3
 80092ea:	b2da      	uxtb	r2, r3
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80092f2:	6878      	ldr	r0, [r7, #4]
 80092f4:	f000 f930 	bl	8009558 <USBD_CtlSendStatus>
}
 80092f8:	e003      	b.n	8009302 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80092fa:	6839      	ldr	r1, [r7, #0]
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f000 f860 	bl	80093c2 <USBD_CtlError>
}
 8009302:	bf00      	nop
 8009304:	3708      	adds	r7, #8
 8009306:	46bd      	mov	sp, r7
 8009308:	bd80      	pop	{r7, pc}

0800930a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800930a:	b580      	push	{r7, lr}
 800930c:	b082      	sub	sp, #8
 800930e:	af00      	add	r7, sp, #0
 8009310:	6078      	str	r0, [r7, #4]
 8009312:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800931a:	b2db      	uxtb	r3, r3
 800931c:	3b01      	subs	r3, #1
 800931e:	2b02      	cmp	r3, #2
 8009320:	d80b      	bhi.n	800933a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	885b      	ldrh	r3, [r3, #2]
 8009326:	2b01      	cmp	r3, #1
 8009328:	d10c      	bne.n	8009344 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2200      	movs	r2, #0
 800932e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f000 f910 	bl	8009558 <USBD_CtlSendStatus>
      }
      break;
 8009338:	e004      	b.n	8009344 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800933a:	6839      	ldr	r1, [r7, #0]
 800933c:	6878      	ldr	r0, [r7, #4]
 800933e:	f000 f840 	bl	80093c2 <USBD_CtlError>
      break;
 8009342:	e000      	b.n	8009346 <USBD_ClrFeature+0x3c>
      break;
 8009344:	bf00      	nop
  }
}
 8009346:	bf00      	nop
 8009348:	3708      	adds	r7, #8
 800934a:	46bd      	mov	sp, r7
 800934c:	bd80      	pop	{r7, pc}

0800934e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800934e:	b580      	push	{r7, lr}
 8009350:	b084      	sub	sp, #16
 8009352:	af00      	add	r7, sp, #0
 8009354:	6078      	str	r0, [r7, #4]
 8009356:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	781a      	ldrb	r2, [r3, #0]
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	3301      	adds	r3, #1
 8009368:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	781a      	ldrb	r2, [r3, #0]
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	3301      	adds	r3, #1
 8009376:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009378:	68f8      	ldr	r0, [r7, #12]
 800937a:	f7ff fa41 	bl	8008800 <SWAPBYTE>
 800937e:	4603      	mov	r3, r0
 8009380:	461a      	mov	r2, r3
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	3301      	adds	r3, #1
 800938a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	3301      	adds	r3, #1
 8009390:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009392:	68f8      	ldr	r0, [r7, #12]
 8009394:	f7ff fa34 	bl	8008800 <SWAPBYTE>
 8009398:	4603      	mov	r3, r0
 800939a:	461a      	mov	r2, r3
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	3301      	adds	r3, #1
 80093a4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	3301      	adds	r3, #1
 80093aa:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80093ac:	68f8      	ldr	r0, [r7, #12]
 80093ae:	f7ff fa27 	bl	8008800 <SWAPBYTE>
 80093b2:	4603      	mov	r3, r0
 80093b4:	461a      	mov	r2, r3
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	80da      	strh	r2, [r3, #6]
}
 80093ba:	bf00      	nop
 80093bc:	3710      	adds	r7, #16
 80093be:	46bd      	mov	sp, r7
 80093c0:	bd80      	pop	{r7, pc}

080093c2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093c2:	b580      	push	{r7, lr}
 80093c4:	b082      	sub	sp, #8
 80093c6:	af00      	add	r7, sp, #0
 80093c8:	6078      	str	r0, [r7, #4]
 80093ca:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80093cc:	2180      	movs	r1, #128	; 0x80
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f004 feca 	bl	800e168 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80093d4:	2100      	movs	r1, #0
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f004 fec6 	bl	800e168 <USBD_LL_StallEP>
}
 80093dc:	bf00      	nop
 80093de:	3708      	adds	r7, #8
 80093e0:	46bd      	mov	sp, r7
 80093e2:	bd80      	pop	{r7, pc}

080093e4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80093e4:	b580      	push	{r7, lr}
 80093e6:	b086      	sub	sp, #24
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	60f8      	str	r0, [r7, #12]
 80093ec:	60b9      	str	r1, [r7, #8]
 80093ee:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80093f0:	2300      	movs	r3, #0
 80093f2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d036      	beq.n	8009468 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80093fe:	6938      	ldr	r0, [r7, #16]
 8009400:	f000 f836 	bl	8009470 <USBD_GetLen>
 8009404:	4603      	mov	r3, r0
 8009406:	3301      	adds	r3, #1
 8009408:	b29b      	uxth	r3, r3
 800940a:	005b      	lsls	r3, r3, #1
 800940c:	b29a      	uxth	r2, r3
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009412:	7dfb      	ldrb	r3, [r7, #23]
 8009414:	68ba      	ldr	r2, [r7, #8]
 8009416:	4413      	add	r3, r2
 8009418:	687a      	ldr	r2, [r7, #4]
 800941a:	7812      	ldrb	r2, [r2, #0]
 800941c:	701a      	strb	r2, [r3, #0]
  idx++;
 800941e:	7dfb      	ldrb	r3, [r7, #23]
 8009420:	3301      	adds	r3, #1
 8009422:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009424:	7dfb      	ldrb	r3, [r7, #23]
 8009426:	68ba      	ldr	r2, [r7, #8]
 8009428:	4413      	add	r3, r2
 800942a:	2203      	movs	r2, #3
 800942c:	701a      	strb	r2, [r3, #0]
  idx++;
 800942e:	7dfb      	ldrb	r3, [r7, #23]
 8009430:	3301      	adds	r3, #1
 8009432:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009434:	e013      	b.n	800945e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009436:	7dfb      	ldrb	r3, [r7, #23]
 8009438:	68ba      	ldr	r2, [r7, #8]
 800943a:	4413      	add	r3, r2
 800943c:	693a      	ldr	r2, [r7, #16]
 800943e:	7812      	ldrb	r2, [r2, #0]
 8009440:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009442:	693b      	ldr	r3, [r7, #16]
 8009444:	3301      	adds	r3, #1
 8009446:	613b      	str	r3, [r7, #16]
    idx++;
 8009448:	7dfb      	ldrb	r3, [r7, #23]
 800944a:	3301      	adds	r3, #1
 800944c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800944e:	7dfb      	ldrb	r3, [r7, #23]
 8009450:	68ba      	ldr	r2, [r7, #8]
 8009452:	4413      	add	r3, r2
 8009454:	2200      	movs	r2, #0
 8009456:	701a      	strb	r2, [r3, #0]
    idx++;
 8009458:	7dfb      	ldrb	r3, [r7, #23]
 800945a:	3301      	adds	r3, #1
 800945c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800945e:	693b      	ldr	r3, [r7, #16]
 8009460:	781b      	ldrb	r3, [r3, #0]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d1e7      	bne.n	8009436 <USBD_GetString+0x52>
 8009466:	e000      	b.n	800946a <USBD_GetString+0x86>
    return;
 8009468:	bf00      	nop
  }
}
 800946a:	3718      	adds	r7, #24
 800946c:	46bd      	mov	sp, r7
 800946e:	bd80      	pop	{r7, pc}

08009470 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009470:	b480      	push	{r7}
 8009472:	b085      	sub	sp, #20
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009478:	2300      	movs	r3, #0
 800947a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009480:	e005      	b.n	800948e <USBD_GetLen+0x1e>
  {
    len++;
 8009482:	7bfb      	ldrb	r3, [r7, #15]
 8009484:	3301      	adds	r3, #1
 8009486:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	3301      	adds	r3, #1
 800948c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	781b      	ldrb	r3, [r3, #0]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d1f5      	bne.n	8009482 <USBD_GetLen+0x12>
  }

  return len;
 8009496:	7bfb      	ldrb	r3, [r7, #15]
}
 8009498:	4618      	mov	r0, r3
 800949a:	3714      	adds	r7, #20
 800949c:	46bd      	mov	sp, r7
 800949e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a2:	4770      	bx	lr

080094a4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b084      	sub	sp, #16
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	60f8      	str	r0, [r7, #12]
 80094ac:	60b9      	str	r1, [r7, #8]
 80094ae:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	2202      	movs	r2, #2
 80094b4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	687a      	ldr	r2, [r7, #4]
 80094bc:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	687a      	ldr	r2, [r7, #4]
 80094c2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	68ba      	ldr	r2, [r7, #8]
 80094c8:	2100      	movs	r1, #0
 80094ca:	68f8      	ldr	r0, [r7, #12]
 80094cc:	f004 fed5 	bl	800e27a <USBD_LL_Transmit>

  return USBD_OK;
 80094d0:	2300      	movs	r3, #0
}
 80094d2:	4618      	mov	r0, r3
 80094d4:	3710      	adds	r7, #16
 80094d6:	46bd      	mov	sp, r7
 80094d8:	bd80      	pop	{r7, pc}

080094da <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80094da:	b580      	push	{r7, lr}
 80094dc:	b084      	sub	sp, #16
 80094de:	af00      	add	r7, sp, #0
 80094e0:	60f8      	str	r0, [r7, #12]
 80094e2:	60b9      	str	r1, [r7, #8]
 80094e4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	68ba      	ldr	r2, [r7, #8]
 80094ea:	2100      	movs	r1, #0
 80094ec:	68f8      	ldr	r0, [r7, #12]
 80094ee:	f004 fec4 	bl	800e27a <USBD_LL_Transmit>

  return USBD_OK;
 80094f2:	2300      	movs	r3, #0
}
 80094f4:	4618      	mov	r0, r3
 80094f6:	3710      	adds	r7, #16
 80094f8:	46bd      	mov	sp, r7
 80094fa:	bd80      	pop	{r7, pc}

080094fc <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b084      	sub	sp, #16
 8009500:	af00      	add	r7, sp, #0
 8009502:	60f8      	str	r0, [r7, #12]
 8009504:	60b9      	str	r1, [r7, #8]
 8009506:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	2203      	movs	r2, #3
 800950c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	687a      	ldr	r2, [r7, #4]
 8009514:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	687a      	ldr	r2, [r7, #4]
 800951c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	68ba      	ldr	r2, [r7, #8]
 8009524:	2100      	movs	r1, #0
 8009526:	68f8      	ldr	r0, [r7, #12]
 8009528:	f004 fec8 	bl	800e2bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800952c:	2300      	movs	r3, #0
}
 800952e:	4618      	mov	r0, r3
 8009530:	3710      	adds	r7, #16
 8009532:	46bd      	mov	sp, r7
 8009534:	bd80      	pop	{r7, pc}

08009536 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009536:	b580      	push	{r7, lr}
 8009538:	b084      	sub	sp, #16
 800953a:	af00      	add	r7, sp, #0
 800953c:	60f8      	str	r0, [r7, #12]
 800953e:	60b9      	str	r1, [r7, #8]
 8009540:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	68ba      	ldr	r2, [r7, #8]
 8009546:	2100      	movs	r1, #0
 8009548:	68f8      	ldr	r0, [r7, #12]
 800954a:	f004 feb7 	bl	800e2bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800954e:	2300      	movs	r3, #0
}
 8009550:	4618      	mov	r0, r3
 8009552:	3710      	adds	r7, #16
 8009554:	46bd      	mov	sp, r7
 8009556:	bd80      	pop	{r7, pc}

08009558 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b082      	sub	sp, #8
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2204      	movs	r2, #4
 8009564:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009568:	2300      	movs	r3, #0
 800956a:	2200      	movs	r2, #0
 800956c:	2100      	movs	r1, #0
 800956e:	6878      	ldr	r0, [r7, #4]
 8009570:	f004 fe83 	bl	800e27a <USBD_LL_Transmit>

  return USBD_OK;
 8009574:	2300      	movs	r3, #0
}
 8009576:	4618      	mov	r0, r3
 8009578:	3708      	adds	r7, #8
 800957a:	46bd      	mov	sp, r7
 800957c:	bd80      	pop	{r7, pc}

0800957e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800957e:	b580      	push	{r7, lr}
 8009580:	b082      	sub	sp, #8
 8009582:	af00      	add	r7, sp, #0
 8009584:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2205      	movs	r2, #5
 800958a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800958e:	2300      	movs	r3, #0
 8009590:	2200      	movs	r2, #0
 8009592:	2100      	movs	r1, #0
 8009594:	6878      	ldr	r0, [r7, #4]
 8009596:	f004 fe91 	bl	800e2bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800959a:	2300      	movs	r3, #0
}
 800959c:	4618      	mov	r0, r3
 800959e:	3708      	adds	r7, #8
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bd80      	pop	{r7, pc}

080095a4 <__NVIC_SetPriority>:
{
 80095a4:	b480      	push	{r7}
 80095a6:	b083      	sub	sp, #12
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	4603      	mov	r3, r0
 80095ac:	6039      	str	r1, [r7, #0]
 80095ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80095b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	db0a      	blt.n	80095ce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	b2da      	uxtb	r2, r3
 80095bc:	490c      	ldr	r1, [pc, #48]	; (80095f0 <__NVIC_SetPriority+0x4c>)
 80095be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80095c2:	0112      	lsls	r2, r2, #4
 80095c4:	b2d2      	uxtb	r2, r2
 80095c6:	440b      	add	r3, r1
 80095c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80095cc:	e00a      	b.n	80095e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80095ce:	683b      	ldr	r3, [r7, #0]
 80095d0:	b2da      	uxtb	r2, r3
 80095d2:	4908      	ldr	r1, [pc, #32]	; (80095f4 <__NVIC_SetPriority+0x50>)
 80095d4:	79fb      	ldrb	r3, [r7, #7]
 80095d6:	f003 030f 	and.w	r3, r3, #15
 80095da:	3b04      	subs	r3, #4
 80095dc:	0112      	lsls	r2, r2, #4
 80095de:	b2d2      	uxtb	r2, r2
 80095e0:	440b      	add	r3, r1
 80095e2:	761a      	strb	r2, [r3, #24]
}
 80095e4:	bf00      	nop
 80095e6:	370c      	adds	r7, #12
 80095e8:	46bd      	mov	sp, r7
 80095ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ee:	4770      	bx	lr
 80095f0:	e000e100 	.word	0xe000e100
 80095f4:	e000ed00 	.word	0xe000ed00

080095f8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80095f8:	b580      	push	{r7, lr}
 80095fa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80095fc:	2100      	movs	r1, #0
 80095fe:	f06f 0004 	mvn.w	r0, #4
 8009602:	f7ff ffcf 	bl	80095a4 <__NVIC_SetPriority>
#endif
}
 8009606:	bf00      	nop
 8009608:	bd80      	pop	{r7, pc}
	...

0800960c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800960c:	b480      	push	{r7}
 800960e:	b083      	sub	sp, #12
 8009610:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009612:	f3ef 8305 	mrs	r3, IPSR
 8009616:	603b      	str	r3, [r7, #0]
  return(result);
 8009618:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800961a:	2b00      	cmp	r3, #0
 800961c:	d003      	beq.n	8009626 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800961e:	f06f 0305 	mvn.w	r3, #5
 8009622:	607b      	str	r3, [r7, #4]
 8009624:	e00c      	b.n	8009640 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009626:	4b0a      	ldr	r3, [pc, #40]	; (8009650 <osKernelInitialize+0x44>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d105      	bne.n	800963a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800962e:	4b08      	ldr	r3, [pc, #32]	; (8009650 <osKernelInitialize+0x44>)
 8009630:	2201      	movs	r2, #1
 8009632:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009634:	2300      	movs	r3, #0
 8009636:	607b      	str	r3, [r7, #4]
 8009638:	e002      	b.n	8009640 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800963a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800963e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009640:	687b      	ldr	r3, [r7, #4]
}
 8009642:	4618      	mov	r0, r3
 8009644:	370c      	adds	r7, #12
 8009646:	46bd      	mov	sp, r7
 8009648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964c:	4770      	bx	lr
 800964e:	bf00      	nop
 8009650:	200010ec 	.word	0x200010ec

08009654 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009654:	b580      	push	{r7, lr}
 8009656:	b082      	sub	sp, #8
 8009658:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800965a:	f3ef 8305 	mrs	r3, IPSR
 800965e:	603b      	str	r3, [r7, #0]
  return(result);
 8009660:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009662:	2b00      	cmp	r3, #0
 8009664:	d003      	beq.n	800966e <osKernelStart+0x1a>
    stat = osErrorISR;
 8009666:	f06f 0305 	mvn.w	r3, #5
 800966a:	607b      	str	r3, [r7, #4]
 800966c:	e010      	b.n	8009690 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800966e:	4b0b      	ldr	r3, [pc, #44]	; (800969c <osKernelStart+0x48>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	2b01      	cmp	r3, #1
 8009674:	d109      	bne.n	800968a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009676:	f7ff ffbf 	bl	80095f8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800967a:	4b08      	ldr	r3, [pc, #32]	; (800969c <osKernelStart+0x48>)
 800967c:	2202      	movs	r2, #2
 800967e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009680:	f001 fdf2 	bl	800b268 <vTaskStartScheduler>
      stat = osOK;
 8009684:	2300      	movs	r3, #0
 8009686:	607b      	str	r3, [r7, #4]
 8009688:	e002      	b.n	8009690 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800968a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800968e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009690:	687b      	ldr	r3, [r7, #4]
}
 8009692:	4618      	mov	r0, r3
 8009694:	3708      	adds	r7, #8
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}
 800969a:	bf00      	nop
 800969c:	200010ec 	.word	0x200010ec

080096a0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b08e      	sub	sp, #56	; 0x38
 80096a4:	af04      	add	r7, sp, #16
 80096a6:	60f8      	str	r0, [r7, #12]
 80096a8:	60b9      	str	r1, [r7, #8]
 80096aa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80096ac:	2300      	movs	r3, #0
 80096ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80096b0:	f3ef 8305 	mrs	r3, IPSR
 80096b4:	617b      	str	r3, [r7, #20]
  return(result);
 80096b6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d17e      	bne.n	80097ba <osThreadNew+0x11a>
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d07b      	beq.n	80097ba <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80096c2:	2380      	movs	r3, #128	; 0x80
 80096c4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80096c6:	2318      	movs	r3, #24
 80096c8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80096ca:	2300      	movs	r3, #0
 80096cc:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80096ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80096d2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d045      	beq.n	8009766 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d002      	beq.n	80096e8 <osThreadNew+0x48>
        name = attr->name;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	699b      	ldr	r3, [r3, #24]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d002      	beq.n	80096f6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	699b      	ldr	r3, [r3, #24]
 80096f4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80096f6:	69fb      	ldr	r3, [r7, #28]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d008      	beq.n	800970e <osThreadNew+0x6e>
 80096fc:	69fb      	ldr	r3, [r7, #28]
 80096fe:	2b38      	cmp	r3, #56	; 0x38
 8009700:	d805      	bhi.n	800970e <osThreadNew+0x6e>
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	685b      	ldr	r3, [r3, #4]
 8009706:	f003 0301 	and.w	r3, r3, #1
 800970a:	2b00      	cmp	r3, #0
 800970c:	d001      	beq.n	8009712 <osThreadNew+0x72>
        return (NULL);
 800970e:	2300      	movs	r3, #0
 8009710:	e054      	b.n	80097bc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	695b      	ldr	r3, [r3, #20]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d003      	beq.n	8009722 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	695b      	ldr	r3, [r3, #20]
 800971e:	089b      	lsrs	r3, r3, #2
 8009720:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	689b      	ldr	r3, [r3, #8]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d00e      	beq.n	8009748 <osThreadNew+0xa8>
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	68db      	ldr	r3, [r3, #12]
 800972e:	2bcb      	cmp	r3, #203	; 0xcb
 8009730:	d90a      	bls.n	8009748 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009736:	2b00      	cmp	r3, #0
 8009738:	d006      	beq.n	8009748 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	695b      	ldr	r3, [r3, #20]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d002      	beq.n	8009748 <osThreadNew+0xa8>
        mem = 1;
 8009742:	2301      	movs	r3, #1
 8009744:	61bb      	str	r3, [r7, #24]
 8009746:	e010      	b.n	800976a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	689b      	ldr	r3, [r3, #8]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d10c      	bne.n	800976a <osThreadNew+0xca>
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	68db      	ldr	r3, [r3, #12]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d108      	bne.n	800976a <osThreadNew+0xca>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	691b      	ldr	r3, [r3, #16]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d104      	bne.n	800976a <osThreadNew+0xca>
          mem = 0;
 8009760:	2300      	movs	r3, #0
 8009762:	61bb      	str	r3, [r7, #24]
 8009764:	e001      	b.n	800976a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009766:	2300      	movs	r3, #0
 8009768:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800976a:	69bb      	ldr	r3, [r7, #24]
 800976c:	2b01      	cmp	r3, #1
 800976e:	d110      	bne.n	8009792 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009774:	687a      	ldr	r2, [r7, #4]
 8009776:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009778:	9202      	str	r2, [sp, #8]
 800977a:	9301      	str	r3, [sp, #4]
 800977c:	69fb      	ldr	r3, [r7, #28]
 800977e:	9300      	str	r3, [sp, #0]
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	6a3a      	ldr	r2, [r7, #32]
 8009784:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009786:	68f8      	ldr	r0, [r7, #12]
 8009788:	f001 fb1c 	bl	800adc4 <xTaskCreateStatic>
 800978c:	4603      	mov	r3, r0
 800978e:	613b      	str	r3, [r7, #16]
 8009790:	e013      	b.n	80097ba <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009792:	69bb      	ldr	r3, [r7, #24]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d110      	bne.n	80097ba <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009798:	6a3b      	ldr	r3, [r7, #32]
 800979a:	b29a      	uxth	r2, r3
 800979c:	f107 0310 	add.w	r3, r7, #16
 80097a0:	9301      	str	r3, [sp, #4]
 80097a2:	69fb      	ldr	r3, [r7, #28]
 80097a4:	9300      	str	r3, [sp, #0]
 80097a6:	68bb      	ldr	r3, [r7, #8]
 80097a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80097aa:	68f8      	ldr	r0, [r7, #12]
 80097ac:	f001 fb67 	bl	800ae7e <xTaskCreate>
 80097b0:	4603      	mov	r3, r0
 80097b2:	2b01      	cmp	r3, #1
 80097b4:	d001      	beq.n	80097ba <osThreadNew+0x11a>
            hTask = NULL;
 80097b6:	2300      	movs	r3, #0
 80097b8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80097ba:	693b      	ldr	r3, [r7, #16]
}
 80097bc:	4618      	mov	r0, r3
 80097be:	3728      	adds	r7, #40	; 0x28
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}

080097c4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80097c4:	b480      	push	{r7}
 80097c6:	b085      	sub	sp, #20
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	60f8      	str	r0, [r7, #12]
 80097cc:	60b9      	str	r1, [r7, #8]
 80097ce:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	4a07      	ldr	r2, [pc, #28]	; (80097f0 <vApplicationGetIdleTaskMemory+0x2c>)
 80097d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	4a06      	ldr	r2, [pc, #24]	; (80097f4 <vApplicationGetIdleTaskMemory+0x30>)
 80097da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2280      	movs	r2, #128	; 0x80
 80097e0:	601a      	str	r2, [r3, #0]
}
 80097e2:	bf00      	nop
 80097e4:	3714      	adds	r7, #20
 80097e6:	46bd      	mov	sp, r7
 80097e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ec:	4770      	bx	lr
 80097ee:	bf00      	nop
 80097f0:	200010f0 	.word	0x200010f0
 80097f4:	200011bc 	.word	0x200011bc

080097f8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80097f8:	b480      	push	{r7}
 80097fa:	b085      	sub	sp, #20
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	60f8      	str	r0, [r7, #12]
 8009800:	60b9      	str	r1, [r7, #8]
 8009802:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	4a07      	ldr	r2, [pc, #28]	; (8009824 <vApplicationGetTimerTaskMemory+0x2c>)
 8009808:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800980a:	68bb      	ldr	r3, [r7, #8]
 800980c:	4a06      	ldr	r2, [pc, #24]	; (8009828 <vApplicationGetTimerTaskMemory+0x30>)
 800980e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009816:	601a      	str	r2, [r3, #0]
}
 8009818:	bf00      	nop
 800981a:	3714      	adds	r7, #20
 800981c:	46bd      	mov	sp, r7
 800981e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009822:	4770      	bx	lr
 8009824:	200013bc 	.word	0x200013bc
 8009828:	20001488 	.word	0x20001488

0800982c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800982c:	b480      	push	{r7}
 800982e:	b083      	sub	sp, #12
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	f103 0208 	add.w	r2, r3, #8
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009844:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	f103 0208 	add.w	r2, r3, #8
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	f103 0208 	add.w	r2, r3, #8
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	2200      	movs	r2, #0
 800985e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009860:	bf00      	nop
 8009862:	370c      	adds	r7, #12
 8009864:	46bd      	mov	sp, r7
 8009866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986a:	4770      	bx	lr

0800986c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800986c:	b480      	push	{r7}
 800986e:	b083      	sub	sp, #12
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2200      	movs	r2, #0
 8009878:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800987a:	bf00      	nop
 800987c:	370c      	adds	r7, #12
 800987e:	46bd      	mov	sp, r7
 8009880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009884:	4770      	bx	lr

08009886 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009886:	b480      	push	{r7}
 8009888:	b085      	sub	sp, #20
 800988a:	af00      	add	r7, sp, #0
 800988c:	6078      	str	r0, [r7, #4]
 800988e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	685b      	ldr	r3, [r3, #4]
 8009894:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	68fa      	ldr	r2, [r7, #12]
 800989a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	689a      	ldr	r2, [r3, #8]
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	689b      	ldr	r3, [r3, #8]
 80098a8:	683a      	ldr	r2, [r7, #0]
 80098aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	683a      	ldr	r2, [r7, #0]
 80098b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	687a      	ldr	r2, [r7, #4]
 80098b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	1c5a      	adds	r2, r3, #1
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	601a      	str	r2, [r3, #0]
}
 80098c2:	bf00      	nop
 80098c4:	3714      	adds	r7, #20
 80098c6:	46bd      	mov	sp, r7
 80098c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098cc:	4770      	bx	lr

080098ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80098ce:	b480      	push	{r7}
 80098d0:	b085      	sub	sp, #20
 80098d2:	af00      	add	r7, sp, #0
 80098d4:	6078      	str	r0, [r7, #4]
 80098d6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80098de:	68bb      	ldr	r3, [r7, #8]
 80098e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80098e4:	d103      	bne.n	80098ee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	691b      	ldr	r3, [r3, #16]
 80098ea:	60fb      	str	r3, [r7, #12]
 80098ec:	e00c      	b.n	8009908 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	3308      	adds	r3, #8
 80098f2:	60fb      	str	r3, [r7, #12]
 80098f4:	e002      	b.n	80098fc <vListInsert+0x2e>
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	685b      	ldr	r3, [r3, #4]
 80098fa:	60fb      	str	r3, [r7, #12]
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	685b      	ldr	r3, [r3, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	68ba      	ldr	r2, [r7, #8]
 8009904:	429a      	cmp	r2, r3
 8009906:	d2f6      	bcs.n	80098f6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	685a      	ldr	r2, [r3, #4]
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	685b      	ldr	r3, [r3, #4]
 8009914:	683a      	ldr	r2, [r7, #0]
 8009916:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	68fa      	ldr	r2, [r7, #12]
 800991c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	683a      	ldr	r2, [r7, #0]
 8009922:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	687a      	ldr	r2, [r7, #4]
 8009928:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	1c5a      	adds	r2, r3, #1
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	601a      	str	r2, [r3, #0]
}
 8009934:	bf00      	nop
 8009936:	3714      	adds	r7, #20
 8009938:	46bd      	mov	sp, r7
 800993a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993e:	4770      	bx	lr

08009940 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009940:	b480      	push	{r7}
 8009942:	b085      	sub	sp, #20
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	691b      	ldr	r3, [r3, #16]
 800994c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	685b      	ldr	r3, [r3, #4]
 8009952:	687a      	ldr	r2, [r7, #4]
 8009954:	6892      	ldr	r2, [r2, #8]
 8009956:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	689b      	ldr	r3, [r3, #8]
 800995c:	687a      	ldr	r2, [r7, #4]
 800995e:	6852      	ldr	r2, [r2, #4]
 8009960:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	685b      	ldr	r3, [r3, #4]
 8009966:	687a      	ldr	r2, [r7, #4]
 8009968:	429a      	cmp	r2, r3
 800996a:	d103      	bne.n	8009974 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	689a      	ldr	r2, [r3, #8]
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2200      	movs	r2, #0
 8009978:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	1e5a      	subs	r2, r3, #1
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	681b      	ldr	r3, [r3, #0]
}
 8009988:	4618      	mov	r0, r3
 800998a:	3714      	adds	r7, #20
 800998c:	46bd      	mov	sp, r7
 800998e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009992:	4770      	bx	lr

08009994 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b084      	sub	sp, #16
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
 800999c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d10a      	bne.n	80099be <xQueueGenericReset+0x2a>
	__asm volatile
 80099a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099ac:	f383 8811 	msr	BASEPRI, r3
 80099b0:	f3bf 8f6f 	isb	sy
 80099b4:	f3bf 8f4f 	dsb	sy
 80099b8:	60bb      	str	r3, [r7, #8]
}
 80099ba:	bf00      	nop
 80099bc:	e7fe      	b.n	80099bc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80099be:	f003 fb61 	bl	800d084 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	681a      	ldr	r2, [r3, #0]
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099ca:	68f9      	ldr	r1, [r7, #12]
 80099cc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80099ce:	fb01 f303 	mul.w	r3, r1, r3
 80099d2:	441a      	add	r2, r3
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	2200      	movs	r2, #0
 80099dc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681a      	ldr	r2, [r3, #0]
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	681a      	ldr	r2, [r3, #0]
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099ee:	3b01      	subs	r3, #1
 80099f0:	68f9      	ldr	r1, [r7, #12]
 80099f2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80099f4:	fb01 f303 	mul.w	r3, r1, r3
 80099f8:	441a      	add	r2, r3
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	22ff      	movs	r2, #255	; 0xff
 8009a02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	22ff      	movs	r2, #255	; 0xff
 8009a0a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d114      	bne.n	8009a3e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	691b      	ldr	r3, [r3, #16]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d01a      	beq.n	8009a52 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	3310      	adds	r3, #16
 8009a20:	4618      	mov	r0, r3
 8009a22:	f001 ff49 	bl	800b8b8 <xTaskRemoveFromEventList>
 8009a26:	4603      	mov	r3, r0
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d012      	beq.n	8009a52 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009a2c:	4b0c      	ldr	r3, [pc, #48]	; (8009a60 <xQueueGenericReset+0xcc>)
 8009a2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a32:	601a      	str	r2, [r3, #0]
 8009a34:	f3bf 8f4f 	dsb	sy
 8009a38:	f3bf 8f6f 	isb	sy
 8009a3c:	e009      	b.n	8009a52 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	3310      	adds	r3, #16
 8009a42:	4618      	mov	r0, r3
 8009a44:	f7ff fef2 	bl	800982c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	3324      	adds	r3, #36	; 0x24
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	f7ff feed 	bl	800982c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009a52:	f003 fb47 	bl	800d0e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009a56:	2301      	movs	r3, #1
}
 8009a58:	4618      	mov	r0, r3
 8009a5a:	3710      	adds	r7, #16
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bd80      	pop	{r7, pc}
 8009a60:	e000ed04 	.word	0xe000ed04

08009a64 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b08e      	sub	sp, #56	; 0x38
 8009a68:	af02      	add	r7, sp, #8
 8009a6a:	60f8      	str	r0, [r7, #12]
 8009a6c:	60b9      	str	r1, [r7, #8]
 8009a6e:	607a      	str	r2, [r7, #4]
 8009a70:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d10a      	bne.n	8009a8e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a7c:	f383 8811 	msr	BASEPRI, r3
 8009a80:	f3bf 8f6f 	isb	sy
 8009a84:	f3bf 8f4f 	dsb	sy
 8009a88:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009a8a:	bf00      	nop
 8009a8c:	e7fe      	b.n	8009a8c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d10a      	bne.n	8009aaa <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009a94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a98:	f383 8811 	msr	BASEPRI, r3
 8009a9c:	f3bf 8f6f 	isb	sy
 8009aa0:	f3bf 8f4f 	dsb	sy
 8009aa4:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009aa6:	bf00      	nop
 8009aa8:	e7fe      	b.n	8009aa8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d002      	beq.n	8009ab6 <xQueueGenericCreateStatic+0x52>
 8009ab0:	68bb      	ldr	r3, [r7, #8]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d001      	beq.n	8009aba <xQueueGenericCreateStatic+0x56>
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	e000      	b.n	8009abc <xQueueGenericCreateStatic+0x58>
 8009aba:	2300      	movs	r3, #0
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d10a      	bne.n	8009ad6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ac4:	f383 8811 	msr	BASEPRI, r3
 8009ac8:	f3bf 8f6f 	isb	sy
 8009acc:	f3bf 8f4f 	dsb	sy
 8009ad0:	623b      	str	r3, [r7, #32]
}
 8009ad2:	bf00      	nop
 8009ad4:	e7fe      	b.n	8009ad4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d102      	bne.n	8009ae2 <xQueueGenericCreateStatic+0x7e>
 8009adc:	68bb      	ldr	r3, [r7, #8]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d101      	bne.n	8009ae6 <xQueueGenericCreateStatic+0x82>
 8009ae2:	2301      	movs	r3, #1
 8009ae4:	e000      	b.n	8009ae8 <xQueueGenericCreateStatic+0x84>
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d10a      	bne.n	8009b02 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009af0:	f383 8811 	msr	BASEPRI, r3
 8009af4:	f3bf 8f6f 	isb	sy
 8009af8:	f3bf 8f4f 	dsb	sy
 8009afc:	61fb      	str	r3, [r7, #28]
}
 8009afe:	bf00      	nop
 8009b00:	e7fe      	b.n	8009b00 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009b02:	2350      	movs	r3, #80	; 0x50
 8009b04:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009b06:	697b      	ldr	r3, [r7, #20]
 8009b08:	2b50      	cmp	r3, #80	; 0x50
 8009b0a:	d00a      	beq.n	8009b22 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b10:	f383 8811 	msr	BASEPRI, r3
 8009b14:	f3bf 8f6f 	isb	sy
 8009b18:	f3bf 8f4f 	dsb	sy
 8009b1c:	61bb      	str	r3, [r7, #24]
}
 8009b1e:	bf00      	nop
 8009b20:	e7fe      	b.n	8009b20 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009b22:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009b24:	683b      	ldr	r3, [r7, #0]
 8009b26:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009b28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d00d      	beq.n	8009b4a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b30:	2201      	movs	r2, #1
 8009b32:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009b36:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009b3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b3c:	9300      	str	r3, [sp, #0]
 8009b3e:	4613      	mov	r3, r2
 8009b40:	687a      	ldr	r2, [r7, #4]
 8009b42:	68b9      	ldr	r1, [r7, #8]
 8009b44:	68f8      	ldr	r0, [r7, #12]
 8009b46:	f000 f83f 	bl	8009bc8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009b4c:	4618      	mov	r0, r3
 8009b4e:	3730      	adds	r7, #48	; 0x30
 8009b50:	46bd      	mov	sp, r7
 8009b52:	bd80      	pop	{r7, pc}

08009b54 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b08a      	sub	sp, #40	; 0x28
 8009b58:	af02      	add	r7, sp, #8
 8009b5a:	60f8      	str	r0, [r7, #12]
 8009b5c:	60b9      	str	r1, [r7, #8]
 8009b5e:	4613      	mov	r3, r2
 8009b60:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d10a      	bne.n	8009b7e <xQueueGenericCreate+0x2a>
	__asm volatile
 8009b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b6c:	f383 8811 	msr	BASEPRI, r3
 8009b70:	f3bf 8f6f 	isb	sy
 8009b74:	f3bf 8f4f 	dsb	sy
 8009b78:	613b      	str	r3, [r7, #16]
}
 8009b7a:	bf00      	nop
 8009b7c:	e7fe      	b.n	8009b7c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	68ba      	ldr	r2, [r7, #8]
 8009b82:	fb02 f303 	mul.w	r3, r2, r3
 8009b86:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009b88:	69fb      	ldr	r3, [r7, #28]
 8009b8a:	3350      	adds	r3, #80	; 0x50
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	f003 fb9b 	bl	800d2c8 <pvPortMalloc>
 8009b92:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009b94:	69bb      	ldr	r3, [r7, #24]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d011      	beq.n	8009bbe <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009b9a:	69bb      	ldr	r3, [r7, #24]
 8009b9c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009b9e:	697b      	ldr	r3, [r7, #20]
 8009ba0:	3350      	adds	r3, #80	; 0x50
 8009ba2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009ba4:	69bb      	ldr	r3, [r7, #24]
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009bac:	79fa      	ldrb	r2, [r7, #7]
 8009bae:	69bb      	ldr	r3, [r7, #24]
 8009bb0:	9300      	str	r3, [sp, #0]
 8009bb2:	4613      	mov	r3, r2
 8009bb4:	697a      	ldr	r2, [r7, #20]
 8009bb6:	68b9      	ldr	r1, [r7, #8]
 8009bb8:	68f8      	ldr	r0, [r7, #12]
 8009bba:	f000 f805 	bl	8009bc8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009bbe:	69bb      	ldr	r3, [r7, #24]
	}
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	3720      	adds	r7, #32
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bd80      	pop	{r7, pc}

08009bc8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b084      	sub	sp, #16
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	60f8      	str	r0, [r7, #12]
 8009bd0:	60b9      	str	r1, [r7, #8]
 8009bd2:	607a      	str	r2, [r7, #4]
 8009bd4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009bd6:	68bb      	ldr	r3, [r7, #8]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d103      	bne.n	8009be4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009bdc:	69bb      	ldr	r3, [r7, #24]
 8009bde:	69ba      	ldr	r2, [r7, #24]
 8009be0:	601a      	str	r2, [r3, #0]
 8009be2:	e002      	b.n	8009bea <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009be4:	69bb      	ldr	r3, [r7, #24]
 8009be6:	687a      	ldr	r2, [r7, #4]
 8009be8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009bea:	69bb      	ldr	r3, [r7, #24]
 8009bec:	68fa      	ldr	r2, [r7, #12]
 8009bee:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009bf0:	69bb      	ldr	r3, [r7, #24]
 8009bf2:	68ba      	ldr	r2, [r7, #8]
 8009bf4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009bf6:	2101      	movs	r1, #1
 8009bf8:	69b8      	ldr	r0, [r7, #24]
 8009bfa:	f7ff fecb 	bl	8009994 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009bfe:	69bb      	ldr	r3, [r7, #24]
 8009c00:	78fa      	ldrb	r2, [r7, #3]
 8009c02:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009c06:	bf00      	nop
 8009c08:	3710      	adds	r7, #16
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	bd80      	pop	{r7, pc}
	...

08009c10 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b08e      	sub	sp, #56	; 0x38
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	60f8      	str	r0, [r7, #12]
 8009c18:	60b9      	str	r1, [r7, #8]
 8009c1a:	607a      	str	r2, [r7, #4]
 8009c1c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d10a      	bne.n	8009c42 <xQueueGenericSend+0x32>
	__asm volatile
 8009c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c30:	f383 8811 	msr	BASEPRI, r3
 8009c34:	f3bf 8f6f 	isb	sy
 8009c38:	f3bf 8f4f 	dsb	sy
 8009c3c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009c3e:	bf00      	nop
 8009c40:	e7fe      	b.n	8009c40 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d103      	bne.n	8009c50 <xQueueGenericSend+0x40>
 8009c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d101      	bne.n	8009c54 <xQueueGenericSend+0x44>
 8009c50:	2301      	movs	r3, #1
 8009c52:	e000      	b.n	8009c56 <xQueueGenericSend+0x46>
 8009c54:	2300      	movs	r3, #0
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d10a      	bne.n	8009c70 <xQueueGenericSend+0x60>
	__asm volatile
 8009c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c5e:	f383 8811 	msr	BASEPRI, r3
 8009c62:	f3bf 8f6f 	isb	sy
 8009c66:	f3bf 8f4f 	dsb	sy
 8009c6a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009c6c:	bf00      	nop
 8009c6e:	e7fe      	b.n	8009c6e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	2b02      	cmp	r3, #2
 8009c74:	d103      	bne.n	8009c7e <xQueueGenericSend+0x6e>
 8009c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c7a:	2b01      	cmp	r3, #1
 8009c7c:	d101      	bne.n	8009c82 <xQueueGenericSend+0x72>
 8009c7e:	2301      	movs	r3, #1
 8009c80:	e000      	b.n	8009c84 <xQueueGenericSend+0x74>
 8009c82:	2300      	movs	r3, #0
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d10a      	bne.n	8009c9e <xQueueGenericSend+0x8e>
	__asm volatile
 8009c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c8c:	f383 8811 	msr	BASEPRI, r3
 8009c90:	f3bf 8f6f 	isb	sy
 8009c94:	f3bf 8f4f 	dsb	sy
 8009c98:	623b      	str	r3, [r7, #32]
}
 8009c9a:	bf00      	nop
 8009c9c:	e7fe      	b.n	8009c9c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009c9e:	f002 f8b1 	bl	800be04 <xTaskGetSchedulerState>
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d102      	bne.n	8009cae <xQueueGenericSend+0x9e>
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d101      	bne.n	8009cb2 <xQueueGenericSend+0xa2>
 8009cae:	2301      	movs	r3, #1
 8009cb0:	e000      	b.n	8009cb4 <xQueueGenericSend+0xa4>
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d10a      	bne.n	8009cce <xQueueGenericSend+0xbe>
	__asm volatile
 8009cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cbc:	f383 8811 	msr	BASEPRI, r3
 8009cc0:	f3bf 8f6f 	isb	sy
 8009cc4:	f3bf 8f4f 	dsb	sy
 8009cc8:	61fb      	str	r3, [r7, #28]
}
 8009cca:	bf00      	nop
 8009ccc:	e7fe      	b.n	8009ccc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009cce:	f003 f9d9 	bl	800d084 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009cda:	429a      	cmp	r2, r3
 8009cdc:	d302      	bcc.n	8009ce4 <xQueueGenericSend+0xd4>
 8009cde:	683b      	ldr	r3, [r7, #0]
 8009ce0:	2b02      	cmp	r3, #2
 8009ce2:	d129      	bne.n	8009d38 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009ce4:	683a      	ldr	r2, [r7, #0]
 8009ce6:	68b9      	ldr	r1, [r7, #8]
 8009ce8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009cea:	f000 fbbb 	bl	800a464 <prvCopyDataToQueue>
 8009cee:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d010      	beq.n	8009d1a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cfa:	3324      	adds	r3, #36	; 0x24
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	f001 fddb 	bl	800b8b8 <xTaskRemoveFromEventList>
 8009d02:	4603      	mov	r3, r0
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d013      	beq.n	8009d30 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009d08:	4b3f      	ldr	r3, [pc, #252]	; (8009e08 <xQueueGenericSend+0x1f8>)
 8009d0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d0e:	601a      	str	r2, [r3, #0]
 8009d10:	f3bf 8f4f 	dsb	sy
 8009d14:	f3bf 8f6f 	isb	sy
 8009d18:	e00a      	b.n	8009d30 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d007      	beq.n	8009d30 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009d20:	4b39      	ldr	r3, [pc, #228]	; (8009e08 <xQueueGenericSend+0x1f8>)
 8009d22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d26:	601a      	str	r2, [r3, #0]
 8009d28:	f3bf 8f4f 	dsb	sy
 8009d2c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009d30:	f003 f9d8 	bl	800d0e4 <vPortExitCritical>
				return pdPASS;
 8009d34:	2301      	movs	r3, #1
 8009d36:	e063      	b.n	8009e00 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d103      	bne.n	8009d46 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009d3e:	f003 f9d1 	bl	800d0e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009d42:	2300      	movs	r3, #0
 8009d44:	e05c      	b.n	8009e00 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009d46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d106      	bne.n	8009d5a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009d4c:	f107 0314 	add.w	r3, r7, #20
 8009d50:	4618      	mov	r0, r3
 8009d52:	f001 fe15 	bl	800b980 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009d56:	2301      	movs	r3, #1
 8009d58:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009d5a:	f003 f9c3 	bl	800d0e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009d5e:	f001 faf3 	bl	800b348 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009d62:	f003 f98f 	bl	800d084 <vPortEnterCritical>
 8009d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009d6c:	b25b      	sxtb	r3, r3
 8009d6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009d72:	d103      	bne.n	8009d7c <xQueueGenericSend+0x16c>
 8009d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d76:	2200      	movs	r2, #0
 8009d78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009d82:	b25b      	sxtb	r3, r3
 8009d84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009d88:	d103      	bne.n	8009d92 <xQueueGenericSend+0x182>
 8009d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009d92:	f003 f9a7 	bl	800d0e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009d96:	1d3a      	adds	r2, r7, #4
 8009d98:	f107 0314 	add.w	r3, r7, #20
 8009d9c:	4611      	mov	r1, r2
 8009d9e:	4618      	mov	r0, r3
 8009da0:	f001 fe04 	bl	800b9ac <xTaskCheckForTimeOut>
 8009da4:	4603      	mov	r3, r0
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d124      	bne.n	8009df4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009daa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009dac:	f000 fc52 	bl	800a654 <prvIsQueueFull>
 8009db0:	4603      	mov	r3, r0
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d018      	beq.n	8009de8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009db8:	3310      	adds	r3, #16
 8009dba:	687a      	ldr	r2, [r7, #4]
 8009dbc:	4611      	mov	r1, r2
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	f001 fd2a 	bl	800b818 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009dc4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009dc6:	f000 fbdd 	bl	800a584 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009dca:	f001 facb 	bl	800b364 <xTaskResumeAll>
 8009dce:	4603      	mov	r3, r0
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	f47f af7c 	bne.w	8009cce <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009dd6:	4b0c      	ldr	r3, [pc, #48]	; (8009e08 <xQueueGenericSend+0x1f8>)
 8009dd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ddc:	601a      	str	r2, [r3, #0]
 8009dde:	f3bf 8f4f 	dsb	sy
 8009de2:	f3bf 8f6f 	isb	sy
 8009de6:	e772      	b.n	8009cce <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009de8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009dea:	f000 fbcb 	bl	800a584 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009dee:	f001 fab9 	bl	800b364 <xTaskResumeAll>
 8009df2:	e76c      	b.n	8009cce <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009df4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009df6:	f000 fbc5 	bl	800a584 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009dfa:	f001 fab3 	bl	800b364 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009dfe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009e00:	4618      	mov	r0, r3
 8009e02:	3738      	adds	r7, #56	; 0x38
 8009e04:	46bd      	mov	sp, r7
 8009e06:	bd80      	pop	{r7, pc}
 8009e08:	e000ed04 	.word	0xe000ed04

08009e0c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b090      	sub	sp, #64	; 0x40
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	60f8      	str	r0, [r7, #12]
 8009e14:	60b9      	str	r1, [r7, #8]
 8009e16:	607a      	str	r2, [r7, #4]
 8009e18:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009e1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d10a      	bne.n	8009e3a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009e24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e28:	f383 8811 	msr	BASEPRI, r3
 8009e2c:	f3bf 8f6f 	isb	sy
 8009e30:	f3bf 8f4f 	dsb	sy
 8009e34:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009e36:	bf00      	nop
 8009e38:	e7fe      	b.n	8009e38 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009e3a:	68bb      	ldr	r3, [r7, #8]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d103      	bne.n	8009e48 <xQueueGenericSendFromISR+0x3c>
 8009e40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d101      	bne.n	8009e4c <xQueueGenericSendFromISR+0x40>
 8009e48:	2301      	movs	r3, #1
 8009e4a:	e000      	b.n	8009e4e <xQueueGenericSendFromISR+0x42>
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d10a      	bne.n	8009e68 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009e52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e56:	f383 8811 	msr	BASEPRI, r3
 8009e5a:	f3bf 8f6f 	isb	sy
 8009e5e:	f3bf 8f4f 	dsb	sy
 8009e62:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009e64:	bf00      	nop
 8009e66:	e7fe      	b.n	8009e66 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	2b02      	cmp	r3, #2
 8009e6c:	d103      	bne.n	8009e76 <xQueueGenericSendFromISR+0x6a>
 8009e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e72:	2b01      	cmp	r3, #1
 8009e74:	d101      	bne.n	8009e7a <xQueueGenericSendFromISR+0x6e>
 8009e76:	2301      	movs	r3, #1
 8009e78:	e000      	b.n	8009e7c <xQueueGenericSendFromISR+0x70>
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d10a      	bne.n	8009e96 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e84:	f383 8811 	msr	BASEPRI, r3
 8009e88:	f3bf 8f6f 	isb	sy
 8009e8c:	f3bf 8f4f 	dsb	sy
 8009e90:	623b      	str	r3, [r7, #32]
}
 8009e92:	bf00      	nop
 8009e94:	e7fe      	b.n	8009e94 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009e96:	f003 f9d7 	bl	800d248 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009e9a:	f3ef 8211 	mrs	r2, BASEPRI
 8009e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ea2:	f383 8811 	msr	BASEPRI, r3
 8009ea6:	f3bf 8f6f 	isb	sy
 8009eaa:	f3bf 8f4f 	dsb	sy
 8009eae:	61fa      	str	r2, [r7, #28]
 8009eb0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009eb2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009eb4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eb8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009eba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ebc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ebe:	429a      	cmp	r2, r3
 8009ec0:	d302      	bcc.n	8009ec8 <xQueueGenericSendFromISR+0xbc>
 8009ec2:	683b      	ldr	r3, [r7, #0]
 8009ec4:	2b02      	cmp	r3, #2
 8009ec6:	d12f      	bne.n	8009f28 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009ec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009ece:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009ed8:	683a      	ldr	r2, [r7, #0]
 8009eda:	68b9      	ldr	r1, [r7, #8]
 8009edc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009ede:	f000 fac1 	bl	800a464 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009ee2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009ee6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009eea:	d112      	bne.n	8009f12 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009eec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d016      	beq.n	8009f22 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ef6:	3324      	adds	r3, #36	; 0x24
 8009ef8:	4618      	mov	r0, r3
 8009efa:	f001 fcdd 	bl	800b8b8 <xTaskRemoveFromEventList>
 8009efe:	4603      	mov	r3, r0
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d00e      	beq.n	8009f22 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d00b      	beq.n	8009f22 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	2201      	movs	r2, #1
 8009f0e:	601a      	str	r2, [r3, #0]
 8009f10:	e007      	b.n	8009f22 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009f12:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009f16:	3301      	adds	r3, #1
 8009f18:	b2db      	uxtb	r3, r3
 8009f1a:	b25a      	sxtb	r2, r3
 8009f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009f22:	2301      	movs	r3, #1
 8009f24:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009f26:	e001      	b.n	8009f2c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009f28:	2300      	movs	r3, #0
 8009f2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009f2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f2e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009f30:	697b      	ldr	r3, [r7, #20]
 8009f32:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009f36:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009f38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	3740      	adds	r7, #64	; 0x40
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	bd80      	pop	{r7, pc}

08009f42 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009f42:	b580      	push	{r7, lr}
 8009f44:	b08e      	sub	sp, #56	; 0x38
 8009f46:	af00      	add	r7, sp, #0
 8009f48:	6078      	str	r0, [r7, #4]
 8009f4a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d10a      	bne.n	8009f6c <xQueueGiveFromISR+0x2a>
	__asm volatile
 8009f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f5a:	f383 8811 	msr	BASEPRI, r3
 8009f5e:	f3bf 8f6f 	isb	sy
 8009f62:	f3bf 8f4f 	dsb	sy
 8009f66:	623b      	str	r3, [r7, #32]
}
 8009f68:	bf00      	nop
 8009f6a:	e7fe      	b.n	8009f6a <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d00a      	beq.n	8009f8a <xQueueGiveFromISR+0x48>
	__asm volatile
 8009f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f78:	f383 8811 	msr	BASEPRI, r3
 8009f7c:	f3bf 8f6f 	isb	sy
 8009f80:	f3bf 8f4f 	dsb	sy
 8009f84:	61fb      	str	r3, [r7, #28]
}
 8009f86:	bf00      	nop
 8009f88:	e7fe      	b.n	8009f88 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009f8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d103      	bne.n	8009f9a <xQueueGiveFromISR+0x58>
 8009f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f94:	689b      	ldr	r3, [r3, #8]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d101      	bne.n	8009f9e <xQueueGiveFromISR+0x5c>
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	e000      	b.n	8009fa0 <xQueueGiveFromISR+0x5e>
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d10a      	bne.n	8009fba <xQueueGiveFromISR+0x78>
	__asm volatile
 8009fa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fa8:	f383 8811 	msr	BASEPRI, r3
 8009fac:	f3bf 8f6f 	isb	sy
 8009fb0:	f3bf 8f4f 	dsb	sy
 8009fb4:	61bb      	str	r3, [r7, #24]
}
 8009fb6:	bf00      	nop
 8009fb8:	e7fe      	b.n	8009fb8 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009fba:	f003 f945 	bl	800d248 <vPortValidateInterruptPriority>
	__asm volatile
 8009fbe:	f3ef 8211 	mrs	r2, BASEPRI
 8009fc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fc6:	f383 8811 	msr	BASEPRI, r3
 8009fca:	f3bf 8f6f 	isb	sy
 8009fce:	f3bf 8f4f 	dsb	sy
 8009fd2:	617a      	str	r2, [r7, #20]
 8009fd4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8009fd6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009fd8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fde:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fe2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009fe4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009fe6:	429a      	cmp	r2, r3
 8009fe8:	d22b      	bcs.n	800a042 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009ff0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ff6:	1c5a      	adds	r2, r3, #1
 8009ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ffa:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009ffc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a000:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a004:	d112      	bne.n	800a02c <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d016      	beq.n	800a03c <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a00e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a010:	3324      	adds	r3, #36	; 0x24
 800a012:	4618      	mov	r0, r3
 800a014:	f001 fc50 	bl	800b8b8 <xTaskRemoveFromEventList>
 800a018:	4603      	mov	r3, r0
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d00e      	beq.n	800a03c <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d00b      	beq.n	800a03c <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	2201      	movs	r2, #1
 800a028:	601a      	str	r2, [r3, #0]
 800a02a:	e007      	b.n	800a03c <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a02c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a030:	3301      	adds	r3, #1
 800a032:	b2db      	uxtb	r3, r3
 800a034:	b25a      	sxtb	r2, r3
 800a036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a038:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a03c:	2301      	movs	r3, #1
 800a03e:	637b      	str	r3, [r7, #52]	; 0x34
 800a040:	e001      	b.n	800a046 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a042:	2300      	movs	r3, #0
 800a044:	637b      	str	r3, [r7, #52]	; 0x34
 800a046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a048:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	f383 8811 	msr	BASEPRI, r3
}
 800a050:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a052:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a054:	4618      	mov	r0, r3
 800a056:	3738      	adds	r7, #56	; 0x38
 800a058:	46bd      	mov	sp, r7
 800a05a:	bd80      	pop	{r7, pc}

0800a05c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b08c      	sub	sp, #48	; 0x30
 800a060:	af00      	add	r7, sp, #0
 800a062:	60f8      	str	r0, [r7, #12]
 800a064:	60b9      	str	r1, [r7, #8]
 800a066:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a068:	2300      	movs	r3, #0
 800a06a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a072:	2b00      	cmp	r3, #0
 800a074:	d10a      	bne.n	800a08c <xQueueReceive+0x30>
	__asm volatile
 800a076:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a07a:	f383 8811 	msr	BASEPRI, r3
 800a07e:	f3bf 8f6f 	isb	sy
 800a082:	f3bf 8f4f 	dsb	sy
 800a086:	623b      	str	r3, [r7, #32]
}
 800a088:	bf00      	nop
 800a08a:	e7fe      	b.n	800a08a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a08c:	68bb      	ldr	r3, [r7, #8]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d103      	bne.n	800a09a <xQueueReceive+0x3e>
 800a092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a096:	2b00      	cmp	r3, #0
 800a098:	d101      	bne.n	800a09e <xQueueReceive+0x42>
 800a09a:	2301      	movs	r3, #1
 800a09c:	e000      	b.n	800a0a0 <xQueueReceive+0x44>
 800a09e:	2300      	movs	r3, #0
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d10a      	bne.n	800a0ba <xQueueReceive+0x5e>
	__asm volatile
 800a0a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0a8:	f383 8811 	msr	BASEPRI, r3
 800a0ac:	f3bf 8f6f 	isb	sy
 800a0b0:	f3bf 8f4f 	dsb	sy
 800a0b4:	61fb      	str	r3, [r7, #28]
}
 800a0b6:	bf00      	nop
 800a0b8:	e7fe      	b.n	800a0b8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a0ba:	f001 fea3 	bl	800be04 <xTaskGetSchedulerState>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d102      	bne.n	800a0ca <xQueueReceive+0x6e>
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d101      	bne.n	800a0ce <xQueueReceive+0x72>
 800a0ca:	2301      	movs	r3, #1
 800a0cc:	e000      	b.n	800a0d0 <xQueueReceive+0x74>
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d10a      	bne.n	800a0ea <xQueueReceive+0x8e>
	__asm volatile
 800a0d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0d8:	f383 8811 	msr	BASEPRI, r3
 800a0dc:	f3bf 8f6f 	isb	sy
 800a0e0:	f3bf 8f4f 	dsb	sy
 800a0e4:	61bb      	str	r3, [r7, #24]
}
 800a0e6:	bf00      	nop
 800a0e8:	e7fe      	b.n	800a0e8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a0ea:	f002 ffcb 	bl	800d084 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a0ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0f2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a0f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d01f      	beq.n	800a13a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a0fa:	68b9      	ldr	r1, [r7, #8]
 800a0fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a0fe:	f000 fa1b 	bl	800a538 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a104:	1e5a      	subs	r2, r3, #1
 800a106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a108:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a10a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a10c:	691b      	ldr	r3, [r3, #16]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d00f      	beq.n	800a132 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a114:	3310      	adds	r3, #16
 800a116:	4618      	mov	r0, r3
 800a118:	f001 fbce 	bl	800b8b8 <xTaskRemoveFromEventList>
 800a11c:	4603      	mov	r3, r0
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d007      	beq.n	800a132 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a122:	4b3d      	ldr	r3, [pc, #244]	; (800a218 <xQueueReceive+0x1bc>)
 800a124:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a128:	601a      	str	r2, [r3, #0]
 800a12a:	f3bf 8f4f 	dsb	sy
 800a12e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a132:	f002 ffd7 	bl	800d0e4 <vPortExitCritical>
				return pdPASS;
 800a136:	2301      	movs	r3, #1
 800a138:	e069      	b.n	800a20e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d103      	bne.n	800a148 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a140:	f002 ffd0 	bl	800d0e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a144:	2300      	movs	r3, #0
 800a146:	e062      	b.n	800a20e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d106      	bne.n	800a15c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a14e:	f107 0310 	add.w	r3, r7, #16
 800a152:	4618      	mov	r0, r3
 800a154:	f001 fc14 	bl	800b980 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a158:	2301      	movs	r3, #1
 800a15a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a15c:	f002 ffc2 	bl	800d0e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a160:	f001 f8f2 	bl	800b348 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a164:	f002 ff8e 	bl	800d084 <vPortEnterCritical>
 800a168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a16a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a16e:	b25b      	sxtb	r3, r3
 800a170:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a174:	d103      	bne.n	800a17e <xQueueReceive+0x122>
 800a176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a178:	2200      	movs	r2, #0
 800a17a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a17e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a180:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a184:	b25b      	sxtb	r3, r3
 800a186:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a18a:	d103      	bne.n	800a194 <xQueueReceive+0x138>
 800a18c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a18e:	2200      	movs	r2, #0
 800a190:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a194:	f002 ffa6 	bl	800d0e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a198:	1d3a      	adds	r2, r7, #4
 800a19a:	f107 0310 	add.w	r3, r7, #16
 800a19e:	4611      	mov	r1, r2
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	f001 fc03 	bl	800b9ac <xTaskCheckForTimeOut>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d123      	bne.n	800a1f4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a1ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1ae:	f000 fa3b 	bl	800a628 <prvIsQueueEmpty>
 800a1b2:	4603      	mov	r3, r0
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d017      	beq.n	800a1e8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a1b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ba:	3324      	adds	r3, #36	; 0x24
 800a1bc:	687a      	ldr	r2, [r7, #4]
 800a1be:	4611      	mov	r1, r2
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	f001 fb29 	bl	800b818 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a1c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1c8:	f000 f9dc 	bl	800a584 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a1cc:	f001 f8ca 	bl	800b364 <xTaskResumeAll>
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d189      	bne.n	800a0ea <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a1d6:	4b10      	ldr	r3, [pc, #64]	; (800a218 <xQueueReceive+0x1bc>)
 800a1d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1dc:	601a      	str	r2, [r3, #0]
 800a1de:	f3bf 8f4f 	dsb	sy
 800a1e2:	f3bf 8f6f 	isb	sy
 800a1e6:	e780      	b.n	800a0ea <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a1e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1ea:	f000 f9cb 	bl	800a584 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a1ee:	f001 f8b9 	bl	800b364 <xTaskResumeAll>
 800a1f2:	e77a      	b.n	800a0ea <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a1f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1f6:	f000 f9c5 	bl	800a584 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a1fa:	f001 f8b3 	bl	800b364 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a1fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a200:	f000 fa12 	bl	800a628 <prvIsQueueEmpty>
 800a204:	4603      	mov	r3, r0
 800a206:	2b00      	cmp	r3, #0
 800a208:	f43f af6f 	beq.w	800a0ea <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a20c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a20e:	4618      	mov	r0, r3
 800a210:	3730      	adds	r7, #48	; 0x30
 800a212:	46bd      	mov	sp, r7
 800a214:	bd80      	pop	{r7, pc}
 800a216:	bf00      	nop
 800a218:	e000ed04 	.word	0xe000ed04

0800a21c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b08e      	sub	sp, #56	; 0x38
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
 800a224:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a226:	2300      	movs	r3, #0
 800a228:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a22e:	2300      	movs	r3, #0
 800a230:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a232:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a234:	2b00      	cmp	r3, #0
 800a236:	d10a      	bne.n	800a24e <xQueueSemaphoreTake+0x32>
	__asm volatile
 800a238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a23c:	f383 8811 	msr	BASEPRI, r3
 800a240:	f3bf 8f6f 	isb	sy
 800a244:	f3bf 8f4f 	dsb	sy
 800a248:	623b      	str	r3, [r7, #32]
}
 800a24a:	bf00      	nop
 800a24c:	e7fe      	b.n	800a24c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a24e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a252:	2b00      	cmp	r3, #0
 800a254:	d00a      	beq.n	800a26c <xQueueSemaphoreTake+0x50>
	__asm volatile
 800a256:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a25a:	f383 8811 	msr	BASEPRI, r3
 800a25e:	f3bf 8f6f 	isb	sy
 800a262:	f3bf 8f4f 	dsb	sy
 800a266:	61fb      	str	r3, [r7, #28]
}
 800a268:	bf00      	nop
 800a26a:	e7fe      	b.n	800a26a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a26c:	f001 fdca 	bl	800be04 <xTaskGetSchedulerState>
 800a270:	4603      	mov	r3, r0
 800a272:	2b00      	cmp	r3, #0
 800a274:	d102      	bne.n	800a27c <xQueueSemaphoreTake+0x60>
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d101      	bne.n	800a280 <xQueueSemaphoreTake+0x64>
 800a27c:	2301      	movs	r3, #1
 800a27e:	e000      	b.n	800a282 <xQueueSemaphoreTake+0x66>
 800a280:	2300      	movs	r3, #0
 800a282:	2b00      	cmp	r3, #0
 800a284:	d10a      	bne.n	800a29c <xQueueSemaphoreTake+0x80>
	__asm volatile
 800a286:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a28a:	f383 8811 	msr	BASEPRI, r3
 800a28e:	f3bf 8f6f 	isb	sy
 800a292:	f3bf 8f4f 	dsb	sy
 800a296:	61bb      	str	r3, [r7, #24]
}
 800a298:	bf00      	nop
 800a29a:	e7fe      	b.n	800a29a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a29c:	f002 fef2 	bl	800d084 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a2a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2a4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a2a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d024      	beq.n	800a2f6 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a2ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2ae:	1e5a      	subs	r2, r3, #1
 800a2b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2b2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a2b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d104      	bne.n	800a2c6 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a2bc:	f001 ffd4 	bl	800c268 <pvTaskIncrementMutexHeldCount>
 800a2c0:	4602      	mov	r2, r0
 800a2c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2c4:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a2c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2c8:	691b      	ldr	r3, [r3, #16]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d00f      	beq.n	800a2ee <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a2ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2d0:	3310      	adds	r3, #16
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	f001 faf0 	bl	800b8b8 <xTaskRemoveFromEventList>
 800a2d8:	4603      	mov	r3, r0
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d007      	beq.n	800a2ee <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a2de:	4b54      	ldr	r3, [pc, #336]	; (800a430 <xQueueSemaphoreTake+0x214>)
 800a2e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a2e4:	601a      	str	r2, [r3, #0]
 800a2e6:	f3bf 8f4f 	dsb	sy
 800a2ea:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a2ee:	f002 fef9 	bl	800d0e4 <vPortExitCritical>
				return pdPASS;
 800a2f2:	2301      	movs	r3, #1
 800a2f4:	e097      	b.n	800a426 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a2f6:	683b      	ldr	r3, [r7, #0]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d111      	bne.n	800a320 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a2fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d00a      	beq.n	800a318 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800a302:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a306:	f383 8811 	msr	BASEPRI, r3
 800a30a:	f3bf 8f6f 	isb	sy
 800a30e:	f3bf 8f4f 	dsb	sy
 800a312:	617b      	str	r3, [r7, #20]
}
 800a314:	bf00      	nop
 800a316:	e7fe      	b.n	800a316 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a318:	f002 fee4 	bl	800d0e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a31c:	2300      	movs	r3, #0
 800a31e:	e082      	b.n	800a426 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a320:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a322:	2b00      	cmp	r3, #0
 800a324:	d106      	bne.n	800a334 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a326:	f107 030c 	add.w	r3, r7, #12
 800a32a:	4618      	mov	r0, r3
 800a32c:	f001 fb28 	bl	800b980 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a330:	2301      	movs	r3, #1
 800a332:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a334:	f002 fed6 	bl	800d0e4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a338:	f001 f806 	bl	800b348 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a33c:	f002 fea2 	bl	800d084 <vPortEnterCritical>
 800a340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a342:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a346:	b25b      	sxtb	r3, r3
 800a348:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a34c:	d103      	bne.n	800a356 <xQueueSemaphoreTake+0x13a>
 800a34e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a350:	2200      	movs	r2, #0
 800a352:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a358:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a35c:	b25b      	sxtb	r3, r3
 800a35e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a362:	d103      	bne.n	800a36c <xQueueSemaphoreTake+0x150>
 800a364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a366:	2200      	movs	r2, #0
 800a368:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a36c:	f002 feba 	bl	800d0e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a370:	463a      	mov	r2, r7
 800a372:	f107 030c 	add.w	r3, r7, #12
 800a376:	4611      	mov	r1, r2
 800a378:	4618      	mov	r0, r3
 800a37a:	f001 fb17 	bl	800b9ac <xTaskCheckForTimeOut>
 800a37e:	4603      	mov	r3, r0
 800a380:	2b00      	cmp	r3, #0
 800a382:	d132      	bne.n	800a3ea <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a384:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a386:	f000 f94f 	bl	800a628 <prvIsQueueEmpty>
 800a38a:	4603      	mov	r3, r0
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d026      	beq.n	800a3de <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d109      	bne.n	800a3ac <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800a398:	f002 fe74 	bl	800d084 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a39c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a39e:	689b      	ldr	r3, [r3, #8]
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	f001 fd4d 	bl	800be40 <xTaskPriorityInherit>
 800a3a6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800a3a8:	f002 fe9c 	bl	800d0e4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a3ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3ae:	3324      	adds	r3, #36	; 0x24
 800a3b0:	683a      	ldr	r2, [r7, #0]
 800a3b2:	4611      	mov	r1, r2
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	f001 fa2f 	bl	800b818 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a3ba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a3bc:	f000 f8e2 	bl	800a584 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a3c0:	f000 ffd0 	bl	800b364 <xTaskResumeAll>
 800a3c4:	4603      	mov	r3, r0
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	f47f af68 	bne.w	800a29c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800a3cc:	4b18      	ldr	r3, [pc, #96]	; (800a430 <xQueueSemaphoreTake+0x214>)
 800a3ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a3d2:	601a      	str	r2, [r3, #0]
 800a3d4:	f3bf 8f4f 	dsb	sy
 800a3d8:	f3bf 8f6f 	isb	sy
 800a3dc:	e75e      	b.n	800a29c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a3de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a3e0:	f000 f8d0 	bl	800a584 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a3e4:	f000 ffbe 	bl	800b364 <xTaskResumeAll>
 800a3e8:	e758      	b.n	800a29c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a3ea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a3ec:	f000 f8ca 	bl	800a584 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a3f0:	f000 ffb8 	bl	800b364 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a3f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a3f6:	f000 f917 	bl	800a628 <prvIsQueueEmpty>
 800a3fa:	4603      	mov	r3, r0
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	f43f af4d 	beq.w	800a29c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a404:	2b00      	cmp	r3, #0
 800a406:	d00d      	beq.n	800a424 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800a408:	f002 fe3c 	bl	800d084 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a40c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a40e:	f000 f811 	bl	800a434 <prvGetDisinheritPriorityAfterTimeout>
 800a412:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a416:	689b      	ldr	r3, [r3, #8]
 800a418:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a41a:	4618      	mov	r0, r3
 800a41c:	f001 fde6 	bl	800bfec <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a420:	f002 fe60 	bl	800d0e4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a424:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a426:	4618      	mov	r0, r3
 800a428:	3738      	adds	r7, #56	; 0x38
 800a42a:	46bd      	mov	sp, r7
 800a42c:	bd80      	pop	{r7, pc}
 800a42e:	bf00      	nop
 800a430:	e000ed04 	.word	0xe000ed04

0800a434 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a434:	b480      	push	{r7}
 800a436:	b085      	sub	sp, #20
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a440:	2b00      	cmp	r3, #0
 800a442:	d006      	beq.n	800a452 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800a44e:	60fb      	str	r3, [r7, #12]
 800a450:	e001      	b.n	800a456 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a452:	2300      	movs	r3, #0
 800a454:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a456:	68fb      	ldr	r3, [r7, #12]
	}
 800a458:	4618      	mov	r0, r3
 800a45a:	3714      	adds	r7, #20
 800a45c:	46bd      	mov	sp, r7
 800a45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a462:	4770      	bx	lr

0800a464 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b086      	sub	sp, #24
 800a468:	af00      	add	r7, sp, #0
 800a46a:	60f8      	str	r0, [r7, #12]
 800a46c:	60b9      	str	r1, [r7, #8]
 800a46e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a470:	2300      	movs	r3, #0
 800a472:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a478:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d10d      	bne.n	800a49e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d14d      	bne.n	800a526 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	689b      	ldr	r3, [r3, #8]
 800a48e:	4618      	mov	r0, r3
 800a490:	f001 fd3e 	bl	800bf10 <xTaskPriorityDisinherit>
 800a494:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	2200      	movs	r2, #0
 800a49a:	609a      	str	r2, [r3, #8]
 800a49c:	e043      	b.n	800a526 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d119      	bne.n	800a4d8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	6858      	ldr	r0, [r3, #4]
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4ac:	461a      	mov	r2, r3
 800a4ae:	68b9      	ldr	r1, [r7, #8]
 800a4b0:	f004 ff70 	bl	800f394 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	685a      	ldr	r2, [r3, #4]
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4bc:	441a      	add	r2, r3
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	685a      	ldr	r2, [r3, #4]
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	689b      	ldr	r3, [r3, #8]
 800a4ca:	429a      	cmp	r2, r3
 800a4cc:	d32b      	bcc.n	800a526 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	681a      	ldr	r2, [r3, #0]
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	605a      	str	r2, [r3, #4]
 800a4d6:	e026      	b.n	800a526 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	68d8      	ldr	r0, [r3, #12]
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4e0:	461a      	mov	r2, r3
 800a4e2:	68b9      	ldr	r1, [r7, #8]
 800a4e4:	f004 ff56 	bl	800f394 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	68da      	ldr	r2, [r3, #12]
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4f0:	425b      	negs	r3, r3
 800a4f2:	441a      	add	r2, r3
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	68da      	ldr	r2, [r3, #12]
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	429a      	cmp	r2, r3
 800a502:	d207      	bcs.n	800a514 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	689a      	ldr	r2, [r3, #8]
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a50c:	425b      	negs	r3, r3
 800a50e:	441a      	add	r2, r3
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2b02      	cmp	r3, #2
 800a518:	d105      	bne.n	800a526 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a51a:	693b      	ldr	r3, [r7, #16]
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d002      	beq.n	800a526 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a520:	693b      	ldr	r3, [r7, #16]
 800a522:	3b01      	subs	r3, #1
 800a524:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a526:	693b      	ldr	r3, [r7, #16]
 800a528:	1c5a      	adds	r2, r3, #1
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a52e:	697b      	ldr	r3, [r7, #20]
}
 800a530:	4618      	mov	r0, r3
 800a532:	3718      	adds	r7, #24
 800a534:	46bd      	mov	sp, r7
 800a536:	bd80      	pop	{r7, pc}

0800a538 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b082      	sub	sp, #8
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
 800a540:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a546:	2b00      	cmp	r3, #0
 800a548:	d018      	beq.n	800a57c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	68da      	ldr	r2, [r3, #12]
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a552:	441a      	add	r2, r3
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	68da      	ldr	r2, [r3, #12]
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	689b      	ldr	r3, [r3, #8]
 800a560:	429a      	cmp	r2, r3
 800a562:	d303      	bcc.n	800a56c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681a      	ldr	r2, [r3, #0]
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	68d9      	ldr	r1, [r3, #12]
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a574:	461a      	mov	r2, r3
 800a576:	6838      	ldr	r0, [r7, #0]
 800a578:	f004 ff0c 	bl	800f394 <memcpy>
	}
}
 800a57c:	bf00      	nop
 800a57e:	3708      	adds	r7, #8
 800a580:	46bd      	mov	sp, r7
 800a582:	bd80      	pop	{r7, pc}

0800a584 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b084      	sub	sp, #16
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a58c:	f002 fd7a 	bl	800d084 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a596:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a598:	e011      	b.n	800a5be <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d012      	beq.n	800a5c8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	3324      	adds	r3, #36	; 0x24
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	f001 f986 	bl	800b8b8 <xTaskRemoveFromEventList>
 800a5ac:	4603      	mov	r3, r0
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d001      	beq.n	800a5b6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a5b2:	f001 fa5d 	bl	800ba70 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a5b6:	7bfb      	ldrb	r3, [r7, #15]
 800a5b8:	3b01      	subs	r3, #1
 800a5ba:	b2db      	uxtb	r3, r3
 800a5bc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a5be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	dce9      	bgt.n	800a59a <prvUnlockQueue+0x16>
 800a5c6:	e000      	b.n	800a5ca <prvUnlockQueue+0x46>
					break;
 800a5c8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	22ff      	movs	r2, #255	; 0xff
 800a5ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a5d2:	f002 fd87 	bl	800d0e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a5d6:	f002 fd55 	bl	800d084 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a5e0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a5e2:	e011      	b.n	800a608 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	691b      	ldr	r3, [r3, #16]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d012      	beq.n	800a612 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	3310      	adds	r3, #16
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	f001 f961 	bl	800b8b8 <xTaskRemoveFromEventList>
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d001      	beq.n	800a600 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a5fc:	f001 fa38 	bl	800ba70 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a600:	7bbb      	ldrb	r3, [r7, #14]
 800a602:	3b01      	subs	r3, #1
 800a604:	b2db      	uxtb	r3, r3
 800a606:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a608:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	dce9      	bgt.n	800a5e4 <prvUnlockQueue+0x60>
 800a610:	e000      	b.n	800a614 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a612:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	22ff      	movs	r2, #255	; 0xff
 800a618:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a61c:	f002 fd62 	bl	800d0e4 <vPortExitCritical>
}
 800a620:	bf00      	nop
 800a622:	3710      	adds	r7, #16
 800a624:	46bd      	mov	sp, r7
 800a626:	bd80      	pop	{r7, pc}

0800a628 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b084      	sub	sp, #16
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a630:	f002 fd28 	bl	800d084 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d102      	bne.n	800a642 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a63c:	2301      	movs	r3, #1
 800a63e:	60fb      	str	r3, [r7, #12]
 800a640:	e001      	b.n	800a646 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a642:	2300      	movs	r3, #0
 800a644:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a646:	f002 fd4d 	bl	800d0e4 <vPortExitCritical>

	return xReturn;
 800a64a:	68fb      	ldr	r3, [r7, #12]
}
 800a64c:	4618      	mov	r0, r3
 800a64e:	3710      	adds	r7, #16
 800a650:	46bd      	mov	sp, r7
 800a652:	bd80      	pop	{r7, pc}

0800a654 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a654:	b580      	push	{r7, lr}
 800a656:	b084      	sub	sp, #16
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a65c:	f002 fd12 	bl	800d084 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a668:	429a      	cmp	r2, r3
 800a66a:	d102      	bne.n	800a672 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a66c:	2301      	movs	r3, #1
 800a66e:	60fb      	str	r3, [r7, #12]
 800a670:	e001      	b.n	800a676 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a672:	2300      	movs	r3, #0
 800a674:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a676:	f002 fd35 	bl	800d0e4 <vPortExitCritical>

	return xReturn;
 800a67a:	68fb      	ldr	r3, [r7, #12]
}
 800a67c:	4618      	mov	r0, r3
 800a67e:	3710      	adds	r7, #16
 800a680:	46bd      	mov	sp, r7
 800a682:	bd80      	pop	{r7, pc}

0800a684 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a684:	b480      	push	{r7}
 800a686:	b085      	sub	sp, #20
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
 800a68c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a68e:	2300      	movs	r3, #0
 800a690:	60fb      	str	r3, [r7, #12]
 800a692:	e014      	b.n	800a6be <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a694:	4a0f      	ldr	r2, [pc, #60]	; (800a6d4 <vQueueAddToRegistry+0x50>)
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d10b      	bne.n	800a6b8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a6a0:	490c      	ldr	r1, [pc, #48]	; (800a6d4 <vQueueAddToRegistry+0x50>)
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	683a      	ldr	r2, [r7, #0]
 800a6a6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a6aa:	4a0a      	ldr	r2, [pc, #40]	; (800a6d4 <vQueueAddToRegistry+0x50>)
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	00db      	lsls	r3, r3, #3
 800a6b0:	4413      	add	r3, r2
 800a6b2:	687a      	ldr	r2, [r7, #4]
 800a6b4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a6b6:	e006      	b.n	800a6c6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	3301      	adds	r3, #1
 800a6bc:	60fb      	str	r3, [r7, #12]
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	2b07      	cmp	r3, #7
 800a6c2:	d9e7      	bls.n	800a694 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a6c4:	bf00      	nop
 800a6c6:	bf00      	nop
 800a6c8:	3714      	adds	r7, #20
 800a6ca:	46bd      	mov	sp, r7
 800a6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d0:	4770      	bx	lr
 800a6d2:	bf00      	nop
 800a6d4:	20001888 	.word	0x20001888

0800a6d8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a6d8:	b580      	push	{r7, lr}
 800a6da:	b086      	sub	sp, #24
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	60f8      	str	r0, [r7, #12]
 800a6e0:	60b9      	str	r1, [r7, #8]
 800a6e2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a6e8:	f002 fccc 	bl	800d084 <vPortEnterCritical>
 800a6ec:	697b      	ldr	r3, [r7, #20]
 800a6ee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a6f2:	b25b      	sxtb	r3, r3
 800a6f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a6f8:	d103      	bne.n	800a702 <vQueueWaitForMessageRestricted+0x2a>
 800a6fa:	697b      	ldr	r3, [r7, #20]
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a702:	697b      	ldr	r3, [r7, #20]
 800a704:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a708:	b25b      	sxtb	r3, r3
 800a70a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a70e:	d103      	bne.n	800a718 <vQueueWaitForMessageRestricted+0x40>
 800a710:	697b      	ldr	r3, [r7, #20]
 800a712:	2200      	movs	r2, #0
 800a714:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a718:	f002 fce4 	bl	800d0e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a71c:	697b      	ldr	r3, [r7, #20]
 800a71e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a720:	2b00      	cmp	r3, #0
 800a722:	d106      	bne.n	800a732 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a724:	697b      	ldr	r3, [r7, #20]
 800a726:	3324      	adds	r3, #36	; 0x24
 800a728:	687a      	ldr	r2, [r7, #4]
 800a72a:	68b9      	ldr	r1, [r7, #8]
 800a72c:	4618      	mov	r0, r3
 800a72e:	f001 f897 	bl	800b860 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a732:	6978      	ldr	r0, [r7, #20]
 800a734:	f7ff ff26 	bl	800a584 <prvUnlockQueue>
	}
 800a738:	bf00      	nop
 800a73a:	3718      	adds	r7, #24
 800a73c:	46bd      	mov	sp, r7
 800a73e:	bd80      	pop	{r7, pc}

0800a740 <xStreamBufferGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes, size_t xTriggerLevelBytes, BaseType_t xIsMessageBuffer )
	{
 800a740:	b580      	push	{r7, lr}
 800a742:	b08c      	sub	sp, #48	; 0x30
 800a744:	af02      	add	r7, sp, #8
 800a746:	60f8      	str	r0, [r7, #12]
 800a748:	60b9      	str	r1, [r7, #8]
 800a74a:	607a      	str	r2, [r7, #4]

		/* In case the stream buffer is going to be used as a message buffer
		(that is, it will hold discrete messages with a little meta data that
		says how big the next message is) check the buffer will be large enough
		to hold at least one message. */
		if( xIsMessageBuffer == pdTRUE )
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2b01      	cmp	r3, #1
 800a750:	d110      	bne.n	800a774 <xStreamBufferGenericCreate+0x34>
		{
			/* Is a message buffer but not statically allocated. */
			ucFlags = sbFLAGS_IS_MESSAGE_BUFFER;
 800a752:	2301      	movs	r3, #1
 800a754:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	2b04      	cmp	r3, #4
 800a75c:	d81b      	bhi.n	800a796 <xStreamBufferGenericCreate+0x56>
	__asm volatile
 800a75e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a762:	f383 8811 	msr	BASEPRI, r3
 800a766:	f3bf 8f6f 	isb	sy
 800a76a:	f3bf 8f4f 	dsb	sy
 800a76e:	61fb      	str	r3, [r7, #28]
}
 800a770:	bf00      	nop
 800a772:	e7fe      	b.n	800a772 <xStreamBufferGenericCreate+0x32>
		}
		else
		{
			/* Not a message buffer and not statically allocated. */
			ucFlags = 0;
 800a774:	2300      	movs	r3, #0
 800a776:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			configASSERT( xBufferSizeBytes > 0 );
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d10a      	bne.n	800a796 <xStreamBufferGenericCreate+0x56>
	__asm volatile
 800a780:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a784:	f383 8811 	msr	BASEPRI, r3
 800a788:	f3bf 8f6f 	isb	sy
 800a78c:	f3bf 8f4f 	dsb	sy
 800a790:	61bb      	str	r3, [r7, #24]
}
 800a792:	bf00      	nop
 800a794:	e7fe      	b.n	800a794 <xStreamBufferGenericCreate+0x54>
		}
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 800a796:	68ba      	ldr	r2, [r7, #8]
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	429a      	cmp	r2, r3
 800a79c:	d90a      	bls.n	800a7b4 <xStreamBufferGenericCreate+0x74>
	__asm volatile
 800a79e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7a2:	f383 8811 	msr	BASEPRI, r3
 800a7a6:	f3bf 8f6f 	isb	sy
 800a7aa:	f3bf 8f4f 	dsb	sy
 800a7ae:	617b      	str	r3, [r7, #20]
}
 800a7b0:	bf00      	nop
 800a7b2:	e7fe      	b.n	800a7b2 <xStreamBufferGenericCreate+0x72>

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
 800a7b4:	68bb      	ldr	r3, [r7, #8]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d101      	bne.n	800a7be <xStreamBufferGenericCreate+0x7e>
		{
			xTriggerLevelBytes = ( size_t ) 1;
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	60bb      	str	r3, [r7, #8]
		and the buffer follows immediately after.  The requested size is
		incremented so the free space is returned as the user would expect -
		this is a quirk of the implementation that means otherwise the free
		space would be reported as one byte smaller than would be logically
		expected. */
		xBufferSizeBytes++;
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	3301      	adds	r3, #1
 800a7c2:	60fb      	str	r3, [r7, #12]
		pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	3324      	adds	r3, #36	; 0x24
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	f002 fd7d 	bl	800d2c8 <pvPortMalloc>
 800a7ce:	6238      	str	r0, [r7, #32]

		if( pucAllocatedMemory != NULL )
 800a7d0:	6a3b      	ldr	r3, [r7, #32]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d00a      	beq.n	800a7ec <xStreamBufferGenericCreate+0xac>
		{
			prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory, /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
 800a7d6:	6a3b      	ldr	r3, [r7, #32]
 800a7d8:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800a7dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a7e0:	9300      	str	r3, [sp, #0]
 800a7e2:	68bb      	ldr	r3, [r7, #8]
 800a7e4:	68fa      	ldr	r2, [r7, #12]
 800a7e6:	6a38      	ldr	r0, [r7, #32]
 800a7e8:	f000 fab9 	bl	800ad5e <prvInitialiseNewStreamBuffer>
		else
		{
			traceSTREAM_BUFFER_CREATE_FAILED( xIsMessageBuffer );
		}

		return ( StreamBufferHandle_t ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
 800a7ec:	6a3b      	ldr	r3, [r7, #32]
	}
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	3728      	adds	r7, #40	; 0x28
 800a7f2:	46bd      	mov	sp, r7
 800a7f4:	bd80      	pop	{r7, pc}

0800a7f6 <xStreamBufferSpacesAvailable>:
	return xReturn;
}
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
 800a7f6:	b480      	push	{r7}
 800a7f8:	b087      	sub	sp, #28
 800a7fa:	af00      	add	r7, sp, #0
 800a7fc:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	613b      	str	r3, [r7, #16]
size_t xSpace;

	configASSERT( pxStreamBuffer );
 800a802:	693b      	ldr	r3, [r7, #16]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d10a      	bne.n	800a81e <xStreamBufferSpacesAvailable+0x28>
	__asm volatile
 800a808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a80c:	f383 8811 	msr	BASEPRI, r3
 800a810:	f3bf 8f6f 	isb	sy
 800a814:	f3bf 8f4f 	dsb	sy
 800a818:	60fb      	str	r3, [r7, #12]
}
 800a81a:	bf00      	nop
 800a81c:	e7fe      	b.n	800a81c <xStreamBufferSpacesAvailable+0x26>

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
 800a81e:	693b      	ldr	r3, [r7, #16]
 800a820:	689a      	ldr	r2, [r3, #8]
 800a822:	693b      	ldr	r3, [r7, #16]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	4413      	add	r3, r2
 800a828:	617b      	str	r3, [r7, #20]
	xSpace -= pxStreamBuffer->xHead;
 800a82a:	693b      	ldr	r3, [r7, #16]
 800a82c:	685b      	ldr	r3, [r3, #4]
 800a82e:	697a      	ldr	r2, [r7, #20]
 800a830:	1ad3      	subs	r3, r2, r3
 800a832:	617b      	str	r3, [r7, #20]
	xSpace -= ( size_t ) 1;
 800a834:	697b      	ldr	r3, [r7, #20]
 800a836:	3b01      	subs	r3, #1
 800a838:	617b      	str	r3, [r7, #20]

	if( xSpace >= pxStreamBuffer->xLength )
 800a83a:	693b      	ldr	r3, [r7, #16]
 800a83c:	689b      	ldr	r3, [r3, #8]
 800a83e:	697a      	ldr	r2, [r7, #20]
 800a840:	429a      	cmp	r2, r3
 800a842:	d304      	bcc.n	800a84e <xStreamBufferSpacesAvailable+0x58>
	{
		xSpace -= pxStreamBuffer->xLength;
 800a844:	693b      	ldr	r3, [r7, #16]
 800a846:	689b      	ldr	r3, [r3, #8]
 800a848:	697a      	ldr	r2, [r7, #20]
 800a84a:	1ad3      	subs	r3, r2, r3
 800a84c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
 800a84e:	697b      	ldr	r3, [r7, #20]
}
 800a850:	4618      	mov	r0, r3
 800a852:	371c      	adds	r7, #28
 800a854:	46bd      	mov	sp, r7
 800a856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85a:	4770      	bx	lr

0800a85c <xStreamBufferSendFromISR>:

size_t xStreamBufferSendFromISR( StreamBufferHandle_t xStreamBuffer,
								 const void *pvTxData,
								 size_t xDataLengthBytes,
								 BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b090      	sub	sp, #64	; 0x40
 800a860:	af02      	add	r7, sp, #8
 800a862:	60f8      	str	r0, [r7, #12]
 800a864:	60b9      	str	r1, [r7, #8]
 800a866:	607a      	str	r2, [r7, #4]
 800a868:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	633b      	str	r3, [r7, #48]	; 0x30
size_t xReturn, xSpace;
size_t xRequiredSpace = xDataLengthBytes;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	637b      	str	r3, [r7, #52]	; 0x34

	configASSERT( pvTxData );
 800a872:	68bb      	ldr	r3, [r7, #8]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d10a      	bne.n	800a88e <xStreamBufferSendFromISR+0x32>
	__asm volatile
 800a878:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a87c:	f383 8811 	msr	BASEPRI, r3
 800a880:	f3bf 8f6f 	isb	sy
 800a884:	f3bf 8f4f 	dsb	sy
 800a888:	623b      	str	r3, [r7, #32]
}
 800a88a:	bf00      	nop
 800a88c:	e7fe      	b.n	800a88c <xStreamBufferSendFromISR+0x30>
	configASSERT( pxStreamBuffer );
 800a88e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a890:	2b00      	cmp	r3, #0
 800a892:	d10a      	bne.n	800a8aa <xStreamBufferSendFromISR+0x4e>
	__asm volatile
 800a894:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a898:	f383 8811 	msr	BASEPRI, r3
 800a89c:	f3bf 8f6f 	isb	sy
 800a8a0:	f3bf 8f4f 	dsb	sy
 800a8a4:	61fb      	str	r3, [r7, #28]
}
 800a8a6:	bf00      	nop
 800a8a8:	e7fe      	b.n	800a8a8 <xStreamBufferSendFromISR+0x4c>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800a8aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8ac:	7f1b      	ldrb	r3, [r3, #28]
 800a8ae:	f003 0301 	and.w	r3, r3, #1
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d002      	beq.n	800a8bc <xStreamBufferSendFromISR+0x60>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800a8b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a8b8:	3304      	adds	r3, #4
 800a8ba:	637b      	str	r3, [r7, #52]	; 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 800a8bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a8be:	f7ff ff9a 	bl	800a7f6 <xStreamBufferSpacesAvailable>
 800a8c2:	62f8      	str	r0, [r7, #44]	; 0x2c
	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 800a8c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a8c6:	9300      	str	r3, [sp, #0]
 800a8c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8ca:	687a      	ldr	r2, [r7, #4]
 800a8cc:	68b9      	ldr	r1, [r7, #8]
 800a8ce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a8d0:	f000 f835 	bl	800a93e <prvWriteMessageToBuffer>
 800a8d4:	62b8      	str	r0, [r7, #40]	; 0x28

	if( xReturn > ( size_t ) 0 )
 800a8d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d02b      	beq.n	800a934 <xStreamBufferSendFromISR+0xd8>
	{
		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 800a8dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a8de:	f000 fa1e 	bl	800ad1e <prvBytesInBuffer>
 800a8e2:	4602      	mov	r2, r0
 800a8e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8e6:	68db      	ldr	r3, [r3, #12]
 800a8e8:	429a      	cmp	r2, r3
 800a8ea:	d323      	bcc.n	800a934 <xStreamBufferSendFromISR+0xd8>
	__asm volatile
 800a8ec:	f3ef 8211 	mrs	r2, BASEPRI
 800a8f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8f4:	f383 8811 	msr	BASEPRI, r3
 800a8f8:	f3bf 8f6f 	isb	sy
 800a8fc:	f3bf 8f4f 	dsb	sy
 800a900:	61ba      	str	r2, [r7, #24]
 800a902:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a904:	69bb      	ldr	r3, [r7, #24]
		{
			sbSEND_COMPLETE_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
 800a906:	627b      	str	r3, [r7, #36]	; 0x24
 800a908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a90a:	691b      	ldr	r3, [r3, #16]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d00b      	beq.n	800a928 <xStreamBufferSendFromISR+0xcc>
 800a910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a912:	6918      	ldr	r0, [r3, #16]
 800a914:	683b      	ldr	r3, [r7, #0]
 800a916:	9300      	str	r3, [sp, #0]
 800a918:	2300      	movs	r3, #0
 800a91a:	2200      	movs	r2, #0
 800a91c:	2100      	movs	r1, #0
 800a91e:	f001 fdd5 	bl	800c4cc <xTaskGenericNotifyFromISR>
 800a922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a924:	2200      	movs	r2, #0
 800a926:	611a      	str	r2, [r3, #16]
 800a928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a92a:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a92c:	693b      	ldr	r3, [r7, #16]
 800a92e:	f383 8811 	msr	BASEPRI, r3
}
 800a932:	bf00      	nop
		mtCOVERAGE_TEST_MARKER();
	}

	traceSTREAM_BUFFER_SEND_FROM_ISR( xStreamBuffer, xReturn );

	return xReturn;
 800a934:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800a936:	4618      	mov	r0, r3
 800a938:	3738      	adds	r7, #56	; 0x38
 800a93a:	46bd      	mov	sp, r7
 800a93c:	bd80      	pop	{r7, pc}

0800a93e <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
 800a93e:	b580      	push	{r7, lr}
 800a940:	b086      	sub	sp, #24
 800a942:	af00      	add	r7, sp, #0
 800a944:	60f8      	str	r0, [r7, #12]
 800a946:	60b9      	str	r1, [r7, #8]
 800a948:	607a      	str	r2, [r7, #4]
 800a94a:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d102      	bne.n	800a958 <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
 800a952:	2300      	movs	r3, #0
 800a954:	617b      	str	r3, [r7, #20]
 800a956:	e01d      	b.n	800a994 <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	7f1b      	ldrb	r3, [r3, #28]
 800a95c:	f003 0301 	and.w	r3, r3, #1
 800a960:	2b00      	cmp	r3, #0
 800a962:	d108      	bne.n	800a976 <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
 800a964:	2301      	movs	r3, #1
 800a966:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace );
 800a968:	687a      	ldr	r2, [r7, #4]
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	4293      	cmp	r3, r2
 800a96e:	bf28      	it	cs
 800a970:	4613      	movcs	r3, r2
 800a972:	607b      	str	r3, [r7, #4]
 800a974:	e00e      	b.n	800a994 <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
 800a976:	683a      	ldr	r2, [r7, #0]
 800a978:	6a3b      	ldr	r3, [r7, #32]
 800a97a:	429a      	cmp	r2, r3
 800a97c:	d308      	bcc.n	800a990 <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
 800a97e:	2301      	movs	r3, #1
 800a980:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
 800a982:	1d3b      	adds	r3, r7, #4
 800a984:	2204      	movs	r2, #4
 800a986:	4619      	mov	r1, r3
 800a988:	68f8      	ldr	r0, [r7, #12]
 800a98a:	f000 f8dc 	bl	800ab46 <prvWriteBytesToBuffer>
 800a98e:	e001      	b.n	800a994 <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
 800a990:	2300      	movs	r3, #0
 800a992:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
 800a994:	697b      	ldr	r3, [r7, #20]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d007      	beq.n	800a9aa <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	461a      	mov	r2, r3
 800a99e:	68b9      	ldr	r1, [r7, #8]
 800a9a0:	68f8      	ldr	r0, [r7, #12]
 800a9a2:	f000 f8d0 	bl	800ab46 <prvWriteBytesToBuffer>
 800a9a6:	6138      	str	r0, [r7, #16]
 800a9a8:	e001      	b.n	800a9ae <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
 800a9ae:	693b      	ldr	r3, [r7, #16]
}
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	3718      	adds	r7, #24
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	bd80      	pop	{r7, pc}

0800a9b8 <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
 800a9b8:	b580      	push	{r7, lr}
 800a9ba:	b08e      	sub	sp, #56	; 0x38
 800a9bc:	af02      	add	r7, sp, #8
 800a9be:	60f8      	str	r0, [r7, #12]
 800a9c0:	60b9      	str	r1, [r7, #8]
 800a9c2:	607a      	str	r2, [r7, #4]
 800a9c4:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	623b      	str	r3, [r7, #32]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	62fb      	str	r3, [r7, #44]	; 0x2c

	configASSERT( pvRxData );
 800a9ce:	68bb      	ldr	r3, [r7, #8]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d10a      	bne.n	800a9ea <xStreamBufferReceive+0x32>
	__asm volatile
 800a9d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9d8:	f383 8811 	msr	BASEPRI, r3
 800a9dc:	f3bf 8f6f 	isb	sy
 800a9e0:	f3bf 8f4f 	dsb	sy
 800a9e4:	61fb      	str	r3, [r7, #28]
}
 800a9e6:	bf00      	nop
 800a9e8:	e7fe      	b.n	800a9e8 <xStreamBufferReceive+0x30>
	configASSERT( pxStreamBuffer );
 800a9ea:	6a3b      	ldr	r3, [r7, #32]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d10a      	bne.n	800aa06 <xStreamBufferReceive+0x4e>
	__asm volatile
 800a9f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9f4:	f383 8811 	msr	BASEPRI, r3
 800a9f8:	f3bf 8f6f 	isb	sy
 800a9fc:	f3bf 8f4f 	dsb	sy
 800aa00:	61bb      	str	r3, [r7, #24]
}
 800aa02:	bf00      	nop
 800aa04:	e7fe      	b.n	800aa04 <xStreamBufferReceive+0x4c>
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800aa06:	6a3b      	ldr	r3, [r7, #32]
 800aa08:	7f1b      	ldrb	r3, [r3, #28]
 800aa0a:	f003 0301 	and.w	r3, r3, #1
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d002      	beq.n	800aa18 <xStreamBufferReceive+0x60>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800aa12:	2304      	movs	r3, #4
 800aa14:	627b      	str	r3, [r7, #36]	; 0x24
 800aa16:	e001      	b.n	800aa1c <xStreamBufferReceive+0x64>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 800aa18:	2300      	movs	r3, #0
 800aa1a:	627b      	str	r3, [r7, #36]	; 0x24
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d034      	beq.n	800aa8c <xStreamBufferReceive+0xd4>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
 800aa22:	f002 fb2f 	bl	800d084 <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800aa26:	6a38      	ldr	r0, [r7, #32]
 800aa28:	f000 f979 	bl	800ad1e <prvBytesInBuffer>
 800aa2c:	62b8      	str	r0, [r7, #40]	; 0x28
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
 800aa2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aa30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa32:	429a      	cmp	r2, r3
 800aa34:	d816      	bhi.n	800aa64 <xStreamBufferReceive+0xac>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
 800aa36:	2000      	movs	r0, #0
 800aa38:	f001 fe2c 	bl	800c694 <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
 800aa3c:	6a3b      	ldr	r3, [r7, #32]
 800aa3e:	691b      	ldr	r3, [r3, #16]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d00a      	beq.n	800aa5a <xStreamBufferReceive+0xa2>
	__asm volatile
 800aa44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa48:	f383 8811 	msr	BASEPRI, r3
 800aa4c:	f3bf 8f6f 	isb	sy
 800aa50:	f3bf 8f4f 	dsb	sy
 800aa54:	617b      	str	r3, [r7, #20]
}
 800aa56:	bf00      	nop
 800aa58:	e7fe      	b.n	800aa58 <xStreamBufferReceive+0xa0>
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
 800aa5a:	f001 f9c3 	bl	800bde4 <xTaskGetCurrentTaskHandle>
 800aa5e:	4602      	mov	r2, r0
 800aa60:	6a3b      	ldr	r3, [r7, #32]
 800aa62:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800aa64:	f002 fb3e 	bl	800d0e4 <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
 800aa68:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aa6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa6c:	429a      	cmp	r2, r3
 800aa6e:	d811      	bhi.n	800aa94 <xStreamBufferReceive+0xdc>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 800aa70:	683b      	ldr	r3, [r7, #0]
 800aa72:	2200      	movs	r2, #0
 800aa74:	2100      	movs	r1, #0
 800aa76:	2000      	movs	r0, #0
 800aa78:	f001 fc0a 	bl	800c290 <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
 800aa7c:	6a3b      	ldr	r3, [r7, #32]
 800aa7e:	2200      	movs	r2, #0
 800aa80:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800aa82:	6a38      	ldr	r0, [r7, #32]
 800aa84:	f000 f94b 	bl	800ad1e <prvBytesInBuffer>
 800aa88:	62b8      	str	r0, [r7, #40]	; 0x28
 800aa8a:	e003      	b.n	800aa94 <xStreamBufferReceive+0xdc>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800aa8c:	6a38      	ldr	r0, [r7, #32]
 800aa8e:	f000 f946 	bl	800ad1e <prvBytesInBuffer>
 800aa92:	62b8      	str	r0, [r7, #40]	; 0x28
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
 800aa94:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aa96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa98:	429a      	cmp	r2, r3
 800aa9a:	d91d      	bls.n	800aad8 <xStreamBufferReceive+0x120>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
 800aa9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa9e:	9300      	str	r3, [sp, #0]
 800aaa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaa2:	687a      	ldr	r2, [r7, #4]
 800aaa4:	68b9      	ldr	r1, [r7, #8]
 800aaa6:	6a38      	ldr	r0, [r7, #32]
 800aaa8:	f000 f81b 	bl	800aae2 <prvReadMessageFromBuffer>
 800aaac:	62f8      	str	r0, [r7, #44]	; 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
 800aaae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d011      	beq.n	800aad8 <xStreamBufferReceive+0x120>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
 800aab4:	f000 fc48 	bl	800b348 <vTaskSuspendAll>
 800aab8:	6a3b      	ldr	r3, [r7, #32]
 800aaba:	695b      	ldr	r3, [r3, #20]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d009      	beq.n	800aad4 <xStreamBufferReceive+0x11c>
 800aac0:	6a3b      	ldr	r3, [r7, #32]
 800aac2:	6958      	ldr	r0, [r3, #20]
 800aac4:	2300      	movs	r3, #0
 800aac6:	2200      	movs	r2, #0
 800aac8:	2100      	movs	r1, #0
 800aaca:	f001 fc41 	bl	800c350 <xTaskGenericNotify>
 800aace:	6a3b      	ldr	r3, [r7, #32]
 800aad0:	2200      	movs	r2, #0
 800aad2:	615a      	str	r2, [r3, #20]
 800aad4:	f000 fc46 	bl	800b364 <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
 800aad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800aada:	4618      	mov	r0, r3
 800aadc:	3730      	adds	r7, #48	; 0x30
 800aade:	46bd      	mov	sp, r7
 800aae0:	bd80      	pop	{r7, pc}

0800aae2 <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
 800aae2:	b580      	push	{r7, lr}
 800aae4:	b088      	sub	sp, #32
 800aae6:	af00      	add	r7, sp, #0
 800aae8:	60f8      	str	r0, [r7, #12]
 800aaea:	60b9      	str	r1, [r7, #8]
 800aaec:	607a      	str	r2, [r7, #4]
 800aaee:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;
configMESSAGE_BUFFER_LENGTH_TYPE xTempNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
 800aaf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d019      	beq.n	800ab2a <prvReadMessageFromBuffer+0x48>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	61bb      	str	r3, [r7, #24]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
 800aafc:	f107 0110 	add.w	r1, r7, #16
 800ab00:	683b      	ldr	r3, [r7, #0]
 800ab02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab04:	68f8      	ldr	r0, [r7, #12]
 800ab06:	f000 f890 	bl	800ac2a <prvReadBytesFromBuffer>
		xNextMessageLength = ( size_t ) xTempNextMessageLength;
 800ab0a:	693b      	ldr	r3, [r7, #16]
 800ab0c:	61fb      	str	r3, [r7, #28]

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
 800ab0e:	683a      	ldr	r2, [r7, #0]
 800ab10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab12:	1ad3      	subs	r3, r2, r3
 800ab14:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
 800ab16:	69fa      	ldr	r2, [r7, #28]
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	429a      	cmp	r2, r3
 800ab1c:	d907      	bls.n	800ab2e <prvReadMessageFromBuffer+0x4c>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	69ba      	ldr	r2, [r7, #24]
 800ab22:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
 800ab24:	2300      	movs	r3, #0
 800ab26:	61fb      	str	r3, [r7, #28]
 800ab28:	e001      	b.n	800ab2e <prvReadMessageFromBuffer+0x4c>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	61fb      	str	r3, [r7, #28]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
 800ab2e:	683b      	ldr	r3, [r7, #0]
 800ab30:	69fa      	ldr	r2, [r7, #28]
 800ab32:	68b9      	ldr	r1, [r7, #8]
 800ab34:	68f8      	ldr	r0, [r7, #12]
 800ab36:	f000 f878 	bl	800ac2a <prvReadBytesFromBuffer>
 800ab3a:	6178      	str	r0, [r7, #20]

	return xReceivedLength;
 800ab3c:	697b      	ldr	r3, [r7, #20]
}
 800ab3e:	4618      	mov	r0, r3
 800ab40:	3720      	adds	r7, #32
 800ab42:	46bd      	mov	sp, r7
 800ab44:	bd80      	pop	{r7, pc}

0800ab46 <prvWriteBytesToBuffer>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
 800ab46:	b580      	push	{r7, lr}
 800ab48:	b08a      	sub	sp, #40	; 0x28
 800ab4a:	af00      	add	r7, sp, #0
 800ab4c:	60f8      	str	r0, [r7, #12]
 800ab4e:	60b9      	str	r1, [r7, #8]
 800ab50:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d10a      	bne.n	800ab6e <prvWriteBytesToBuffer+0x28>
	__asm volatile
 800ab58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab5c:	f383 8811 	msr	BASEPRI, r3
 800ab60:	f3bf 8f6f 	isb	sy
 800ab64:	f3bf 8f4f 	dsb	sy
 800ab68:	61fb      	str	r3, [r7, #28]
}
 800ab6a:	bf00      	nop
 800ab6c:	e7fe      	b.n	800ab6c <prvWriteBytesToBuffer+0x26>

	xNextHead = pxStreamBuffer->xHead;
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	685b      	ldr	r3, [r3, #4]
 800ab72:	627b      	str	r3, [r7, #36]	; 0x24

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	689a      	ldr	r2, [r3, #8]
 800ab78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab7a:	1ad3      	subs	r3, r2, r3
 800ab7c:	687a      	ldr	r2, [r7, #4]
 800ab7e:	4293      	cmp	r3, r2
 800ab80:	bf28      	it	cs
 800ab82:	4613      	movcs	r3, r2
 800ab84:	623b      	str	r3, [r7, #32]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
 800ab86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab88:	6a3b      	ldr	r3, [r7, #32]
 800ab8a:	441a      	add	r2, r3
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	689b      	ldr	r3, [r3, #8]
 800ab90:	429a      	cmp	r2, r3
 800ab92:	d90a      	bls.n	800abaa <prvWriteBytesToBuffer+0x64>
	__asm volatile
 800ab94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab98:	f383 8811 	msr	BASEPRI, r3
 800ab9c:	f3bf 8f6f 	isb	sy
 800aba0:	f3bf 8f4f 	dsb	sy
 800aba4:	61bb      	str	r3, [r7, #24]
}
 800aba6:	bf00      	nop
 800aba8:	e7fe      	b.n	800aba8 <prvWriteBytesToBuffer+0x62>
	( void ) memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	699a      	ldr	r2, [r3, #24]
 800abae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abb0:	4413      	add	r3, r2
 800abb2:	6a3a      	ldr	r2, [r7, #32]
 800abb4:	68b9      	ldr	r1, [r7, #8]
 800abb6:	4618      	mov	r0, r3
 800abb8:	f004 fbec 	bl	800f394 <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
 800abbc:	687a      	ldr	r2, [r7, #4]
 800abbe:	6a3b      	ldr	r3, [r7, #32]
 800abc0:	429a      	cmp	r2, r3
 800abc2:	d91c      	bls.n	800abfe <prvWriteBytesToBuffer+0xb8>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
 800abc4:	687a      	ldr	r2, [r7, #4]
 800abc6:	6a3b      	ldr	r3, [r7, #32]
 800abc8:	1ad2      	subs	r2, r2, r3
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	689b      	ldr	r3, [r3, #8]
 800abce:	429a      	cmp	r2, r3
 800abd0:	d90a      	bls.n	800abe8 <prvWriteBytesToBuffer+0xa2>
	__asm volatile
 800abd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abd6:	f383 8811 	msr	BASEPRI, r3
 800abda:	f3bf 8f6f 	isb	sy
 800abde:	f3bf 8f4f 	dsb	sy
 800abe2:	617b      	str	r3, [r7, #20]
}
 800abe4:	bf00      	nop
 800abe6:	e7fe      	b.n	800abe6 <prvWriteBytesToBuffer+0xa0>
		( void ) memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	6998      	ldr	r0, [r3, #24]
 800abec:	68ba      	ldr	r2, [r7, #8]
 800abee:	6a3b      	ldr	r3, [r7, #32]
 800abf0:	18d1      	adds	r1, r2, r3
 800abf2:	687a      	ldr	r2, [r7, #4]
 800abf4:	6a3b      	ldr	r3, [r7, #32]
 800abf6:	1ad3      	subs	r3, r2, r3
 800abf8:	461a      	mov	r2, r3
 800abfa:	f004 fbcb 	bl	800f394 <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
 800abfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	4413      	add	r3, r2
 800ac04:	627b      	str	r3, [r7, #36]	; 0x24
	if( xNextHead >= pxStreamBuffer->xLength )
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	689b      	ldr	r3, [r3, #8]
 800ac0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac0c:	429a      	cmp	r2, r3
 800ac0e:	d304      	bcc.n	800ac1a <prvWriteBytesToBuffer+0xd4>
	{
		xNextHead -= pxStreamBuffer->xLength;
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	689b      	ldr	r3, [r3, #8]
 800ac14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac16:	1ad3      	subs	r3, r2, r3
 800ac18:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac1e:	605a      	str	r2, [r3, #4]

	return xCount;
 800ac20:	687b      	ldr	r3, [r7, #4]
}
 800ac22:	4618      	mov	r0, r3
 800ac24:	3728      	adds	r7, #40	; 0x28
 800ac26:	46bd      	mov	sp, r7
 800ac28:	bd80      	pop	{r7, pc}

0800ac2a <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
 800ac2a:	b580      	push	{r7, lr}
 800ac2c:	b08a      	sub	sp, #40	; 0x28
 800ac2e:	af00      	add	r7, sp, #0
 800ac30:	60f8      	str	r0, [r7, #12]
 800ac32:	60b9      	str	r1, [r7, #8]
 800ac34:	607a      	str	r2, [r7, #4]
 800ac36:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
 800ac38:	687a      	ldr	r2, [r7, #4]
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	4293      	cmp	r3, r2
 800ac3e:	bf28      	it	cs
 800ac40:	4613      	movcs	r3, r2
 800ac42:	623b      	str	r3, [r7, #32]

	if( xCount > ( size_t ) 0 )
 800ac44:	6a3b      	ldr	r3, [r7, #32]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d064      	beq.n	800ad14 <prvReadBytesFromBuffer+0xea>
	{
		xNextTail = pxStreamBuffer->xTail;
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	627b      	str	r3, [r7, #36]	; 0x24

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	689a      	ldr	r2, [r3, #8]
 800ac54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac56:	1ad3      	subs	r3, r2, r3
 800ac58:	6a3a      	ldr	r2, [r7, #32]
 800ac5a:	4293      	cmp	r3, r2
 800ac5c:	bf28      	it	cs
 800ac5e:	4613      	movcs	r3, r2
 800ac60:	61fb      	str	r3, [r7, #28]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
 800ac62:	69fa      	ldr	r2, [r7, #28]
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	429a      	cmp	r2, r3
 800ac68:	d90a      	bls.n	800ac80 <prvReadBytesFromBuffer+0x56>
	__asm volatile
 800ac6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac6e:	f383 8811 	msr	BASEPRI, r3
 800ac72:	f3bf 8f6f 	isb	sy
 800ac76:	f3bf 8f4f 	dsb	sy
 800ac7a:	61bb      	str	r3, [r7, #24]
}
 800ac7c:	bf00      	nop
 800ac7e:	e7fe      	b.n	800ac7e <prvReadBytesFromBuffer+0x54>
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
 800ac80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac82:	69fb      	ldr	r3, [r7, #28]
 800ac84:	441a      	add	r2, r3
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	689b      	ldr	r3, [r3, #8]
 800ac8a:	429a      	cmp	r2, r3
 800ac8c:	d90a      	bls.n	800aca4 <prvReadBytesFromBuffer+0x7a>
	__asm volatile
 800ac8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac92:	f383 8811 	msr	BASEPRI, r3
 800ac96:	f3bf 8f6f 	isb	sy
 800ac9a:	f3bf 8f4f 	dsb	sy
 800ac9e:	617b      	str	r3, [r7, #20]
}
 800aca0:	bf00      	nop
 800aca2:	e7fe      	b.n	800aca2 <prvReadBytesFromBuffer+0x78>
		( void ) memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	699a      	ldr	r2, [r3, #24]
 800aca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acaa:	4413      	add	r3, r2
 800acac:	69fa      	ldr	r2, [r7, #28]
 800acae:	4619      	mov	r1, r3
 800acb0:	68b8      	ldr	r0, [r7, #8]
 800acb2:	f004 fb6f 	bl	800f394 <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
 800acb6:	6a3a      	ldr	r2, [r7, #32]
 800acb8:	69fb      	ldr	r3, [r7, #28]
 800acba:	429a      	cmp	r2, r3
 800acbc:	d919      	bls.n	800acf2 <prvReadBytesFromBuffer+0xc8>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
 800acbe:	6a3a      	ldr	r2, [r7, #32]
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	429a      	cmp	r2, r3
 800acc4:	d90a      	bls.n	800acdc <prvReadBytesFromBuffer+0xb2>
	__asm volatile
 800acc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acca:	f383 8811 	msr	BASEPRI, r3
 800acce:	f3bf 8f6f 	isb	sy
 800acd2:	f3bf 8f4f 	dsb	sy
 800acd6:	613b      	str	r3, [r7, #16]
}
 800acd8:	bf00      	nop
 800acda:	e7fe      	b.n	800acda <prvReadBytesFromBuffer+0xb0>
			( void ) memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800acdc:	68ba      	ldr	r2, [r7, #8]
 800acde:	69fb      	ldr	r3, [r7, #28]
 800ace0:	18d0      	adds	r0, r2, r3
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	6999      	ldr	r1, [r3, #24]
 800ace6:	6a3a      	ldr	r2, [r7, #32]
 800ace8:	69fb      	ldr	r3, [r7, #28]
 800acea:	1ad3      	subs	r3, r2, r3
 800acec:	461a      	mov	r2, r3
 800acee:	f004 fb51 	bl	800f394 <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
 800acf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800acf4:	6a3b      	ldr	r3, [r7, #32]
 800acf6:	4413      	add	r3, r2
 800acf8:	627b      	str	r3, [r7, #36]	; 0x24

		if( xNextTail >= pxStreamBuffer->xLength )
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	689b      	ldr	r3, [r3, #8]
 800acfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad00:	429a      	cmp	r2, r3
 800ad02:	d304      	bcc.n	800ad0e <prvReadBytesFromBuffer+0xe4>
		{
			xNextTail -= pxStreamBuffer->xLength;
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	689b      	ldr	r3, [r3, #8]
 800ad08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad0a:	1ad3      	subs	r3, r2, r3
 800ad0c:	627b      	str	r3, [r7, #36]	; 0x24
		}

		pxStreamBuffer->xTail = xNextTail;
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad12:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800ad14:	6a3b      	ldr	r3, [r7, #32]
}
 800ad16:	4618      	mov	r0, r3
 800ad18:	3728      	adds	r7, #40	; 0x28
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	bd80      	pop	{r7, pc}

0800ad1e <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
 800ad1e:	b480      	push	{r7}
 800ad20:	b085      	sub	sp, #20
 800ad22:	af00      	add	r7, sp, #0
 800ad24:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	689a      	ldr	r2, [r3, #8]
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	685b      	ldr	r3, [r3, #4]
 800ad2e:	4413      	add	r3, r2
 800ad30:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	68fa      	ldr	r2, [r7, #12]
 800ad38:	1ad3      	subs	r3, r2, r3
 800ad3a:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	689b      	ldr	r3, [r3, #8]
 800ad40:	68fa      	ldr	r2, [r7, #12]
 800ad42:	429a      	cmp	r2, r3
 800ad44:	d304      	bcc.n	800ad50 <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	689b      	ldr	r3, [r3, #8]
 800ad4a:	68fa      	ldr	r2, [r7, #12]
 800ad4c:	1ad3      	subs	r3, r2, r3
 800ad4e:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800ad50:	68fb      	ldr	r3, [r7, #12]
}
 800ad52:	4618      	mov	r0, r3
 800ad54:	3714      	adds	r7, #20
 800ad56:	46bd      	mov	sp, r7
 800ad58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5c:	4770      	bx	lr

0800ad5e <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  uint8_t ucFlags )
{
 800ad5e:	b580      	push	{r7, lr}
 800ad60:	b086      	sub	sp, #24
 800ad62:	af00      	add	r7, sp, #0
 800ad64:	60f8      	str	r0, [r7, #12]
 800ad66:	60b9      	str	r1, [r7, #8]
 800ad68:	607a      	str	r2, [r7, #4]
 800ad6a:	603b      	str	r3, [r7, #0]
	#if( configASSERT_DEFINED == 1 )
	{
		/* The value written just has to be identifiable when looking at the
		memory.  Don't use 0xA5 as that is the stack fill value and could
		result in confusion as to what is actually being observed. */
		const BaseType_t xWriteValue = 0x55;
 800ad6c:	2355      	movs	r3, #85	; 0x55
 800ad6e:	617b      	str	r3, [r7, #20]
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
 800ad70:	687a      	ldr	r2, [r7, #4]
 800ad72:	6979      	ldr	r1, [r7, #20]
 800ad74:	68b8      	ldr	r0, [r7, #8]
 800ad76:	f004 fb1b 	bl	800f3b0 <memset>
 800ad7a:	4602      	mov	r2, r0
 800ad7c:	68bb      	ldr	r3, [r7, #8]
 800ad7e:	4293      	cmp	r3, r2
 800ad80:	d00a      	beq.n	800ad98 <prvInitialiseNewStreamBuffer+0x3a>
	__asm volatile
 800ad82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad86:	f383 8811 	msr	BASEPRI, r3
 800ad8a:	f3bf 8f6f 	isb	sy
 800ad8e:	f3bf 8f4f 	dsb	sy
 800ad92:	613b      	str	r3, [r7, #16]
}
 800ad94:	bf00      	nop
 800ad96:	e7fe      	b.n	800ad96 <prvInitialiseNewStreamBuffer+0x38>
	} /*lint !e529 !e438 xWriteValue is only used if configASSERT() is defined. */
	#endif

	( void ) memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
 800ad98:	2224      	movs	r2, #36	; 0x24
 800ad9a:	2100      	movs	r1, #0
 800ad9c:	68f8      	ldr	r0, [r7, #12]
 800ad9e:	f004 fb07 	bl	800f3b0 <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	68ba      	ldr	r2, [r7, #8]
 800ada6:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	687a      	ldr	r2, [r7, #4]
 800adac:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	683a      	ldr	r2, [r7, #0]
 800adb2:	60da      	str	r2, [r3, #12]
	pxStreamBuffer->ucFlags = ucFlags;
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	f897 2020 	ldrb.w	r2, [r7, #32]
 800adba:	771a      	strb	r2, [r3, #28]
}
 800adbc:	bf00      	nop
 800adbe:	3718      	adds	r7, #24
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd80      	pop	{r7, pc}

0800adc4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800adc4:	b580      	push	{r7, lr}
 800adc6:	b08e      	sub	sp, #56	; 0x38
 800adc8:	af04      	add	r7, sp, #16
 800adca:	60f8      	str	r0, [r7, #12]
 800adcc:	60b9      	str	r1, [r7, #8]
 800adce:	607a      	str	r2, [r7, #4]
 800add0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800add2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800add4:	2b00      	cmp	r3, #0
 800add6:	d10a      	bne.n	800adee <xTaskCreateStatic+0x2a>
	__asm volatile
 800add8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800addc:	f383 8811 	msr	BASEPRI, r3
 800ade0:	f3bf 8f6f 	isb	sy
 800ade4:	f3bf 8f4f 	dsb	sy
 800ade8:	623b      	str	r3, [r7, #32]
}
 800adea:	bf00      	nop
 800adec:	e7fe      	b.n	800adec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800adee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d10a      	bne.n	800ae0a <xTaskCreateStatic+0x46>
	__asm volatile
 800adf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adf8:	f383 8811 	msr	BASEPRI, r3
 800adfc:	f3bf 8f6f 	isb	sy
 800ae00:	f3bf 8f4f 	dsb	sy
 800ae04:	61fb      	str	r3, [r7, #28]
}
 800ae06:	bf00      	nop
 800ae08:	e7fe      	b.n	800ae08 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ae0a:	23cc      	movs	r3, #204	; 0xcc
 800ae0c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ae0e:	693b      	ldr	r3, [r7, #16]
 800ae10:	2bcc      	cmp	r3, #204	; 0xcc
 800ae12:	d00a      	beq.n	800ae2a <xTaskCreateStatic+0x66>
	__asm volatile
 800ae14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae18:	f383 8811 	msr	BASEPRI, r3
 800ae1c:	f3bf 8f6f 	isb	sy
 800ae20:	f3bf 8f4f 	dsb	sy
 800ae24:	61bb      	str	r3, [r7, #24]
}
 800ae26:	bf00      	nop
 800ae28:	e7fe      	b.n	800ae28 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ae2a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ae2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d01e      	beq.n	800ae70 <xTaskCreateStatic+0xac>
 800ae32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d01b      	beq.n	800ae70 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ae38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae3a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ae3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ae40:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ae42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae44:	2202      	movs	r2, #2
 800ae46:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	9303      	str	r3, [sp, #12]
 800ae4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae50:	9302      	str	r3, [sp, #8]
 800ae52:	f107 0314 	add.w	r3, r7, #20
 800ae56:	9301      	str	r3, [sp, #4]
 800ae58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae5a:	9300      	str	r3, [sp, #0]
 800ae5c:	683b      	ldr	r3, [r7, #0]
 800ae5e:	687a      	ldr	r2, [r7, #4]
 800ae60:	68b9      	ldr	r1, [r7, #8]
 800ae62:	68f8      	ldr	r0, [r7, #12]
 800ae64:	f000 f850 	bl	800af08 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ae68:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ae6a:	f000 f8f3 	bl	800b054 <prvAddNewTaskToReadyList>
 800ae6e:	e001      	b.n	800ae74 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800ae70:	2300      	movs	r3, #0
 800ae72:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ae74:	697b      	ldr	r3, [r7, #20]
	}
 800ae76:	4618      	mov	r0, r3
 800ae78:	3728      	adds	r7, #40	; 0x28
 800ae7a:	46bd      	mov	sp, r7
 800ae7c:	bd80      	pop	{r7, pc}

0800ae7e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ae7e:	b580      	push	{r7, lr}
 800ae80:	b08c      	sub	sp, #48	; 0x30
 800ae82:	af04      	add	r7, sp, #16
 800ae84:	60f8      	str	r0, [r7, #12]
 800ae86:	60b9      	str	r1, [r7, #8]
 800ae88:	603b      	str	r3, [r7, #0]
 800ae8a:	4613      	mov	r3, r2
 800ae8c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ae8e:	88fb      	ldrh	r3, [r7, #6]
 800ae90:	009b      	lsls	r3, r3, #2
 800ae92:	4618      	mov	r0, r3
 800ae94:	f002 fa18 	bl	800d2c8 <pvPortMalloc>
 800ae98:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ae9a:	697b      	ldr	r3, [r7, #20]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d00e      	beq.n	800aebe <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800aea0:	20cc      	movs	r0, #204	; 0xcc
 800aea2:	f002 fa11 	bl	800d2c8 <pvPortMalloc>
 800aea6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800aea8:	69fb      	ldr	r3, [r7, #28]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d003      	beq.n	800aeb6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800aeae:	69fb      	ldr	r3, [r7, #28]
 800aeb0:	697a      	ldr	r2, [r7, #20]
 800aeb2:	631a      	str	r2, [r3, #48]	; 0x30
 800aeb4:	e005      	b.n	800aec2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800aeb6:	6978      	ldr	r0, [r7, #20]
 800aeb8:	f002 fad2 	bl	800d460 <vPortFree>
 800aebc:	e001      	b.n	800aec2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800aebe:	2300      	movs	r3, #0
 800aec0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800aec2:	69fb      	ldr	r3, [r7, #28]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d017      	beq.n	800aef8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800aec8:	69fb      	ldr	r3, [r7, #28]
 800aeca:	2200      	movs	r2, #0
 800aecc:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800aed0:	88fa      	ldrh	r2, [r7, #6]
 800aed2:	2300      	movs	r3, #0
 800aed4:	9303      	str	r3, [sp, #12]
 800aed6:	69fb      	ldr	r3, [r7, #28]
 800aed8:	9302      	str	r3, [sp, #8]
 800aeda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aedc:	9301      	str	r3, [sp, #4]
 800aede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aee0:	9300      	str	r3, [sp, #0]
 800aee2:	683b      	ldr	r3, [r7, #0]
 800aee4:	68b9      	ldr	r1, [r7, #8]
 800aee6:	68f8      	ldr	r0, [r7, #12]
 800aee8:	f000 f80e 	bl	800af08 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aeec:	69f8      	ldr	r0, [r7, #28]
 800aeee:	f000 f8b1 	bl	800b054 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800aef2:	2301      	movs	r3, #1
 800aef4:	61bb      	str	r3, [r7, #24]
 800aef6:	e002      	b.n	800aefe <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800aef8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aefc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800aefe:	69bb      	ldr	r3, [r7, #24]
	}
 800af00:	4618      	mov	r0, r3
 800af02:	3720      	adds	r7, #32
 800af04:	46bd      	mov	sp, r7
 800af06:	bd80      	pop	{r7, pc}

0800af08 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800af08:	b580      	push	{r7, lr}
 800af0a:	b088      	sub	sp, #32
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	60f8      	str	r0, [r7, #12]
 800af10:	60b9      	str	r1, [r7, #8]
 800af12:	607a      	str	r2, [r7, #4]
 800af14:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800af16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af18:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	009b      	lsls	r3, r3, #2
 800af1e:	461a      	mov	r2, r3
 800af20:	21a5      	movs	r1, #165	; 0xa5
 800af22:	f004 fa45 	bl	800f3b0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800af26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800af30:	3b01      	subs	r3, #1
 800af32:	009b      	lsls	r3, r3, #2
 800af34:	4413      	add	r3, r2
 800af36:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800af38:	69bb      	ldr	r3, [r7, #24]
 800af3a:	f023 0307 	bic.w	r3, r3, #7
 800af3e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800af40:	69bb      	ldr	r3, [r7, #24]
 800af42:	f003 0307 	and.w	r3, r3, #7
 800af46:	2b00      	cmp	r3, #0
 800af48:	d00a      	beq.n	800af60 <prvInitialiseNewTask+0x58>
	__asm volatile
 800af4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af4e:	f383 8811 	msr	BASEPRI, r3
 800af52:	f3bf 8f6f 	isb	sy
 800af56:	f3bf 8f4f 	dsb	sy
 800af5a:	617b      	str	r3, [r7, #20]
}
 800af5c:	bf00      	nop
 800af5e:	e7fe      	b.n	800af5e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800af60:	68bb      	ldr	r3, [r7, #8]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d01f      	beq.n	800afa6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800af66:	2300      	movs	r3, #0
 800af68:	61fb      	str	r3, [r7, #28]
 800af6a:	e012      	b.n	800af92 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800af6c:	68ba      	ldr	r2, [r7, #8]
 800af6e:	69fb      	ldr	r3, [r7, #28]
 800af70:	4413      	add	r3, r2
 800af72:	7819      	ldrb	r1, [r3, #0]
 800af74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800af76:	69fb      	ldr	r3, [r7, #28]
 800af78:	4413      	add	r3, r2
 800af7a:	3334      	adds	r3, #52	; 0x34
 800af7c:	460a      	mov	r2, r1
 800af7e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800af80:	68ba      	ldr	r2, [r7, #8]
 800af82:	69fb      	ldr	r3, [r7, #28]
 800af84:	4413      	add	r3, r2
 800af86:	781b      	ldrb	r3, [r3, #0]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d006      	beq.n	800af9a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800af8c:	69fb      	ldr	r3, [r7, #28]
 800af8e:	3301      	adds	r3, #1
 800af90:	61fb      	str	r3, [r7, #28]
 800af92:	69fb      	ldr	r3, [r7, #28]
 800af94:	2b1f      	cmp	r3, #31
 800af96:	d9e9      	bls.n	800af6c <prvInitialiseNewTask+0x64>
 800af98:	e000      	b.n	800af9c <prvInitialiseNewTask+0x94>
			{
				break;
 800af9a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800af9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af9e:	2200      	movs	r2, #0
 800afa0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800afa4:	e003      	b.n	800afae <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800afa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afa8:	2200      	movs	r2, #0
 800afaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800afae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afb0:	2b37      	cmp	r3, #55	; 0x37
 800afb2:	d901      	bls.n	800afb8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800afb4:	2337      	movs	r3, #55	; 0x37
 800afb6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800afb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800afbc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800afbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afc0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800afc2:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 800afc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afc6:	2200      	movs	r2, #0
 800afc8:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800afca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afcc:	3304      	adds	r3, #4
 800afce:	4618      	mov	r0, r3
 800afd0:	f7fe fc4c 	bl	800986c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800afd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afd6:	3318      	adds	r3, #24
 800afd8:	4618      	mov	r0, r3
 800afda:	f7fe fc47 	bl	800986c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800afde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afe0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800afe2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800afe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afe6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800afea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afec:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800afee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aff0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aff2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800aff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aff6:	2200      	movs	r2, #0
 800aff8:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800affc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800affe:	2200      	movs	r2, #0
 800b000:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b006:	3364      	adds	r3, #100	; 0x64
 800b008:	2260      	movs	r2, #96	; 0x60
 800b00a:	2100      	movs	r1, #0
 800b00c:	4618      	mov	r0, r3
 800b00e:	f004 f9cf 	bl	800f3b0 <memset>
 800b012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b014:	4a0c      	ldr	r2, [pc, #48]	; (800b048 <prvInitialiseNewTask+0x140>)
 800b016:	669a      	str	r2, [r3, #104]	; 0x68
 800b018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b01a:	4a0c      	ldr	r2, [pc, #48]	; (800b04c <prvInitialiseNewTask+0x144>)
 800b01c:	66da      	str	r2, [r3, #108]	; 0x6c
 800b01e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b020:	4a0b      	ldr	r2, [pc, #44]	; (800b050 <prvInitialiseNewTask+0x148>)
 800b022:	671a      	str	r2, [r3, #112]	; 0x70
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b024:	683a      	ldr	r2, [r7, #0]
 800b026:	68f9      	ldr	r1, [r7, #12]
 800b028:	69b8      	ldr	r0, [r7, #24]
 800b02a:	f001 fefb 	bl	800ce24 <pxPortInitialiseStack>
 800b02e:	4602      	mov	r2, r0
 800b030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b032:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b036:	2b00      	cmp	r3, #0
 800b038:	d002      	beq.n	800b040 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b03a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b03c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b03e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b040:	bf00      	nop
 800b042:	3720      	adds	r7, #32
 800b044:	46bd      	mov	sp, r7
 800b046:	bd80      	pop	{r7, pc}
 800b048:	080111fc 	.word	0x080111fc
 800b04c:	0801121c 	.word	0x0801121c
 800b050:	080111dc 	.word	0x080111dc

0800b054 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b054:	b580      	push	{r7, lr}
 800b056:	b082      	sub	sp, #8
 800b058:	af00      	add	r7, sp, #0
 800b05a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b05c:	f002 f812 	bl	800d084 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b060:	4b2d      	ldr	r3, [pc, #180]	; (800b118 <prvAddNewTaskToReadyList+0xc4>)
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	3301      	adds	r3, #1
 800b066:	4a2c      	ldr	r2, [pc, #176]	; (800b118 <prvAddNewTaskToReadyList+0xc4>)
 800b068:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b06a:	4b2c      	ldr	r3, [pc, #176]	; (800b11c <prvAddNewTaskToReadyList+0xc8>)
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d109      	bne.n	800b086 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b072:	4a2a      	ldr	r2, [pc, #168]	; (800b11c <prvAddNewTaskToReadyList+0xc8>)
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b078:	4b27      	ldr	r3, [pc, #156]	; (800b118 <prvAddNewTaskToReadyList+0xc4>)
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	2b01      	cmp	r3, #1
 800b07e:	d110      	bne.n	800b0a2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b080:	f000 fd1a 	bl	800bab8 <prvInitialiseTaskLists>
 800b084:	e00d      	b.n	800b0a2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b086:	4b26      	ldr	r3, [pc, #152]	; (800b120 <prvAddNewTaskToReadyList+0xcc>)
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d109      	bne.n	800b0a2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b08e:	4b23      	ldr	r3, [pc, #140]	; (800b11c <prvAddNewTaskToReadyList+0xc8>)
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b098:	429a      	cmp	r2, r3
 800b09a:	d802      	bhi.n	800b0a2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b09c:	4a1f      	ldr	r2, [pc, #124]	; (800b11c <prvAddNewTaskToReadyList+0xc8>)
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b0a2:	4b20      	ldr	r3, [pc, #128]	; (800b124 <prvAddNewTaskToReadyList+0xd0>)
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	3301      	adds	r3, #1
 800b0a8:	4a1e      	ldr	r2, [pc, #120]	; (800b124 <prvAddNewTaskToReadyList+0xd0>)
 800b0aa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b0ac:	4b1d      	ldr	r3, [pc, #116]	; (800b124 <prvAddNewTaskToReadyList+0xd0>)
 800b0ae:	681a      	ldr	r2, [r3, #0]
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0b8:	4b1b      	ldr	r3, [pc, #108]	; (800b128 <prvAddNewTaskToReadyList+0xd4>)
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	429a      	cmp	r2, r3
 800b0be:	d903      	bls.n	800b0c8 <prvAddNewTaskToReadyList+0x74>
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0c4:	4a18      	ldr	r2, [pc, #96]	; (800b128 <prvAddNewTaskToReadyList+0xd4>)
 800b0c6:	6013      	str	r3, [r2, #0]
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0cc:	4613      	mov	r3, r2
 800b0ce:	009b      	lsls	r3, r3, #2
 800b0d0:	4413      	add	r3, r2
 800b0d2:	009b      	lsls	r3, r3, #2
 800b0d4:	4a15      	ldr	r2, [pc, #84]	; (800b12c <prvAddNewTaskToReadyList+0xd8>)
 800b0d6:	441a      	add	r2, r3
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	3304      	adds	r3, #4
 800b0dc:	4619      	mov	r1, r3
 800b0de:	4610      	mov	r0, r2
 800b0e0:	f7fe fbd1 	bl	8009886 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b0e4:	f001 fffe 	bl	800d0e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b0e8:	4b0d      	ldr	r3, [pc, #52]	; (800b120 <prvAddNewTaskToReadyList+0xcc>)
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d00e      	beq.n	800b10e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b0f0:	4b0a      	ldr	r3, [pc, #40]	; (800b11c <prvAddNewTaskToReadyList+0xc8>)
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0fa:	429a      	cmp	r2, r3
 800b0fc:	d207      	bcs.n	800b10e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b0fe:	4b0c      	ldr	r3, [pc, #48]	; (800b130 <prvAddNewTaskToReadyList+0xdc>)
 800b100:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b104:	601a      	str	r2, [r3, #0]
 800b106:	f3bf 8f4f 	dsb	sy
 800b10a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b10e:	bf00      	nop
 800b110:	3708      	adds	r7, #8
 800b112:	46bd      	mov	sp, r7
 800b114:	bd80      	pop	{r7, pc}
 800b116:	bf00      	nop
 800b118:	20001d9c 	.word	0x20001d9c
 800b11c:	200018c8 	.word	0x200018c8
 800b120:	20001da8 	.word	0x20001da8
 800b124:	20001db8 	.word	0x20001db8
 800b128:	20001da4 	.word	0x20001da4
 800b12c:	200018cc 	.word	0x200018cc
 800b130:	e000ed04 	.word	0xe000ed04

0800b134 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b134:	b580      	push	{r7, lr}
 800b136:	b084      	sub	sp, #16
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b13c:	2300      	movs	r3, #0
 800b13e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d017      	beq.n	800b176 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b146:	4b13      	ldr	r3, [pc, #76]	; (800b194 <vTaskDelay+0x60>)
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d00a      	beq.n	800b164 <vTaskDelay+0x30>
	__asm volatile
 800b14e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b152:	f383 8811 	msr	BASEPRI, r3
 800b156:	f3bf 8f6f 	isb	sy
 800b15a:	f3bf 8f4f 	dsb	sy
 800b15e:	60bb      	str	r3, [r7, #8]
}
 800b160:	bf00      	nop
 800b162:	e7fe      	b.n	800b162 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b164:	f000 f8f0 	bl	800b348 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b168:	2100      	movs	r1, #0
 800b16a:	6878      	ldr	r0, [r7, #4]
 800b16c:	f001 fab8 	bl	800c6e0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b170:	f000 f8f8 	bl	800b364 <xTaskResumeAll>
 800b174:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d107      	bne.n	800b18c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b17c:	4b06      	ldr	r3, [pc, #24]	; (800b198 <vTaskDelay+0x64>)
 800b17e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b182:	601a      	str	r2, [r3, #0]
 800b184:	f3bf 8f4f 	dsb	sy
 800b188:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b18c:	bf00      	nop
 800b18e:	3710      	adds	r7, #16
 800b190:	46bd      	mov	sp, r7
 800b192:	bd80      	pop	{r7, pc}
 800b194:	20001dc4 	.word	0x20001dc4
 800b198:	e000ed04 	.word	0xe000ed04

0800b19c <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 800b19c:	b580      	push	{r7, lr}
 800b19e:	b088      	sub	sp, #32
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 800b1a8:	69bb      	ldr	r3, [r7, #24]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d10a      	bne.n	800b1c4 <eTaskGetState+0x28>
	__asm volatile
 800b1ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1b2:	f383 8811 	msr	BASEPRI, r3
 800b1b6:	f3bf 8f6f 	isb	sy
 800b1ba:	f3bf 8f4f 	dsb	sy
 800b1be:	60bb      	str	r3, [r7, #8]
}
 800b1c0:	bf00      	nop
 800b1c2:	e7fe      	b.n	800b1c2 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 800b1c4:	4b23      	ldr	r3, [pc, #140]	; (800b254 <eTaskGetState+0xb8>)
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	69ba      	ldr	r2, [r7, #24]
 800b1ca:	429a      	cmp	r2, r3
 800b1cc:	d102      	bne.n	800b1d4 <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	77fb      	strb	r3, [r7, #31]
 800b1d2:	e03a      	b.n	800b24a <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 800b1d4:	f001 ff56 	bl	800d084 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 800b1d8:	69bb      	ldr	r3, [r7, #24]
 800b1da:	695b      	ldr	r3, [r3, #20]
 800b1dc:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 800b1de:	4b1e      	ldr	r3, [pc, #120]	; (800b258 <eTaskGetState+0xbc>)
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 800b1e4:	4b1d      	ldr	r3, [pc, #116]	; (800b25c <eTaskGetState+0xc0>)
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 800b1ea:	f001 ff7b 	bl	800d0e4 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 800b1ee:	697a      	ldr	r2, [r7, #20]
 800b1f0:	693b      	ldr	r3, [r7, #16]
 800b1f2:	429a      	cmp	r2, r3
 800b1f4:	d003      	beq.n	800b1fe <eTaskGetState+0x62>
 800b1f6:	697a      	ldr	r2, [r7, #20]
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	429a      	cmp	r2, r3
 800b1fc:	d102      	bne.n	800b204 <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 800b1fe:	2302      	movs	r3, #2
 800b200:	77fb      	strb	r3, [r7, #31]
 800b202:	e022      	b.n	800b24a <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 800b204:	697b      	ldr	r3, [r7, #20]
 800b206:	4a16      	ldr	r2, [pc, #88]	; (800b260 <eTaskGetState+0xc4>)
 800b208:	4293      	cmp	r3, r2
 800b20a:	d112      	bne.n	800b232 <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 800b20c:	69bb      	ldr	r3, [r7, #24]
 800b20e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b210:	2b00      	cmp	r3, #0
 800b212:	d10b      	bne.n	800b22c <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800b214:	69bb      	ldr	r3, [r7, #24]
 800b216:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800b21a:	b2db      	uxtb	r3, r3
 800b21c:	2b01      	cmp	r3, #1
 800b21e:	d102      	bne.n	800b226 <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 800b220:	2302      	movs	r3, #2
 800b222:	77fb      	strb	r3, [r7, #31]
 800b224:	e011      	b.n	800b24a <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 800b226:	2303      	movs	r3, #3
 800b228:	77fb      	strb	r3, [r7, #31]
 800b22a:	e00e      	b.n	800b24a <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 800b22c:	2302      	movs	r3, #2
 800b22e:	77fb      	strb	r3, [r7, #31]
 800b230:	e00b      	b.n	800b24a <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800b232:	697b      	ldr	r3, [r7, #20]
 800b234:	4a0b      	ldr	r2, [pc, #44]	; (800b264 <eTaskGetState+0xc8>)
 800b236:	4293      	cmp	r3, r2
 800b238:	d002      	beq.n	800b240 <eTaskGetState+0xa4>
 800b23a:	697b      	ldr	r3, [r7, #20]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d102      	bne.n	800b246 <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 800b240:	2304      	movs	r3, #4
 800b242:	77fb      	strb	r3, [r7, #31]
 800b244:	e001      	b.n	800b24a <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 800b246:	2301      	movs	r3, #1
 800b248:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 800b24a:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800b24c:	4618      	mov	r0, r3
 800b24e:	3720      	adds	r7, #32
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}
 800b254:	200018c8 	.word	0x200018c8
 800b258:	20001d54 	.word	0x20001d54
 800b25c:	20001d58 	.word	0x20001d58
 800b260:	20001d88 	.word	0x20001d88
 800b264:	20001d70 	.word	0x20001d70

0800b268 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	b08a      	sub	sp, #40	; 0x28
 800b26c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b26e:	2300      	movs	r3, #0
 800b270:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b272:	2300      	movs	r3, #0
 800b274:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b276:	463a      	mov	r2, r7
 800b278:	1d39      	adds	r1, r7, #4
 800b27a:	f107 0308 	add.w	r3, r7, #8
 800b27e:	4618      	mov	r0, r3
 800b280:	f7fe faa0 	bl	80097c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b284:	6839      	ldr	r1, [r7, #0]
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	68ba      	ldr	r2, [r7, #8]
 800b28a:	9202      	str	r2, [sp, #8]
 800b28c:	9301      	str	r3, [sp, #4]
 800b28e:	2300      	movs	r3, #0
 800b290:	9300      	str	r3, [sp, #0]
 800b292:	2300      	movs	r3, #0
 800b294:	460a      	mov	r2, r1
 800b296:	4924      	ldr	r1, [pc, #144]	; (800b328 <vTaskStartScheduler+0xc0>)
 800b298:	4824      	ldr	r0, [pc, #144]	; (800b32c <vTaskStartScheduler+0xc4>)
 800b29a:	f7ff fd93 	bl	800adc4 <xTaskCreateStatic>
 800b29e:	4603      	mov	r3, r0
 800b2a0:	4a23      	ldr	r2, [pc, #140]	; (800b330 <vTaskStartScheduler+0xc8>)
 800b2a2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b2a4:	4b22      	ldr	r3, [pc, #136]	; (800b330 <vTaskStartScheduler+0xc8>)
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d002      	beq.n	800b2b2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b2ac:	2301      	movs	r3, #1
 800b2ae:	617b      	str	r3, [r7, #20]
 800b2b0:	e001      	b.n	800b2b6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b2b6:	697b      	ldr	r3, [r7, #20]
 800b2b8:	2b01      	cmp	r3, #1
 800b2ba:	d102      	bne.n	800b2c2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b2bc:	f001 fa64 	bl	800c788 <xTimerCreateTimerTask>
 800b2c0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b2c2:	697b      	ldr	r3, [r7, #20]
 800b2c4:	2b01      	cmp	r3, #1
 800b2c6:	d11b      	bne.n	800b300 <vTaskStartScheduler+0x98>
	__asm volatile
 800b2c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2cc:	f383 8811 	msr	BASEPRI, r3
 800b2d0:	f3bf 8f6f 	isb	sy
 800b2d4:	f3bf 8f4f 	dsb	sy
 800b2d8:	613b      	str	r3, [r7, #16]
}
 800b2da:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b2dc:	4b15      	ldr	r3, [pc, #84]	; (800b334 <vTaskStartScheduler+0xcc>)
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	3364      	adds	r3, #100	; 0x64
 800b2e2:	4a15      	ldr	r2, [pc, #84]	; (800b338 <vTaskStartScheduler+0xd0>)
 800b2e4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b2e6:	4b15      	ldr	r3, [pc, #84]	; (800b33c <vTaskStartScheduler+0xd4>)
 800b2e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b2ec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b2ee:	4b14      	ldr	r3, [pc, #80]	; (800b340 <vTaskStartScheduler+0xd8>)
 800b2f0:	2201      	movs	r2, #1
 800b2f2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b2f4:	4b13      	ldr	r3, [pc, #76]	; (800b344 <vTaskStartScheduler+0xdc>)
 800b2f6:	2200      	movs	r2, #0
 800b2f8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b2fa:	f001 fe21 	bl	800cf40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b2fe:	e00e      	b.n	800b31e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b300:	697b      	ldr	r3, [r7, #20]
 800b302:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b306:	d10a      	bne.n	800b31e <vTaskStartScheduler+0xb6>
	__asm volatile
 800b308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b30c:	f383 8811 	msr	BASEPRI, r3
 800b310:	f3bf 8f6f 	isb	sy
 800b314:	f3bf 8f4f 	dsb	sy
 800b318:	60fb      	str	r3, [r7, #12]
}
 800b31a:	bf00      	nop
 800b31c:	e7fe      	b.n	800b31c <vTaskStartScheduler+0xb4>
}
 800b31e:	bf00      	nop
 800b320:	3718      	adds	r7, #24
 800b322:	46bd      	mov	sp, r7
 800b324:	bd80      	pop	{r7, pc}
 800b326:	bf00      	nop
 800b328:	0801052c 	.word	0x0801052c
 800b32c:	0800ba89 	.word	0x0800ba89
 800b330:	20001dc0 	.word	0x20001dc0
 800b334:	200018c8 	.word	0x200018c8
 800b338:	2000010c 	.word	0x2000010c
 800b33c:	20001dbc 	.word	0x20001dbc
 800b340:	20001da8 	.word	0x20001da8
 800b344:	20001da0 	.word	0x20001da0

0800b348 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b348:	b480      	push	{r7}
 800b34a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b34c:	4b04      	ldr	r3, [pc, #16]	; (800b360 <vTaskSuspendAll+0x18>)
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	3301      	adds	r3, #1
 800b352:	4a03      	ldr	r2, [pc, #12]	; (800b360 <vTaskSuspendAll+0x18>)
 800b354:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b356:	bf00      	nop
 800b358:	46bd      	mov	sp, r7
 800b35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35e:	4770      	bx	lr
 800b360:	20001dc4 	.word	0x20001dc4

0800b364 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b364:	b580      	push	{r7, lr}
 800b366:	b084      	sub	sp, #16
 800b368:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b36a:	2300      	movs	r3, #0
 800b36c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b36e:	2300      	movs	r3, #0
 800b370:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b372:	4b42      	ldr	r3, [pc, #264]	; (800b47c <xTaskResumeAll+0x118>)
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	2b00      	cmp	r3, #0
 800b378:	d10a      	bne.n	800b390 <xTaskResumeAll+0x2c>
	__asm volatile
 800b37a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b37e:	f383 8811 	msr	BASEPRI, r3
 800b382:	f3bf 8f6f 	isb	sy
 800b386:	f3bf 8f4f 	dsb	sy
 800b38a:	603b      	str	r3, [r7, #0]
}
 800b38c:	bf00      	nop
 800b38e:	e7fe      	b.n	800b38e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b390:	f001 fe78 	bl	800d084 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b394:	4b39      	ldr	r3, [pc, #228]	; (800b47c <xTaskResumeAll+0x118>)
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	3b01      	subs	r3, #1
 800b39a:	4a38      	ldr	r2, [pc, #224]	; (800b47c <xTaskResumeAll+0x118>)
 800b39c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b39e:	4b37      	ldr	r3, [pc, #220]	; (800b47c <xTaskResumeAll+0x118>)
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d162      	bne.n	800b46c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b3a6:	4b36      	ldr	r3, [pc, #216]	; (800b480 <xTaskResumeAll+0x11c>)
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d05e      	beq.n	800b46c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b3ae:	e02f      	b.n	800b410 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b3b0:	4b34      	ldr	r3, [pc, #208]	; (800b484 <xTaskResumeAll+0x120>)
 800b3b2:	68db      	ldr	r3, [r3, #12]
 800b3b4:	68db      	ldr	r3, [r3, #12]
 800b3b6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	3318      	adds	r3, #24
 800b3bc:	4618      	mov	r0, r3
 800b3be:	f7fe fabf 	bl	8009940 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	3304      	adds	r3, #4
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	f7fe faba 	bl	8009940 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3d0:	4b2d      	ldr	r3, [pc, #180]	; (800b488 <xTaskResumeAll+0x124>)
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	429a      	cmp	r2, r3
 800b3d6:	d903      	bls.n	800b3e0 <xTaskResumeAll+0x7c>
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3dc:	4a2a      	ldr	r2, [pc, #168]	; (800b488 <xTaskResumeAll+0x124>)
 800b3de:	6013      	str	r3, [r2, #0]
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3e4:	4613      	mov	r3, r2
 800b3e6:	009b      	lsls	r3, r3, #2
 800b3e8:	4413      	add	r3, r2
 800b3ea:	009b      	lsls	r3, r3, #2
 800b3ec:	4a27      	ldr	r2, [pc, #156]	; (800b48c <xTaskResumeAll+0x128>)
 800b3ee:	441a      	add	r2, r3
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	3304      	adds	r3, #4
 800b3f4:	4619      	mov	r1, r3
 800b3f6:	4610      	mov	r0, r2
 800b3f8:	f7fe fa45 	bl	8009886 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b400:	4b23      	ldr	r3, [pc, #140]	; (800b490 <xTaskResumeAll+0x12c>)
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b406:	429a      	cmp	r2, r3
 800b408:	d302      	bcc.n	800b410 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b40a:	4b22      	ldr	r3, [pc, #136]	; (800b494 <xTaskResumeAll+0x130>)
 800b40c:	2201      	movs	r2, #1
 800b40e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b410:	4b1c      	ldr	r3, [pc, #112]	; (800b484 <xTaskResumeAll+0x120>)
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	2b00      	cmp	r3, #0
 800b416:	d1cb      	bne.n	800b3b0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d001      	beq.n	800b422 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b41e:	f000 fcc1 	bl	800bda4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b422:	4b1d      	ldr	r3, [pc, #116]	; (800b498 <xTaskResumeAll+0x134>)
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d010      	beq.n	800b450 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b42e:	f000 f8d5 	bl	800b5dc <xTaskIncrementTick>
 800b432:	4603      	mov	r3, r0
 800b434:	2b00      	cmp	r3, #0
 800b436:	d002      	beq.n	800b43e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b438:	4b16      	ldr	r3, [pc, #88]	; (800b494 <xTaskResumeAll+0x130>)
 800b43a:	2201      	movs	r2, #1
 800b43c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	3b01      	subs	r3, #1
 800b442:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d1f1      	bne.n	800b42e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800b44a:	4b13      	ldr	r3, [pc, #76]	; (800b498 <xTaskResumeAll+0x134>)
 800b44c:	2200      	movs	r2, #0
 800b44e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b450:	4b10      	ldr	r3, [pc, #64]	; (800b494 <xTaskResumeAll+0x130>)
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d009      	beq.n	800b46c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b458:	2301      	movs	r3, #1
 800b45a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b45c:	4b0f      	ldr	r3, [pc, #60]	; (800b49c <xTaskResumeAll+0x138>)
 800b45e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b462:	601a      	str	r2, [r3, #0]
 800b464:	f3bf 8f4f 	dsb	sy
 800b468:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b46c:	f001 fe3a 	bl	800d0e4 <vPortExitCritical>

	return xAlreadyYielded;
 800b470:	68bb      	ldr	r3, [r7, #8]
}
 800b472:	4618      	mov	r0, r3
 800b474:	3710      	adds	r7, #16
 800b476:	46bd      	mov	sp, r7
 800b478:	bd80      	pop	{r7, pc}
 800b47a:	bf00      	nop
 800b47c:	20001dc4 	.word	0x20001dc4
 800b480:	20001d9c 	.word	0x20001d9c
 800b484:	20001d5c 	.word	0x20001d5c
 800b488:	20001da4 	.word	0x20001da4
 800b48c:	200018cc 	.word	0x200018cc
 800b490:	200018c8 	.word	0x200018c8
 800b494:	20001db0 	.word	0x20001db0
 800b498:	20001dac 	.word	0x20001dac
 800b49c:	e000ed04 	.word	0xe000ed04

0800b4a0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b4a0:	b480      	push	{r7}
 800b4a2:	b083      	sub	sp, #12
 800b4a4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b4a6:	4b05      	ldr	r3, [pc, #20]	; (800b4bc <xTaskGetTickCount+0x1c>)
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b4ac:	687b      	ldr	r3, [r7, #4]
}
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	370c      	adds	r7, #12
 800b4b2:	46bd      	mov	sp, r7
 800b4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b8:	4770      	bx	lr
 800b4ba:	bf00      	nop
 800b4bc:	20001da0 	.word	0x20001da0

0800b4c0 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 800b4c0:	b580      	push	{r7, lr}
 800b4c2:	b086      	sub	sp, #24
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	60f8      	str	r0, [r7, #12]
 800b4c8:	60b9      	str	r1, [r7, #8]
 800b4ca:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 800b4cc:	2300      	movs	r3, #0
 800b4ce:	617b      	str	r3, [r7, #20]
 800b4d0:	2338      	movs	r3, #56	; 0x38
 800b4d2:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 800b4d4:	f7ff ff38 	bl	800b348 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 800b4d8:	4b3a      	ldr	r3, [pc, #232]	; (800b5c4 <uxTaskGetSystemState+0x104>)
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	68ba      	ldr	r2, [r7, #8]
 800b4de:	429a      	cmp	r2, r3
 800b4e0:	d368      	bcc.n	800b5b4 <uxTaskGetSystemState+0xf4>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 800b4e2:	693b      	ldr	r3, [r7, #16]
 800b4e4:	3b01      	subs	r3, #1
 800b4e6:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 800b4e8:	697a      	ldr	r2, [r7, #20]
 800b4ea:	4613      	mov	r3, r2
 800b4ec:	00db      	lsls	r3, r3, #3
 800b4ee:	4413      	add	r3, r2
 800b4f0:	009b      	lsls	r3, r3, #2
 800b4f2:	461a      	mov	r2, r3
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	1898      	adds	r0, r3, r2
 800b4f8:	693a      	ldr	r2, [r7, #16]
 800b4fa:	4613      	mov	r3, r2
 800b4fc:	009b      	lsls	r3, r3, #2
 800b4fe:	4413      	add	r3, r2
 800b500:	009b      	lsls	r3, r3, #2
 800b502:	4a31      	ldr	r2, [pc, #196]	; (800b5c8 <uxTaskGetSystemState+0x108>)
 800b504:	4413      	add	r3, r2
 800b506:	2201      	movs	r2, #1
 800b508:	4619      	mov	r1, r3
 800b50a:	f000 fba9 	bl	800bc60 <prvListTasksWithinSingleList>
 800b50e:	4602      	mov	r2, r0
 800b510:	697b      	ldr	r3, [r7, #20]
 800b512:	4413      	add	r3, r2
 800b514:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b516:	693b      	ldr	r3, [r7, #16]
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d1e2      	bne.n	800b4e2 <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 800b51c:	697a      	ldr	r2, [r7, #20]
 800b51e:	4613      	mov	r3, r2
 800b520:	00db      	lsls	r3, r3, #3
 800b522:	4413      	add	r3, r2
 800b524:	009b      	lsls	r3, r3, #2
 800b526:	461a      	mov	r2, r3
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	4413      	add	r3, r2
 800b52c:	4a27      	ldr	r2, [pc, #156]	; (800b5cc <uxTaskGetSystemState+0x10c>)
 800b52e:	6811      	ldr	r1, [r2, #0]
 800b530:	2202      	movs	r2, #2
 800b532:	4618      	mov	r0, r3
 800b534:	f000 fb94 	bl	800bc60 <prvListTasksWithinSingleList>
 800b538:	4602      	mov	r2, r0
 800b53a:	697b      	ldr	r3, [r7, #20]
 800b53c:	4413      	add	r3, r2
 800b53e:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 800b540:	697a      	ldr	r2, [r7, #20]
 800b542:	4613      	mov	r3, r2
 800b544:	00db      	lsls	r3, r3, #3
 800b546:	4413      	add	r3, r2
 800b548:	009b      	lsls	r3, r3, #2
 800b54a:	461a      	mov	r2, r3
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	4413      	add	r3, r2
 800b550:	4a1f      	ldr	r2, [pc, #124]	; (800b5d0 <uxTaskGetSystemState+0x110>)
 800b552:	6811      	ldr	r1, [r2, #0]
 800b554:	2202      	movs	r2, #2
 800b556:	4618      	mov	r0, r3
 800b558:	f000 fb82 	bl	800bc60 <prvListTasksWithinSingleList>
 800b55c:	4602      	mov	r2, r0
 800b55e:	697b      	ldr	r3, [r7, #20]
 800b560:	4413      	add	r3, r2
 800b562:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 800b564:	697a      	ldr	r2, [r7, #20]
 800b566:	4613      	mov	r3, r2
 800b568:	00db      	lsls	r3, r3, #3
 800b56a:	4413      	add	r3, r2
 800b56c:	009b      	lsls	r3, r3, #2
 800b56e:	461a      	mov	r2, r3
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	4413      	add	r3, r2
 800b574:	2204      	movs	r2, #4
 800b576:	4917      	ldr	r1, [pc, #92]	; (800b5d4 <uxTaskGetSystemState+0x114>)
 800b578:	4618      	mov	r0, r3
 800b57a:	f000 fb71 	bl	800bc60 <prvListTasksWithinSingleList>
 800b57e:	4602      	mov	r2, r0
 800b580:	697b      	ldr	r3, [r7, #20]
 800b582:	4413      	add	r3, r2
 800b584:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 800b586:	697a      	ldr	r2, [r7, #20]
 800b588:	4613      	mov	r3, r2
 800b58a:	00db      	lsls	r3, r3, #3
 800b58c:	4413      	add	r3, r2
 800b58e:	009b      	lsls	r3, r3, #2
 800b590:	461a      	mov	r2, r3
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	4413      	add	r3, r2
 800b596:	2203      	movs	r2, #3
 800b598:	490f      	ldr	r1, [pc, #60]	; (800b5d8 <uxTaskGetSystemState+0x118>)
 800b59a:	4618      	mov	r0, r3
 800b59c:	f000 fb60 	bl	800bc60 <prvListTasksWithinSingleList>
 800b5a0:	4602      	mov	r2, r0
 800b5a2:	697b      	ldr	r3, [r7, #20]
 800b5a4:	4413      	add	r3, r2
 800b5a6:	617b      	str	r3, [r7, #20]
						#endif
					}
				}
				#else
				{
					if( pulTotalRunTime != NULL )
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d002      	beq.n	800b5b4 <uxTaskGetSystemState+0xf4>
					{
						*pulTotalRunTime = 0;
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 800b5b4:	f7ff fed6 	bl	800b364 <xTaskResumeAll>

		return uxTask;
 800b5b8:	697b      	ldr	r3, [r7, #20]
	}
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	3718      	adds	r7, #24
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	bd80      	pop	{r7, pc}
 800b5c2:	bf00      	nop
 800b5c4:	20001d9c 	.word	0x20001d9c
 800b5c8:	200018cc 	.word	0x200018cc
 800b5cc:	20001d54 	.word	0x20001d54
 800b5d0:	20001d58 	.word	0x20001d58
 800b5d4:	20001d70 	.word	0x20001d70
 800b5d8:	20001d88 	.word	0x20001d88

0800b5dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b5dc:	b580      	push	{r7, lr}
 800b5de:	b086      	sub	sp, #24
 800b5e0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b5e6:	4b4f      	ldr	r3, [pc, #316]	; (800b724 <xTaskIncrementTick+0x148>)
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	f040 808f 	bne.w	800b70e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b5f0:	4b4d      	ldr	r3, [pc, #308]	; (800b728 <xTaskIncrementTick+0x14c>)
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	3301      	adds	r3, #1
 800b5f6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b5f8:	4a4b      	ldr	r2, [pc, #300]	; (800b728 <xTaskIncrementTick+0x14c>)
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b5fe:	693b      	ldr	r3, [r7, #16]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d120      	bne.n	800b646 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b604:	4b49      	ldr	r3, [pc, #292]	; (800b72c <xTaskIncrementTick+0x150>)
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d00a      	beq.n	800b624 <xTaskIncrementTick+0x48>
	__asm volatile
 800b60e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b612:	f383 8811 	msr	BASEPRI, r3
 800b616:	f3bf 8f6f 	isb	sy
 800b61a:	f3bf 8f4f 	dsb	sy
 800b61e:	603b      	str	r3, [r7, #0]
}
 800b620:	bf00      	nop
 800b622:	e7fe      	b.n	800b622 <xTaskIncrementTick+0x46>
 800b624:	4b41      	ldr	r3, [pc, #260]	; (800b72c <xTaskIncrementTick+0x150>)
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	60fb      	str	r3, [r7, #12]
 800b62a:	4b41      	ldr	r3, [pc, #260]	; (800b730 <xTaskIncrementTick+0x154>)
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	4a3f      	ldr	r2, [pc, #252]	; (800b72c <xTaskIncrementTick+0x150>)
 800b630:	6013      	str	r3, [r2, #0]
 800b632:	4a3f      	ldr	r2, [pc, #252]	; (800b730 <xTaskIncrementTick+0x154>)
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	6013      	str	r3, [r2, #0]
 800b638:	4b3e      	ldr	r3, [pc, #248]	; (800b734 <xTaskIncrementTick+0x158>)
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	3301      	adds	r3, #1
 800b63e:	4a3d      	ldr	r2, [pc, #244]	; (800b734 <xTaskIncrementTick+0x158>)
 800b640:	6013      	str	r3, [r2, #0]
 800b642:	f000 fbaf 	bl	800bda4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b646:	4b3c      	ldr	r3, [pc, #240]	; (800b738 <xTaskIncrementTick+0x15c>)
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	693a      	ldr	r2, [r7, #16]
 800b64c:	429a      	cmp	r2, r3
 800b64e:	d349      	bcc.n	800b6e4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b650:	4b36      	ldr	r3, [pc, #216]	; (800b72c <xTaskIncrementTick+0x150>)
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	2b00      	cmp	r3, #0
 800b658:	d104      	bne.n	800b664 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b65a:	4b37      	ldr	r3, [pc, #220]	; (800b738 <xTaskIncrementTick+0x15c>)
 800b65c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b660:	601a      	str	r2, [r3, #0]
					break;
 800b662:	e03f      	b.n	800b6e4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b664:	4b31      	ldr	r3, [pc, #196]	; (800b72c <xTaskIncrementTick+0x150>)
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	68db      	ldr	r3, [r3, #12]
 800b66a:	68db      	ldr	r3, [r3, #12]
 800b66c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b66e:	68bb      	ldr	r3, [r7, #8]
 800b670:	685b      	ldr	r3, [r3, #4]
 800b672:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b674:	693a      	ldr	r2, [r7, #16]
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	429a      	cmp	r2, r3
 800b67a:	d203      	bcs.n	800b684 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b67c:	4a2e      	ldr	r2, [pc, #184]	; (800b738 <xTaskIncrementTick+0x15c>)
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b682:	e02f      	b.n	800b6e4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b684:	68bb      	ldr	r3, [r7, #8]
 800b686:	3304      	adds	r3, #4
 800b688:	4618      	mov	r0, r3
 800b68a:	f7fe f959 	bl	8009940 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b68e:	68bb      	ldr	r3, [r7, #8]
 800b690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b692:	2b00      	cmp	r3, #0
 800b694:	d004      	beq.n	800b6a0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b696:	68bb      	ldr	r3, [r7, #8]
 800b698:	3318      	adds	r3, #24
 800b69a:	4618      	mov	r0, r3
 800b69c:	f7fe f950 	bl	8009940 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b6a0:	68bb      	ldr	r3, [r7, #8]
 800b6a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6a4:	4b25      	ldr	r3, [pc, #148]	; (800b73c <xTaskIncrementTick+0x160>)
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	429a      	cmp	r2, r3
 800b6aa:	d903      	bls.n	800b6b4 <xTaskIncrementTick+0xd8>
 800b6ac:	68bb      	ldr	r3, [r7, #8]
 800b6ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6b0:	4a22      	ldr	r2, [pc, #136]	; (800b73c <xTaskIncrementTick+0x160>)
 800b6b2:	6013      	str	r3, [r2, #0]
 800b6b4:	68bb      	ldr	r3, [r7, #8]
 800b6b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6b8:	4613      	mov	r3, r2
 800b6ba:	009b      	lsls	r3, r3, #2
 800b6bc:	4413      	add	r3, r2
 800b6be:	009b      	lsls	r3, r3, #2
 800b6c0:	4a1f      	ldr	r2, [pc, #124]	; (800b740 <xTaskIncrementTick+0x164>)
 800b6c2:	441a      	add	r2, r3
 800b6c4:	68bb      	ldr	r3, [r7, #8]
 800b6c6:	3304      	adds	r3, #4
 800b6c8:	4619      	mov	r1, r3
 800b6ca:	4610      	mov	r0, r2
 800b6cc:	f7fe f8db 	bl	8009886 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b6d0:	68bb      	ldr	r3, [r7, #8]
 800b6d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6d4:	4b1b      	ldr	r3, [pc, #108]	; (800b744 <xTaskIncrementTick+0x168>)
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6da:	429a      	cmp	r2, r3
 800b6dc:	d3b8      	bcc.n	800b650 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b6de:	2301      	movs	r3, #1
 800b6e0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b6e2:	e7b5      	b.n	800b650 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b6e4:	4b17      	ldr	r3, [pc, #92]	; (800b744 <xTaskIncrementTick+0x168>)
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6ea:	4915      	ldr	r1, [pc, #84]	; (800b740 <xTaskIncrementTick+0x164>)
 800b6ec:	4613      	mov	r3, r2
 800b6ee:	009b      	lsls	r3, r3, #2
 800b6f0:	4413      	add	r3, r2
 800b6f2:	009b      	lsls	r3, r3, #2
 800b6f4:	440b      	add	r3, r1
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	2b01      	cmp	r3, #1
 800b6fa:	d901      	bls.n	800b700 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800b6fc:	2301      	movs	r3, #1
 800b6fe:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b700:	4b11      	ldr	r3, [pc, #68]	; (800b748 <xTaskIncrementTick+0x16c>)
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	2b00      	cmp	r3, #0
 800b706:	d007      	beq.n	800b718 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800b708:	2301      	movs	r3, #1
 800b70a:	617b      	str	r3, [r7, #20]
 800b70c:	e004      	b.n	800b718 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b70e:	4b0f      	ldr	r3, [pc, #60]	; (800b74c <xTaskIncrementTick+0x170>)
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	3301      	adds	r3, #1
 800b714:	4a0d      	ldr	r2, [pc, #52]	; (800b74c <xTaskIncrementTick+0x170>)
 800b716:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b718:	697b      	ldr	r3, [r7, #20]
}
 800b71a:	4618      	mov	r0, r3
 800b71c:	3718      	adds	r7, #24
 800b71e:	46bd      	mov	sp, r7
 800b720:	bd80      	pop	{r7, pc}
 800b722:	bf00      	nop
 800b724:	20001dc4 	.word	0x20001dc4
 800b728:	20001da0 	.word	0x20001da0
 800b72c:	20001d54 	.word	0x20001d54
 800b730:	20001d58 	.word	0x20001d58
 800b734:	20001db4 	.word	0x20001db4
 800b738:	20001dbc 	.word	0x20001dbc
 800b73c:	20001da4 	.word	0x20001da4
 800b740:	200018cc 	.word	0x200018cc
 800b744:	200018c8 	.word	0x200018c8
 800b748:	20001db0 	.word	0x20001db0
 800b74c:	20001dac 	.word	0x20001dac

0800b750 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b750:	b480      	push	{r7}
 800b752:	b085      	sub	sp, #20
 800b754:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b756:	4b2a      	ldr	r3, [pc, #168]	; (800b800 <vTaskSwitchContext+0xb0>)
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d003      	beq.n	800b766 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b75e:	4b29      	ldr	r3, [pc, #164]	; (800b804 <vTaskSwitchContext+0xb4>)
 800b760:	2201      	movs	r2, #1
 800b762:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b764:	e046      	b.n	800b7f4 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800b766:	4b27      	ldr	r3, [pc, #156]	; (800b804 <vTaskSwitchContext+0xb4>)
 800b768:	2200      	movs	r2, #0
 800b76a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b76c:	4b26      	ldr	r3, [pc, #152]	; (800b808 <vTaskSwitchContext+0xb8>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	60fb      	str	r3, [r7, #12]
 800b772:	e010      	b.n	800b796 <vTaskSwitchContext+0x46>
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d10a      	bne.n	800b790 <vTaskSwitchContext+0x40>
	__asm volatile
 800b77a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b77e:	f383 8811 	msr	BASEPRI, r3
 800b782:	f3bf 8f6f 	isb	sy
 800b786:	f3bf 8f4f 	dsb	sy
 800b78a:	607b      	str	r3, [r7, #4]
}
 800b78c:	bf00      	nop
 800b78e:	e7fe      	b.n	800b78e <vTaskSwitchContext+0x3e>
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	3b01      	subs	r3, #1
 800b794:	60fb      	str	r3, [r7, #12]
 800b796:	491d      	ldr	r1, [pc, #116]	; (800b80c <vTaskSwitchContext+0xbc>)
 800b798:	68fa      	ldr	r2, [r7, #12]
 800b79a:	4613      	mov	r3, r2
 800b79c:	009b      	lsls	r3, r3, #2
 800b79e:	4413      	add	r3, r2
 800b7a0:	009b      	lsls	r3, r3, #2
 800b7a2:	440b      	add	r3, r1
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d0e4      	beq.n	800b774 <vTaskSwitchContext+0x24>
 800b7aa:	68fa      	ldr	r2, [r7, #12]
 800b7ac:	4613      	mov	r3, r2
 800b7ae:	009b      	lsls	r3, r3, #2
 800b7b0:	4413      	add	r3, r2
 800b7b2:	009b      	lsls	r3, r3, #2
 800b7b4:	4a15      	ldr	r2, [pc, #84]	; (800b80c <vTaskSwitchContext+0xbc>)
 800b7b6:	4413      	add	r3, r2
 800b7b8:	60bb      	str	r3, [r7, #8]
 800b7ba:	68bb      	ldr	r3, [r7, #8]
 800b7bc:	685b      	ldr	r3, [r3, #4]
 800b7be:	685a      	ldr	r2, [r3, #4]
 800b7c0:	68bb      	ldr	r3, [r7, #8]
 800b7c2:	605a      	str	r2, [r3, #4]
 800b7c4:	68bb      	ldr	r3, [r7, #8]
 800b7c6:	685a      	ldr	r2, [r3, #4]
 800b7c8:	68bb      	ldr	r3, [r7, #8]
 800b7ca:	3308      	adds	r3, #8
 800b7cc:	429a      	cmp	r2, r3
 800b7ce:	d104      	bne.n	800b7da <vTaskSwitchContext+0x8a>
 800b7d0:	68bb      	ldr	r3, [r7, #8]
 800b7d2:	685b      	ldr	r3, [r3, #4]
 800b7d4:	685a      	ldr	r2, [r3, #4]
 800b7d6:	68bb      	ldr	r3, [r7, #8]
 800b7d8:	605a      	str	r2, [r3, #4]
 800b7da:	68bb      	ldr	r3, [r7, #8]
 800b7dc:	685b      	ldr	r3, [r3, #4]
 800b7de:	68db      	ldr	r3, [r3, #12]
 800b7e0:	4a0b      	ldr	r2, [pc, #44]	; (800b810 <vTaskSwitchContext+0xc0>)
 800b7e2:	6013      	str	r3, [r2, #0]
 800b7e4:	4a08      	ldr	r2, [pc, #32]	; (800b808 <vTaskSwitchContext+0xb8>)
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b7ea:	4b09      	ldr	r3, [pc, #36]	; (800b810 <vTaskSwitchContext+0xc0>)
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	3364      	adds	r3, #100	; 0x64
 800b7f0:	4a08      	ldr	r2, [pc, #32]	; (800b814 <vTaskSwitchContext+0xc4>)
 800b7f2:	6013      	str	r3, [r2, #0]
}
 800b7f4:	bf00      	nop
 800b7f6:	3714      	adds	r7, #20
 800b7f8:	46bd      	mov	sp, r7
 800b7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fe:	4770      	bx	lr
 800b800:	20001dc4 	.word	0x20001dc4
 800b804:	20001db0 	.word	0x20001db0
 800b808:	20001da4 	.word	0x20001da4
 800b80c:	200018cc 	.word	0x200018cc
 800b810:	200018c8 	.word	0x200018c8
 800b814:	2000010c 	.word	0x2000010c

0800b818 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	b084      	sub	sp, #16
 800b81c:	af00      	add	r7, sp, #0
 800b81e:	6078      	str	r0, [r7, #4]
 800b820:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	2b00      	cmp	r3, #0
 800b826:	d10a      	bne.n	800b83e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b82c:	f383 8811 	msr	BASEPRI, r3
 800b830:	f3bf 8f6f 	isb	sy
 800b834:	f3bf 8f4f 	dsb	sy
 800b838:	60fb      	str	r3, [r7, #12]
}
 800b83a:	bf00      	nop
 800b83c:	e7fe      	b.n	800b83c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b83e:	4b07      	ldr	r3, [pc, #28]	; (800b85c <vTaskPlaceOnEventList+0x44>)
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	3318      	adds	r3, #24
 800b844:	4619      	mov	r1, r3
 800b846:	6878      	ldr	r0, [r7, #4]
 800b848:	f7fe f841 	bl	80098ce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b84c:	2101      	movs	r1, #1
 800b84e:	6838      	ldr	r0, [r7, #0]
 800b850:	f000 ff46 	bl	800c6e0 <prvAddCurrentTaskToDelayedList>
}
 800b854:	bf00      	nop
 800b856:	3710      	adds	r7, #16
 800b858:	46bd      	mov	sp, r7
 800b85a:	bd80      	pop	{r7, pc}
 800b85c:	200018c8 	.word	0x200018c8

0800b860 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b860:	b580      	push	{r7, lr}
 800b862:	b086      	sub	sp, #24
 800b864:	af00      	add	r7, sp, #0
 800b866:	60f8      	str	r0, [r7, #12]
 800b868:	60b9      	str	r1, [r7, #8]
 800b86a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d10a      	bne.n	800b888 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800b872:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b876:	f383 8811 	msr	BASEPRI, r3
 800b87a:	f3bf 8f6f 	isb	sy
 800b87e:	f3bf 8f4f 	dsb	sy
 800b882:	617b      	str	r3, [r7, #20]
}
 800b884:	bf00      	nop
 800b886:	e7fe      	b.n	800b886 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b888:	4b0a      	ldr	r3, [pc, #40]	; (800b8b4 <vTaskPlaceOnEventListRestricted+0x54>)
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	3318      	adds	r3, #24
 800b88e:	4619      	mov	r1, r3
 800b890:	68f8      	ldr	r0, [r7, #12]
 800b892:	f7fd fff8 	bl	8009886 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d002      	beq.n	800b8a2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800b89c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b8a0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b8a2:	6879      	ldr	r1, [r7, #4]
 800b8a4:	68b8      	ldr	r0, [r7, #8]
 800b8a6:	f000 ff1b 	bl	800c6e0 <prvAddCurrentTaskToDelayedList>
	}
 800b8aa:	bf00      	nop
 800b8ac:	3718      	adds	r7, #24
 800b8ae:	46bd      	mov	sp, r7
 800b8b0:	bd80      	pop	{r7, pc}
 800b8b2:	bf00      	nop
 800b8b4:	200018c8 	.word	0x200018c8

0800b8b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b086      	sub	sp, #24
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	68db      	ldr	r3, [r3, #12]
 800b8c4:	68db      	ldr	r3, [r3, #12]
 800b8c6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b8c8:	693b      	ldr	r3, [r7, #16]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d10a      	bne.n	800b8e4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b8ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8d2:	f383 8811 	msr	BASEPRI, r3
 800b8d6:	f3bf 8f6f 	isb	sy
 800b8da:	f3bf 8f4f 	dsb	sy
 800b8de:	60fb      	str	r3, [r7, #12]
}
 800b8e0:	bf00      	nop
 800b8e2:	e7fe      	b.n	800b8e2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b8e4:	693b      	ldr	r3, [r7, #16]
 800b8e6:	3318      	adds	r3, #24
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	f7fe f829 	bl	8009940 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b8ee:	4b1e      	ldr	r3, [pc, #120]	; (800b968 <xTaskRemoveFromEventList+0xb0>)
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d11d      	bne.n	800b932 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b8f6:	693b      	ldr	r3, [r7, #16]
 800b8f8:	3304      	adds	r3, #4
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	f7fe f820 	bl	8009940 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b900:	693b      	ldr	r3, [r7, #16]
 800b902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b904:	4b19      	ldr	r3, [pc, #100]	; (800b96c <xTaskRemoveFromEventList+0xb4>)
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	429a      	cmp	r2, r3
 800b90a:	d903      	bls.n	800b914 <xTaskRemoveFromEventList+0x5c>
 800b90c:	693b      	ldr	r3, [r7, #16]
 800b90e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b910:	4a16      	ldr	r2, [pc, #88]	; (800b96c <xTaskRemoveFromEventList+0xb4>)
 800b912:	6013      	str	r3, [r2, #0]
 800b914:	693b      	ldr	r3, [r7, #16]
 800b916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b918:	4613      	mov	r3, r2
 800b91a:	009b      	lsls	r3, r3, #2
 800b91c:	4413      	add	r3, r2
 800b91e:	009b      	lsls	r3, r3, #2
 800b920:	4a13      	ldr	r2, [pc, #76]	; (800b970 <xTaskRemoveFromEventList+0xb8>)
 800b922:	441a      	add	r2, r3
 800b924:	693b      	ldr	r3, [r7, #16]
 800b926:	3304      	adds	r3, #4
 800b928:	4619      	mov	r1, r3
 800b92a:	4610      	mov	r0, r2
 800b92c:	f7fd ffab 	bl	8009886 <vListInsertEnd>
 800b930:	e005      	b.n	800b93e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b932:	693b      	ldr	r3, [r7, #16]
 800b934:	3318      	adds	r3, #24
 800b936:	4619      	mov	r1, r3
 800b938:	480e      	ldr	r0, [pc, #56]	; (800b974 <xTaskRemoveFromEventList+0xbc>)
 800b93a:	f7fd ffa4 	bl	8009886 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b93e:	693b      	ldr	r3, [r7, #16]
 800b940:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b942:	4b0d      	ldr	r3, [pc, #52]	; (800b978 <xTaskRemoveFromEventList+0xc0>)
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b948:	429a      	cmp	r2, r3
 800b94a:	d905      	bls.n	800b958 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b94c:	2301      	movs	r3, #1
 800b94e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b950:	4b0a      	ldr	r3, [pc, #40]	; (800b97c <xTaskRemoveFromEventList+0xc4>)
 800b952:	2201      	movs	r2, #1
 800b954:	601a      	str	r2, [r3, #0]
 800b956:	e001      	b.n	800b95c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b958:	2300      	movs	r3, #0
 800b95a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b95c:	697b      	ldr	r3, [r7, #20]
}
 800b95e:	4618      	mov	r0, r3
 800b960:	3718      	adds	r7, #24
 800b962:	46bd      	mov	sp, r7
 800b964:	bd80      	pop	{r7, pc}
 800b966:	bf00      	nop
 800b968:	20001dc4 	.word	0x20001dc4
 800b96c:	20001da4 	.word	0x20001da4
 800b970:	200018cc 	.word	0x200018cc
 800b974:	20001d5c 	.word	0x20001d5c
 800b978:	200018c8 	.word	0x200018c8
 800b97c:	20001db0 	.word	0x20001db0

0800b980 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b980:	b480      	push	{r7}
 800b982:	b083      	sub	sp, #12
 800b984:	af00      	add	r7, sp, #0
 800b986:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b988:	4b06      	ldr	r3, [pc, #24]	; (800b9a4 <vTaskInternalSetTimeOutState+0x24>)
 800b98a:	681a      	ldr	r2, [r3, #0]
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b990:	4b05      	ldr	r3, [pc, #20]	; (800b9a8 <vTaskInternalSetTimeOutState+0x28>)
 800b992:	681a      	ldr	r2, [r3, #0]
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	605a      	str	r2, [r3, #4]
}
 800b998:	bf00      	nop
 800b99a:	370c      	adds	r7, #12
 800b99c:	46bd      	mov	sp, r7
 800b99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a2:	4770      	bx	lr
 800b9a4:	20001db4 	.word	0x20001db4
 800b9a8:	20001da0 	.word	0x20001da0

0800b9ac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b088      	sub	sp, #32
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	6078      	str	r0, [r7, #4]
 800b9b4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d10a      	bne.n	800b9d2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b9bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9c0:	f383 8811 	msr	BASEPRI, r3
 800b9c4:	f3bf 8f6f 	isb	sy
 800b9c8:	f3bf 8f4f 	dsb	sy
 800b9cc:	613b      	str	r3, [r7, #16]
}
 800b9ce:	bf00      	nop
 800b9d0:	e7fe      	b.n	800b9d0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b9d2:	683b      	ldr	r3, [r7, #0]
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d10a      	bne.n	800b9ee <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b9d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9dc:	f383 8811 	msr	BASEPRI, r3
 800b9e0:	f3bf 8f6f 	isb	sy
 800b9e4:	f3bf 8f4f 	dsb	sy
 800b9e8:	60fb      	str	r3, [r7, #12]
}
 800b9ea:	bf00      	nop
 800b9ec:	e7fe      	b.n	800b9ec <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b9ee:	f001 fb49 	bl	800d084 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b9f2:	4b1d      	ldr	r3, [pc, #116]	; (800ba68 <xTaskCheckForTimeOut+0xbc>)
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	685b      	ldr	r3, [r3, #4]
 800b9fc:	69ba      	ldr	r2, [r7, #24]
 800b9fe:	1ad3      	subs	r3, r2, r3
 800ba00:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ba0a:	d102      	bne.n	800ba12 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	61fb      	str	r3, [r7, #28]
 800ba10:	e023      	b.n	800ba5a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	681a      	ldr	r2, [r3, #0]
 800ba16:	4b15      	ldr	r3, [pc, #84]	; (800ba6c <xTaskCheckForTimeOut+0xc0>)
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	429a      	cmp	r2, r3
 800ba1c:	d007      	beq.n	800ba2e <xTaskCheckForTimeOut+0x82>
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	685b      	ldr	r3, [r3, #4]
 800ba22:	69ba      	ldr	r2, [r7, #24]
 800ba24:	429a      	cmp	r2, r3
 800ba26:	d302      	bcc.n	800ba2e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ba28:	2301      	movs	r3, #1
 800ba2a:	61fb      	str	r3, [r7, #28]
 800ba2c:	e015      	b.n	800ba5a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ba2e:	683b      	ldr	r3, [r7, #0]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	697a      	ldr	r2, [r7, #20]
 800ba34:	429a      	cmp	r2, r3
 800ba36:	d20b      	bcs.n	800ba50 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ba38:	683b      	ldr	r3, [r7, #0]
 800ba3a:	681a      	ldr	r2, [r3, #0]
 800ba3c:	697b      	ldr	r3, [r7, #20]
 800ba3e:	1ad2      	subs	r2, r2, r3
 800ba40:	683b      	ldr	r3, [r7, #0]
 800ba42:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ba44:	6878      	ldr	r0, [r7, #4]
 800ba46:	f7ff ff9b 	bl	800b980 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ba4a:	2300      	movs	r3, #0
 800ba4c:	61fb      	str	r3, [r7, #28]
 800ba4e:	e004      	b.n	800ba5a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	2200      	movs	r2, #0
 800ba54:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ba56:	2301      	movs	r3, #1
 800ba58:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ba5a:	f001 fb43 	bl	800d0e4 <vPortExitCritical>

	return xReturn;
 800ba5e:	69fb      	ldr	r3, [r7, #28]
}
 800ba60:	4618      	mov	r0, r3
 800ba62:	3720      	adds	r7, #32
 800ba64:	46bd      	mov	sp, r7
 800ba66:	bd80      	pop	{r7, pc}
 800ba68:	20001da0 	.word	0x20001da0
 800ba6c:	20001db4 	.word	0x20001db4

0800ba70 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ba70:	b480      	push	{r7}
 800ba72:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ba74:	4b03      	ldr	r3, [pc, #12]	; (800ba84 <vTaskMissedYield+0x14>)
 800ba76:	2201      	movs	r2, #1
 800ba78:	601a      	str	r2, [r3, #0]
}
 800ba7a:	bf00      	nop
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba82:	4770      	bx	lr
 800ba84:	20001db0 	.word	0x20001db0

0800ba88 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ba88:	b580      	push	{r7, lr}
 800ba8a:	b082      	sub	sp, #8
 800ba8c:	af00      	add	r7, sp, #0
 800ba8e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ba90:	f000 f852 	bl	800bb38 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ba94:	4b06      	ldr	r3, [pc, #24]	; (800bab0 <prvIdleTask+0x28>)
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	2b01      	cmp	r3, #1
 800ba9a:	d9f9      	bls.n	800ba90 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ba9c:	4b05      	ldr	r3, [pc, #20]	; (800bab4 <prvIdleTask+0x2c>)
 800ba9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800baa2:	601a      	str	r2, [r3, #0]
 800baa4:	f3bf 8f4f 	dsb	sy
 800baa8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800baac:	e7f0      	b.n	800ba90 <prvIdleTask+0x8>
 800baae:	bf00      	nop
 800bab0:	200018cc 	.word	0x200018cc
 800bab4:	e000ed04 	.word	0xe000ed04

0800bab8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bab8:	b580      	push	{r7, lr}
 800baba:	b082      	sub	sp, #8
 800babc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800babe:	2300      	movs	r3, #0
 800bac0:	607b      	str	r3, [r7, #4]
 800bac2:	e00c      	b.n	800bade <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bac4:	687a      	ldr	r2, [r7, #4]
 800bac6:	4613      	mov	r3, r2
 800bac8:	009b      	lsls	r3, r3, #2
 800baca:	4413      	add	r3, r2
 800bacc:	009b      	lsls	r3, r3, #2
 800bace:	4a12      	ldr	r2, [pc, #72]	; (800bb18 <prvInitialiseTaskLists+0x60>)
 800bad0:	4413      	add	r3, r2
 800bad2:	4618      	mov	r0, r3
 800bad4:	f7fd feaa 	bl	800982c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	3301      	adds	r3, #1
 800badc:	607b      	str	r3, [r7, #4]
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	2b37      	cmp	r3, #55	; 0x37
 800bae2:	d9ef      	bls.n	800bac4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bae4:	480d      	ldr	r0, [pc, #52]	; (800bb1c <prvInitialiseTaskLists+0x64>)
 800bae6:	f7fd fea1 	bl	800982c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800baea:	480d      	ldr	r0, [pc, #52]	; (800bb20 <prvInitialiseTaskLists+0x68>)
 800baec:	f7fd fe9e 	bl	800982c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800baf0:	480c      	ldr	r0, [pc, #48]	; (800bb24 <prvInitialiseTaskLists+0x6c>)
 800baf2:	f7fd fe9b 	bl	800982c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800baf6:	480c      	ldr	r0, [pc, #48]	; (800bb28 <prvInitialiseTaskLists+0x70>)
 800baf8:	f7fd fe98 	bl	800982c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bafc:	480b      	ldr	r0, [pc, #44]	; (800bb2c <prvInitialiseTaskLists+0x74>)
 800bafe:	f7fd fe95 	bl	800982c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bb02:	4b0b      	ldr	r3, [pc, #44]	; (800bb30 <prvInitialiseTaskLists+0x78>)
 800bb04:	4a05      	ldr	r2, [pc, #20]	; (800bb1c <prvInitialiseTaskLists+0x64>)
 800bb06:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bb08:	4b0a      	ldr	r3, [pc, #40]	; (800bb34 <prvInitialiseTaskLists+0x7c>)
 800bb0a:	4a05      	ldr	r2, [pc, #20]	; (800bb20 <prvInitialiseTaskLists+0x68>)
 800bb0c:	601a      	str	r2, [r3, #0]
}
 800bb0e:	bf00      	nop
 800bb10:	3708      	adds	r7, #8
 800bb12:	46bd      	mov	sp, r7
 800bb14:	bd80      	pop	{r7, pc}
 800bb16:	bf00      	nop
 800bb18:	200018cc 	.word	0x200018cc
 800bb1c:	20001d2c 	.word	0x20001d2c
 800bb20:	20001d40 	.word	0x20001d40
 800bb24:	20001d5c 	.word	0x20001d5c
 800bb28:	20001d70 	.word	0x20001d70
 800bb2c:	20001d88 	.word	0x20001d88
 800bb30:	20001d54 	.word	0x20001d54
 800bb34:	20001d58 	.word	0x20001d58

0800bb38 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b082      	sub	sp, #8
 800bb3c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bb3e:	e019      	b.n	800bb74 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bb40:	f001 faa0 	bl	800d084 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb44:	4b10      	ldr	r3, [pc, #64]	; (800bb88 <prvCheckTasksWaitingTermination+0x50>)
 800bb46:	68db      	ldr	r3, [r3, #12]
 800bb48:	68db      	ldr	r3, [r3, #12]
 800bb4a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	3304      	adds	r3, #4
 800bb50:	4618      	mov	r0, r3
 800bb52:	f7fd fef5 	bl	8009940 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bb56:	4b0d      	ldr	r3, [pc, #52]	; (800bb8c <prvCheckTasksWaitingTermination+0x54>)
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	3b01      	subs	r3, #1
 800bb5c:	4a0b      	ldr	r2, [pc, #44]	; (800bb8c <prvCheckTasksWaitingTermination+0x54>)
 800bb5e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bb60:	4b0b      	ldr	r3, [pc, #44]	; (800bb90 <prvCheckTasksWaitingTermination+0x58>)
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	3b01      	subs	r3, #1
 800bb66:	4a0a      	ldr	r2, [pc, #40]	; (800bb90 <prvCheckTasksWaitingTermination+0x58>)
 800bb68:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bb6a:	f001 fabb 	bl	800d0e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bb6e:	6878      	ldr	r0, [r7, #4]
 800bb70:	f000 f8e4 	bl	800bd3c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bb74:	4b06      	ldr	r3, [pc, #24]	; (800bb90 <prvCheckTasksWaitingTermination+0x58>)
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d1e1      	bne.n	800bb40 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bb7c:	bf00      	nop
 800bb7e:	bf00      	nop
 800bb80:	3708      	adds	r7, #8
 800bb82:	46bd      	mov	sp, r7
 800bb84:	bd80      	pop	{r7, pc}
 800bb86:	bf00      	nop
 800bb88:	20001d70 	.word	0x20001d70
 800bb8c:	20001d9c 	.word	0x20001d9c
 800bb90:	20001d84 	.word	0x20001d84

0800bb94 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	b086      	sub	sp, #24
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	60f8      	str	r0, [r7, #12]
 800bb9c:	60b9      	str	r1, [r7, #8]
 800bb9e:	607a      	str	r2, [r7, #4]
 800bba0:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d102      	bne.n	800bbae <vTaskGetInfo+0x1a>
 800bba8:	4b2c      	ldr	r3, [pc, #176]	; (800bc5c <vTaskGetInfo+0xc8>)
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	e000      	b.n	800bbb0 <vTaskGetInfo+0x1c>
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 800bbb2:	68bb      	ldr	r3, [r7, #8]
 800bbb4:	697a      	ldr	r2, [r7, #20]
 800bbb6:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 800bbb8:	697b      	ldr	r3, [r7, #20]
 800bbba:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800bbbe:	68bb      	ldr	r3, [r7, #8]
 800bbc0:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 800bbc2:	697b      	ldr	r3, [r7, #20]
 800bbc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbc6:	68bb      	ldr	r3, [r7, #8]
 800bbc8:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 800bbca:	697b      	ldr	r3, [r7, #20]
 800bbcc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bbce:	68bb      	ldr	r3, [r7, #8]
 800bbd0:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 800bbd2:	697b      	ldr	r3, [r7, #20]
 800bbd4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bbd6:	68bb      	ldr	r3, [r7, #8]
 800bbd8:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 800bbda:	697b      	ldr	r3, [r7, #20]
 800bbdc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800bbde:	68bb      	ldr	r3, [r7, #8]
 800bbe0:	615a      	str	r2, [r3, #20]
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
		}
		#else
		{
			pxTaskStatus->ulRunTimeCounter = 0;
 800bbe2:	68bb      	ldr	r3, [r7, #8]
 800bbe4:	2200      	movs	r2, #0
 800bbe6:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 800bbe8:	78fb      	ldrb	r3, [r7, #3]
 800bbea:	2b05      	cmp	r3, #5
 800bbec:	d01a      	beq.n	800bc24 <vTaskGetInfo+0x90>
		{
			if( pxTCB == pxCurrentTCB )
 800bbee:	4b1b      	ldr	r3, [pc, #108]	; (800bc5c <vTaskGetInfo+0xc8>)
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	697a      	ldr	r2, [r7, #20]
 800bbf4:	429a      	cmp	r2, r3
 800bbf6:	d103      	bne.n	800bc00 <vTaskGetInfo+0x6c>
			{
				pxTaskStatus->eCurrentState = eRunning;
 800bbf8:	68bb      	ldr	r3, [r7, #8]
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	731a      	strb	r2, [r3, #12]
 800bbfe:	e018      	b.n	800bc32 <vTaskGetInfo+0x9e>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 800bc00:	68bb      	ldr	r3, [r7, #8]
 800bc02:	78fa      	ldrb	r2, [r7, #3]
 800bc04:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 800bc06:	78fb      	ldrb	r3, [r7, #3]
 800bc08:	2b03      	cmp	r3, #3
 800bc0a:	d112      	bne.n	800bc32 <vTaskGetInfo+0x9e>
					{
						vTaskSuspendAll();
 800bc0c:	f7ff fb9c 	bl	800b348 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bc10:	697b      	ldr	r3, [r7, #20]
 800bc12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d002      	beq.n	800bc1e <vTaskGetInfo+0x8a>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 800bc18:	68bb      	ldr	r3, [r7, #8]
 800bc1a:	2202      	movs	r2, #2
 800bc1c:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 800bc1e:	f7ff fba1 	bl	800b364 <xTaskResumeAll>
 800bc22:	e006      	b.n	800bc32 <vTaskGetInfo+0x9e>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 800bc24:	6978      	ldr	r0, [r7, #20]
 800bc26:	f7ff fab9 	bl	800b19c <eTaskGetState>
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	461a      	mov	r2, r3
 800bc2e:	68bb      	ldr	r3, [r7, #8]
 800bc30:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d009      	beq.n	800bc4c <vTaskGetInfo+0xb8>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 800bc38:	697b      	ldr	r3, [r7, #20]
 800bc3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	f000 f861 	bl	800bd04 <prvTaskCheckFreeStackSpace>
 800bc42:	4603      	mov	r3, r0
 800bc44:	461a      	mov	r2, r3
 800bc46:	68bb      	ldr	r3, [r7, #8]
 800bc48:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 800bc4a:	e002      	b.n	800bc52 <vTaskGetInfo+0xbe>
			pxTaskStatus->usStackHighWaterMark = 0;
 800bc4c:	68bb      	ldr	r3, [r7, #8]
 800bc4e:	2200      	movs	r2, #0
 800bc50:	841a      	strh	r2, [r3, #32]
	}
 800bc52:	bf00      	nop
 800bc54:	3718      	adds	r7, #24
 800bc56:	46bd      	mov	sp, r7
 800bc58:	bd80      	pop	{r7, pc}
 800bc5a:	bf00      	nop
 800bc5c:	200018c8 	.word	0x200018c8

0800bc60 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 800bc60:	b580      	push	{r7, lr}
 800bc62:	b08a      	sub	sp, #40	; 0x28
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	60f8      	str	r0, [r7, #12]
 800bc68:	60b9      	str	r1, [r7, #8]
 800bc6a:	4613      	mov	r3, r2
 800bc6c:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 800bc6e:	2300      	movs	r3, #0
 800bc70:	627b      	str	r3, [r7, #36]	; 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 800bc72:	68bb      	ldr	r3, [r7, #8]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d03f      	beq.n	800bcfa <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc7a:	68bb      	ldr	r3, [r7, #8]
 800bc7c:	623b      	str	r3, [r7, #32]
 800bc7e:	6a3b      	ldr	r3, [r7, #32]
 800bc80:	685b      	ldr	r3, [r3, #4]
 800bc82:	685a      	ldr	r2, [r3, #4]
 800bc84:	6a3b      	ldr	r3, [r7, #32]
 800bc86:	605a      	str	r2, [r3, #4]
 800bc88:	6a3b      	ldr	r3, [r7, #32]
 800bc8a:	685a      	ldr	r2, [r3, #4]
 800bc8c:	6a3b      	ldr	r3, [r7, #32]
 800bc8e:	3308      	adds	r3, #8
 800bc90:	429a      	cmp	r2, r3
 800bc92:	d104      	bne.n	800bc9e <prvListTasksWithinSingleList+0x3e>
 800bc94:	6a3b      	ldr	r3, [r7, #32]
 800bc96:	685b      	ldr	r3, [r3, #4]
 800bc98:	685a      	ldr	r2, [r3, #4]
 800bc9a:	6a3b      	ldr	r3, [r7, #32]
 800bc9c:	605a      	str	r2, [r3, #4]
 800bc9e:	6a3b      	ldr	r3, [r7, #32]
 800bca0:	685b      	ldr	r3, [r3, #4]
 800bca2:	68db      	ldr	r3, [r3, #12]
 800bca4:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bca6:	68bb      	ldr	r3, [r7, #8]
 800bca8:	61bb      	str	r3, [r7, #24]
 800bcaa:	69bb      	ldr	r3, [r7, #24]
 800bcac:	685b      	ldr	r3, [r3, #4]
 800bcae:	685a      	ldr	r2, [r3, #4]
 800bcb0:	69bb      	ldr	r3, [r7, #24]
 800bcb2:	605a      	str	r2, [r3, #4]
 800bcb4:	69bb      	ldr	r3, [r7, #24]
 800bcb6:	685a      	ldr	r2, [r3, #4]
 800bcb8:	69bb      	ldr	r3, [r7, #24]
 800bcba:	3308      	adds	r3, #8
 800bcbc:	429a      	cmp	r2, r3
 800bcbe:	d104      	bne.n	800bcca <prvListTasksWithinSingleList+0x6a>
 800bcc0:	69bb      	ldr	r3, [r7, #24]
 800bcc2:	685b      	ldr	r3, [r3, #4]
 800bcc4:	685a      	ldr	r2, [r3, #4]
 800bcc6:	69bb      	ldr	r3, [r7, #24]
 800bcc8:	605a      	str	r2, [r3, #4]
 800bcca:	69bb      	ldr	r3, [r7, #24]
 800bccc:	685b      	ldr	r3, [r3, #4]
 800bcce:	68db      	ldr	r3, [r3, #12]
 800bcd0:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 800bcd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bcd4:	4613      	mov	r3, r2
 800bcd6:	00db      	lsls	r3, r3, #3
 800bcd8:	4413      	add	r3, r2
 800bcda:	009b      	lsls	r3, r3, #2
 800bcdc:	461a      	mov	r2, r3
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	1899      	adds	r1, r3, r2
 800bce2:	79fb      	ldrb	r3, [r7, #7]
 800bce4:	2201      	movs	r2, #1
 800bce6:	6978      	ldr	r0, [r7, #20]
 800bce8:	f7ff ff54 	bl	800bb94 <vTaskGetInfo>
				uxTask++;
 800bcec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcee:	3301      	adds	r3, #1
 800bcf0:	627b      	str	r3, [r7, #36]	; 0x24
			} while( pxNextTCB != pxFirstTCB );
 800bcf2:	697a      	ldr	r2, [r7, #20]
 800bcf4:	69fb      	ldr	r3, [r7, #28]
 800bcf6:	429a      	cmp	r2, r3
 800bcf8:	d1d5      	bne.n	800bca6 <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 800bcfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	3728      	adds	r7, #40	; 0x28
 800bd00:	46bd      	mov	sp, r7
 800bd02:	bd80      	pop	{r7, pc}

0800bd04 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800bd04:	b480      	push	{r7}
 800bd06:	b085      	sub	sp, #20
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800bd0c:	2300      	movs	r3, #0
 800bd0e:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800bd10:	e005      	b.n	800bd1e <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	3301      	adds	r3, #1
 800bd16:	607b      	str	r3, [r7, #4]
			ulCount++;
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	3301      	adds	r3, #1
 800bd1c:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	781b      	ldrb	r3, [r3, #0]
 800bd22:	2ba5      	cmp	r3, #165	; 0xa5
 800bd24:	d0f5      	beq.n	800bd12 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	089b      	lsrs	r3, r3, #2
 800bd2a:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	b29b      	uxth	r3, r3
	}
 800bd30:	4618      	mov	r0, r3
 800bd32:	3714      	adds	r7, #20
 800bd34:	46bd      	mov	sp, r7
 800bd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3a:	4770      	bx	lr

0800bd3c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b084      	sub	sp, #16
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	3364      	adds	r3, #100	; 0x64
 800bd48:	4618      	mov	r0, r3
 800bd4a:	f003 fbdb 	bl	800f504 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d108      	bne.n	800bd6a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd5c:	4618      	mov	r0, r3
 800bd5e:	f001 fb7f 	bl	800d460 <vPortFree>
				vPortFree( pxTCB );
 800bd62:	6878      	ldr	r0, [r7, #4]
 800bd64:	f001 fb7c 	bl	800d460 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bd68:	e018      	b.n	800bd9c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 800bd70:	2b01      	cmp	r3, #1
 800bd72:	d103      	bne.n	800bd7c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800bd74:	6878      	ldr	r0, [r7, #4]
 800bd76:	f001 fb73 	bl	800d460 <vPortFree>
	}
 800bd7a:	e00f      	b.n	800bd9c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 800bd82:	2b02      	cmp	r3, #2
 800bd84:	d00a      	beq.n	800bd9c <prvDeleteTCB+0x60>
	__asm volatile
 800bd86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd8a:	f383 8811 	msr	BASEPRI, r3
 800bd8e:	f3bf 8f6f 	isb	sy
 800bd92:	f3bf 8f4f 	dsb	sy
 800bd96:	60fb      	str	r3, [r7, #12]
}
 800bd98:	bf00      	nop
 800bd9a:	e7fe      	b.n	800bd9a <prvDeleteTCB+0x5e>
	}
 800bd9c:	bf00      	nop
 800bd9e:	3710      	adds	r7, #16
 800bda0:	46bd      	mov	sp, r7
 800bda2:	bd80      	pop	{r7, pc}

0800bda4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bda4:	b480      	push	{r7}
 800bda6:	b083      	sub	sp, #12
 800bda8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bdaa:	4b0c      	ldr	r3, [pc, #48]	; (800bddc <prvResetNextTaskUnblockTime+0x38>)
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d104      	bne.n	800bdbe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bdb4:	4b0a      	ldr	r3, [pc, #40]	; (800bde0 <prvResetNextTaskUnblockTime+0x3c>)
 800bdb6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bdba:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bdbc:	e008      	b.n	800bdd0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bdbe:	4b07      	ldr	r3, [pc, #28]	; (800bddc <prvResetNextTaskUnblockTime+0x38>)
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	68db      	ldr	r3, [r3, #12]
 800bdc4:	68db      	ldr	r3, [r3, #12]
 800bdc6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	685b      	ldr	r3, [r3, #4]
 800bdcc:	4a04      	ldr	r2, [pc, #16]	; (800bde0 <prvResetNextTaskUnblockTime+0x3c>)
 800bdce:	6013      	str	r3, [r2, #0]
}
 800bdd0:	bf00      	nop
 800bdd2:	370c      	adds	r7, #12
 800bdd4:	46bd      	mov	sp, r7
 800bdd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdda:	4770      	bx	lr
 800bddc:	20001d54 	.word	0x20001d54
 800bde0:	20001dbc 	.word	0x20001dbc

0800bde4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800bde4:	b480      	push	{r7}
 800bde6:	b083      	sub	sp, #12
 800bde8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800bdea:	4b05      	ldr	r3, [pc, #20]	; (800be00 <xTaskGetCurrentTaskHandle+0x1c>)
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	607b      	str	r3, [r7, #4]

		return xReturn;
 800bdf0:	687b      	ldr	r3, [r7, #4]
	}
 800bdf2:	4618      	mov	r0, r3
 800bdf4:	370c      	adds	r7, #12
 800bdf6:	46bd      	mov	sp, r7
 800bdf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdfc:	4770      	bx	lr
 800bdfe:	bf00      	nop
 800be00:	200018c8 	.word	0x200018c8

0800be04 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800be04:	b480      	push	{r7}
 800be06:	b083      	sub	sp, #12
 800be08:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800be0a:	4b0b      	ldr	r3, [pc, #44]	; (800be38 <xTaskGetSchedulerState+0x34>)
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d102      	bne.n	800be18 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800be12:	2301      	movs	r3, #1
 800be14:	607b      	str	r3, [r7, #4]
 800be16:	e008      	b.n	800be2a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800be18:	4b08      	ldr	r3, [pc, #32]	; (800be3c <xTaskGetSchedulerState+0x38>)
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d102      	bne.n	800be26 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800be20:	2302      	movs	r3, #2
 800be22:	607b      	str	r3, [r7, #4]
 800be24:	e001      	b.n	800be2a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800be26:	2300      	movs	r3, #0
 800be28:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800be2a:	687b      	ldr	r3, [r7, #4]
	}
 800be2c:	4618      	mov	r0, r3
 800be2e:	370c      	adds	r7, #12
 800be30:	46bd      	mov	sp, r7
 800be32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be36:	4770      	bx	lr
 800be38:	20001da8 	.word	0x20001da8
 800be3c:	20001dc4 	.word	0x20001dc4

0800be40 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800be40:	b580      	push	{r7, lr}
 800be42:	b084      	sub	sp, #16
 800be44:	af00      	add	r7, sp, #0
 800be46:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800be4c:	2300      	movs	r3, #0
 800be4e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d051      	beq.n	800befa <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800be56:	68bb      	ldr	r3, [r7, #8]
 800be58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be5a:	4b2a      	ldr	r3, [pc, #168]	; (800bf04 <xTaskPriorityInherit+0xc4>)
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be60:	429a      	cmp	r2, r3
 800be62:	d241      	bcs.n	800bee8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800be64:	68bb      	ldr	r3, [r7, #8]
 800be66:	699b      	ldr	r3, [r3, #24]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	db06      	blt.n	800be7a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be6c:	4b25      	ldr	r3, [pc, #148]	; (800bf04 <xTaskPriorityInherit+0xc4>)
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be72:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800be76:	68bb      	ldr	r3, [r7, #8]
 800be78:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800be7a:	68bb      	ldr	r3, [r7, #8]
 800be7c:	6959      	ldr	r1, [r3, #20]
 800be7e:	68bb      	ldr	r3, [r7, #8]
 800be80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be82:	4613      	mov	r3, r2
 800be84:	009b      	lsls	r3, r3, #2
 800be86:	4413      	add	r3, r2
 800be88:	009b      	lsls	r3, r3, #2
 800be8a:	4a1f      	ldr	r2, [pc, #124]	; (800bf08 <xTaskPriorityInherit+0xc8>)
 800be8c:	4413      	add	r3, r2
 800be8e:	4299      	cmp	r1, r3
 800be90:	d122      	bne.n	800bed8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800be92:	68bb      	ldr	r3, [r7, #8]
 800be94:	3304      	adds	r3, #4
 800be96:	4618      	mov	r0, r3
 800be98:	f7fd fd52 	bl	8009940 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800be9c:	4b19      	ldr	r3, [pc, #100]	; (800bf04 <xTaskPriorityInherit+0xc4>)
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bea2:	68bb      	ldr	r3, [r7, #8]
 800bea4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800bea6:	68bb      	ldr	r3, [r7, #8]
 800bea8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800beaa:	4b18      	ldr	r3, [pc, #96]	; (800bf0c <xTaskPriorityInherit+0xcc>)
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	429a      	cmp	r2, r3
 800beb0:	d903      	bls.n	800beba <xTaskPriorityInherit+0x7a>
 800beb2:	68bb      	ldr	r3, [r7, #8]
 800beb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800beb6:	4a15      	ldr	r2, [pc, #84]	; (800bf0c <xTaskPriorityInherit+0xcc>)
 800beb8:	6013      	str	r3, [r2, #0]
 800beba:	68bb      	ldr	r3, [r7, #8]
 800bebc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bebe:	4613      	mov	r3, r2
 800bec0:	009b      	lsls	r3, r3, #2
 800bec2:	4413      	add	r3, r2
 800bec4:	009b      	lsls	r3, r3, #2
 800bec6:	4a10      	ldr	r2, [pc, #64]	; (800bf08 <xTaskPriorityInherit+0xc8>)
 800bec8:	441a      	add	r2, r3
 800beca:	68bb      	ldr	r3, [r7, #8]
 800becc:	3304      	adds	r3, #4
 800bece:	4619      	mov	r1, r3
 800bed0:	4610      	mov	r0, r2
 800bed2:	f7fd fcd8 	bl	8009886 <vListInsertEnd>
 800bed6:	e004      	b.n	800bee2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bed8:	4b0a      	ldr	r3, [pc, #40]	; (800bf04 <xTaskPriorityInherit+0xc4>)
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bede:	68bb      	ldr	r3, [r7, #8]
 800bee0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800bee2:	2301      	movs	r3, #1
 800bee4:	60fb      	str	r3, [r7, #12]
 800bee6:	e008      	b.n	800befa <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800bee8:	68bb      	ldr	r3, [r7, #8]
 800beea:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800beec:	4b05      	ldr	r3, [pc, #20]	; (800bf04 <xTaskPriorityInherit+0xc4>)
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bef2:	429a      	cmp	r2, r3
 800bef4:	d201      	bcs.n	800befa <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800bef6:	2301      	movs	r3, #1
 800bef8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800befa:	68fb      	ldr	r3, [r7, #12]
	}
 800befc:	4618      	mov	r0, r3
 800befe:	3710      	adds	r7, #16
 800bf00:	46bd      	mov	sp, r7
 800bf02:	bd80      	pop	{r7, pc}
 800bf04:	200018c8 	.word	0x200018c8
 800bf08:	200018cc 	.word	0x200018cc
 800bf0c:	20001da4 	.word	0x20001da4

0800bf10 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bf10:	b580      	push	{r7, lr}
 800bf12:	b086      	sub	sp, #24
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bf1c:	2300      	movs	r3, #0
 800bf1e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d056      	beq.n	800bfd4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bf26:	4b2e      	ldr	r3, [pc, #184]	; (800bfe0 <xTaskPriorityDisinherit+0xd0>)
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	693a      	ldr	r2, [r7, #16]
 800bf2c:	429a      	cmp	r2, r3
 800bf2e:	d00a      	beq.n	800bf46 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800bf30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf34:	f383 8811 	msr	BASEPRI, r3
 800bf38:	f3bf 8f6f 	isb	sy
 800bf3c:	f3bf 8f4f 	dsb	sy
 800bf40:	60fb      	str	r3, [r7, #12]
}
 800bf42:	bf00      	nop
 800bf44:	e7fe      	b.n	800bf44 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800bf46:	693b      	ldr	r3, [r7, #16]
 800bf48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d10a      	bne.n	800bf64 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800bf4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf52:	f383 8811 	msr	BASEPRI, r3
 800bf56:	f3bf 8f6f 	isb	sy
 800bf5a:	f3bf 8f4f 	dsb	sy
 800bf5e:	60bb      	str	r3, [r7, #8]
}
 800bf60:	bf00      	nop
 800bf62:	e7fe      	b.n	800bf62 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800bf64:	693b      	ldr	r3, [r7, #16]
 800bf66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bf68:	1e5a      	subs	r2, r3, #1
 800bf6a:	693b      	ldr	r3, [r7, #16]
 800bf6c:	661a      	str	r2, [r3, #96]	; 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bf6e:	693b      	ldr	r3, [r7, #16]
 800bf70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf72:	693b      	ldr	r3, [r7, #16]
 800bf74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bf76:	429a      	cmp	r2, r3
 800bf78:	d02c      	beq.n	800bfd4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bf7a:	693b      	ldr	r3, [r7, #16]
 800bf7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d128      	bne.n	800bfd4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bf82:	693b      	ldr	r3, [r7, #16]
 800bf84:	3304      	adds	r3, #4
 800bf86:	4618      	mov	r0, r3
 800bf88:	f7fd fcda 	bl	8009940 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bf8c:	693b      	ldr	r3, [r7, #16]
 800bf8e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800bf90:	693b      	ldr	r3, [r7, #16]
 800bf92:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf94:	693b      	ldr	r3, [r7, #16]
 800bf96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf98:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bf9c:	693b      	ldr	r3, [r7, #16]
 800bf9e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bfa0:	693b      	ldr	r3, [r7, #16]
 800bfa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfa4:	4b0f      	ldr	r3, [pc, #60]	; (800bfe4 <xTaskPriorityDisinherit+0xd4>)
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	429a      	cmp	r2, r3
 800bfaa:	d903      	bls.n	800bfb4 <xTaskPriorityDisinherit+0xa4>
 800bfac:	693b      	ldr	r3, [r7, #16]
 800bfae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfb0:	4a0c      	ldr	r2, [pc, #48]	; (800bfe4 <xTaskPriorityDisinherit+0xd4>)
 800bfb2:	6013      	str	r3, [r2, #0]
 800bfb4:	693b      	ldr	r3, [r7, #16]
 800bfb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfb8:	4613      	mov	r3, r2
 800bfba:	009b      	lsls	r3, r3, #2
 800bfbc:	4413      	add	r3, r2
 800bfbe:	009b      	lsls	r3, r3, #2
 800bfc0:	4a09      	ldr	r2, [pc, #36]	; (800bfe8 <xTaskPriorityDisinherit+0xd8>)
 800bfc2:	441a      	add	r2, r3
 800bfc4:	693b      	ldr	r3, [r7, #16]
 800bfc6:	3304      	adds	r3, #4
 800bfc8:	4619      	mov	r1, r3
 800bfca:	4610      	mov	r0, r2
 800bfcc:	f7fd fc5b 	bl	8009886 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bfd0:	2301      	movs	r3, #1
 800bfd2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bfd4:	697b      	ldr	r3, [r7, #20]
	}
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	3718      	adds	r7, #24
 800bfda:	46bd      	mov	sp, r7
 800bfdc:	bd80      	pop	{r7, pc}
 800bfde:	bf00      	nop
 800bfe0:	200018c8 	.word	0x200018c8
 800bfe4:	20001da4 	.word	0x20001da4
 800bfe8:	200018cc 	.word	0x200018cc

0800bfec <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800bfec:	b580      	push	{r7, lr}
 800bfee:	b088      	sub	sp, #32
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	6078      	str	r0, [r7, #4]
 800bff4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800bffa:	2301      	movs	r3, #1
 800bffc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	2b00      	cmp	r3, #0
 800c002:	d06a      	beq.n	800c0da <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c004:	69bb      	ldr	r3, [r7, #24]
 800c006:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d10a      	bne.n	800c022 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800c00c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c010:	f383 8811 	msr	BASEPRI, r3
 800c014:	f3bf 8f6f 	isb	sy
 800c018:	f3bf 8f4f 	dsb	sy
 800c01c:	60fb      	str	r3, [r7, #12]
}
 800c01e:	bf00      	nop
 800c020:	e7fe      	b.n	800c020 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c022:	69bb      	ldr	r3, [r7, #24]
 800c024:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c026:	683a      	ldr	r2, [r7, #0]
 800c028:	429a      	cmp	r2, r3
 800c02a:	d902      	bls.n	800c032 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c02c:	683b      	ldr	r3, [r7, #0]
 800c02e:	61fb      	str	r3, [r7, #28]
 800c030:	e002      	b.n	800c038 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c032:	69bb      	ldr	r3, [r7, #24]
 800c034:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c036:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c038:	69bb      	ldr	r3, [r7, #24]
 800c03a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c03c:	69fa      	ldr	r2, [r7, #28]
 800c03e:	429a      	cmp	r2, r3
 800c040:	d04b      	beq.n	800c0da <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c042:	69bb      	ldr	r3, [r7, #24]
 800c044:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c046:	697a      	ldr	r2, [r7, #20]
 800c048:	429a      	cmp	r2, r3
 800c04a:	d146      	bne.n	800c0da <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c04c:	4b25      	ldr	r3, [pc, #148]	; (800c0e4 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	69ba      	ldr	r2, [r7, #24]
 800c052:	429a      	cmp	r2, r3
 800c054:	d10a      	bne.n	800c06c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800c056:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c05a:	f383 8811 	msr	BASEPRI, r3
 800c05e:	f3bf 8f6f 	isb	sy
 800c062:	f3bf 8f4f 	dsb	sy
 800c066:	60bb      	str	r3, [r7, #8]
}
 800c068:	bf00      	nop
 800c06a:	e7fe      	b.n	800c06a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c06c:	69bb      	ldr	r3, [r7, #24]
 800c06e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c070:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c072:	69bb      	ldr	r3, [r7, #24]
 800c074:	69fa      	ldr	r2, [r7, #28]
 800c076:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c078:	69bb      	ldr	r3, [r7, #24]
 800c07a:	699b      	ldr	r3, [r3, #24]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	db04      	blt.n	800c08a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c080:	69fb      	ldr	r3, [r7, #28]
 800c082:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c086:	69bb      	ldr	r3, [r7, #24]
 800c088:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c08a:	69bb      	ldr	r3, [r7, #24]
 800c08c:	6959      	ldr	r1, [r3, #20]
 800c08e:	693a      	ldr	r2, [r7, #16]
 800c090:	4613      	mov	r3, r2
 800c092:	009b      	lsls	r3, r3, #2
 800c094:	4413      	add	r3, r2
 800c096:	009b      	lsls	r3, r3, #2
 800c098:	4a13      	ldr	r2, [pc, #76]	; (800c0e8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c09a:	4413      	add	r3, r2
 800c09c:	4299      	cmp	r1, r3
 800c09e:	d11c      	bne.n	800c0da <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c0a0:	69bb      	ldr	r3, [r7, #24]
 800c0a2:	3304      	adds	r3, #4
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	f7fd fc4b 	bl	8009940 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c0aa:	69bb      	ldr	r3, [r7, #24]
 800c0ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0ae:	4b0f      	ldr	r3, [pc, #60]	; (800c0ec <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	429a      	cmp	r2, r3
 800c0b4:	d903      	bls.n	800c0be <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800c0b6:	69bb      	ldr	r3, [r7, #24]
 800c0b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0ba:	4a0c      	ldr	r2, [pc, #48]	; (800c0ec <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c0bc:	6013      	str	r3, [r2, #0]
 800c0be:	69bb      	ldr	r3, [r7, #24]
 800c0c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0c2:	4613      	mov	r3, r2
 800c0c4:	009b      	lsls	r3, r3, #2
 800c0c6:	4413      	add	r3, r2
 800c0c8:	009b      	lsls	r3, r3, #2
 800c0ca:	4a07      	ldr	r2, [pc, #28]	; (800c0e8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c0cc:	441a      	add	r2, r3
 800c0ce:	69bb      	ldr	r3, [r7, #24]
 800c0d0:	3304      	adds	r3, #4
 800c0d2:	4619      	mov	r1, r3
 800c0d4:	4610      	mov	r0, r2
 800c0d6:	f7fd fbd6 	bl	8009886 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c0da:	bf00      	nop
 800c0dc:	3720      	adds	r7, #32
 800c0de:	46bd      	mov	sp, r7
 800c0e0:	bd80      	pop	{r7, pc}
 800c0e2:	bf00      	nop
 800c0e4:	200018c8 	.word	0x200018c8
 800c0e8:	200018cc 	.word	0x200018cc
 800c0ec:	20001da4 	.word	0x20001da4

0800c0f0 <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b084      	sub	sp, #16
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	6078      	str	r0, [r7, #4]
 800c0f8:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
 800c0fa:	6839      	ldr	r1, [r7, #0]
 800c0fc:	6878      	ldr	r0, [r7, #4]
 800c0fe:	f003 fa8d 	bl	800f61c <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 800c102:	6878      	ldr	r0, [r7, #4]
 800c104:	f7f4 f8cc 	bl	80002a0 <strlen>
 800c108:	60f8      	str	r0, [r7, #12]
 800c10a:	e007      	b.n	800c11c <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
 800c10c:	687a      	ldr	r2, [r7, #4]
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	4413      	add	r3, r2
 800c112:	2220      	movs	r2, #32
 800c114:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	3301      	adds	r3, #1
 800c11a:	60fb      	str	r3, [r7, #12]
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	2b1e      	cmp	r3, #30
 800c120:	d9f4      	bls.n	800c10c <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
 800c122:	687a      	ldr	r2, [r7, #4]
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	4413      	add	r3, r2
 800c128:	2200      	movs	r2, #0
 800c12a:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
 800c12c:	687a      	ldr	r2, [r7, #4]
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	4413      	add	r3, r2
	}
 800c132:	4618      	mov	r0, r3
 800c134:	3710      	adds	r7, #16
 800c136:	46bd      	mov	sp, r7
 800c138:	bd80      	pop	{r7, pc}
	...

0800c13c <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
 800c13c:	b590      	push	{r4, r7, lr}
 800c13e:	b089      	sub	sp, #36	; 0x24
 800c140:	af02      	add	r7, sp, #8
 800c142:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	2200      	movs	r2, #0
 800c148:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 800c14a:	4b45      	ldr	r3, [pc, #276]	; (800c260 <vTaskList+0x124>)
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 800c150:	4b43      	ldr	r3, [pc, #268]	; (800c260 <vTaskList+0x124>)
 800c152:	681a      	ldr	r2, [r3, #0]
 800c154:	4613      	mov	r3, r2
 800c156:	00db      	lsls	r3, r3, #3
 800c158:	4413      	add	r3, r2
 800c15a:	009b      	lsls	r3, r3, #2
 800c15c:	4618      	mov	r0, r3
 800c15e:	f001 f8b3 	bl	800d2c8 <pvPortMalloc>
 800c162:	60b8      	str	r0, [r7, #8]

		if( pxTaskStatusArray != NULL )
 800c164:	68bb      	ldr	r3, [r7, #8]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d076      	beq.n	800c258 <vTaskList+0x11c>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
 800c16a:	2200      	movs	r2, #0
 800c16c:	68f9      	ldr	r1, [r7, #12]
 800c16e:	68b8      	ldr	r0, [r7, #8]
 800c170:	f7ff f9a6 	bl	800b4c0 <uxTaskGetSystemState>
 800c174:	60f8      	str	r0, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
 800c176:	2300      	movs	r3, #0
 800c178:	617b      	str	r3, [r7, #20]
 800c17a:	e066      	b.n	800c24a <vTaskList+0x10e>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
 800c17c:	697a      	ldr	r2, [r7, #20]
 800c17e:	4613      	mov	r3, r2
 800c180:	00db      	lsls	r3, r3, #3
 800c182:	4413      	add	r3, r2
 800c184:	009b      	lsls	r3, r3, #2
 800c186:	461a      	mov	r2, r3
 800c188:	68bb      	ldr	r3, [r7, #8]
 800c18a:	4413      	add	r3, r2
 800c18c:	7b1b      	ldrb	r3, [r3, #12]
 800c18e:	2b04      	cmp	r3, #4
 800c190:	d81b      	bhi.n	800c1ca <vTaskList+0x8e>
 800c192:	a201      	add	r2, pc, #4	; (adr r2, 800c198 <vTaskList+0x5c>)
 800c194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c198:	0800c1ad 	.word	0x0800c1ad
 800c19c:	0800c1b3 	.word	0x0800c1b3
 800c1a0:	0800c1b9 	.word	0x0800c1b9
 800c1a4:	0800c1bf 	.word	0x0800c1bf
 800c1a8:	0800c1c5 	.word	0x0800c1c5
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
 800c1ac:	2358      	movs	r3, #88	; 0x58
 800c1ae:	74fb      	strb	r3, [r7, #19]
										break;
 800c1b0:	e00e      	b.n	800c1d0 <vTaskList+0x94>

					case eReady:		cStatus = tskREADY_CHAR;
 800c1b2:	2352      	movs	r3, #82	; 0x52
 800c1b4:	74fb      	strb	r3, [r7, #19]
										break;
 800c1b6:	e00b      	b.n	800c1d0 <vTaskList+0x94>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
 800c1b8:	2342      	movs	r3, #66	; 0x42
 800c1ba:	74fb      	strb	r3, [r7, #19]
										break;
 800c1bc:	e008      	b.n	800c1d0 <vTaskList+0x94>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
 800c1be:	2353      	movs	r3, #83	; 0x53
 800c1c0:	74fb      	strb	r3, [r7, #19]
										break;
 800c1c2:	e005      	b.n	800c1d0 <vTaskList+0x94>

					case eDeleted:		cStatus = tskDELETED_CHAR;
 800c1c4:	2344      	movs	r3, #68	; 0x44
 800c1c6:	74fb      	strb	r3, [r7, #19]
										break;
 800c1c8:	e002      	b.n	800c1d0 <vTaskList+0x94>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	74fb      	strb	r3, [r7, #19]
										break;
 800c1ce:	bf00      	nop
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 800c1d0:	697a      	ldr	r2, [r7, #20]
 800c1d2:	4613      	mov	r3, r2
 800c1d4:	00db      	lsls	r3, r3, #3
 800c1d6:	4413      	add	r3, r2
 800c1d8:	009b      	lsls	r3, r3, #2
 800c1da:	461a      	mov	r2, r3
 800c1dc:	68bb      	ldr	r3, [r7, #8]
 800c1de:	4413      	add	r3, r2
 800c1e0:	685b      	ldr	r3, [r3, #4]
 800c1e2:	4619      	mov	r1, r3
 800c1e4:	6878      	ldr	r0, [r7, #4]
 800c1e6:	f7ff ff83 	bl	800c0f0 <prvWriteNameToBuffer>
 800c1ea:	6078      	str	r0, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 800c1ec:	7cf9      	ldrb	r1, [r7, #19]
 800c1ee:	697a      	ldr	r2, [r7, #20]
 800c1f0:	4613      	mov	r3, r2
 800c1f2:	00db      	lsls	r3, r3, #3
 800c1f4:	4413      	add	r3, r2
 800c1f6:	009b      	lsls	r3, r3, #2
 800c1f8:	461a      	mov	r2, r3
 800c1fa:	68bb      	ldr	r3, [r7, #8]
 800c1fc:	4413      	add	r3, r2
 800c1fe:	6918      	ldr	r0, [r3, #16]
 800c200:	697a      	ldr	r2, [r7, #20]
 800c202:	4613      	mov	r3, r2
 800c204:	00db      	lsls	r3, r3, #3
 800c206:	4413      	add	r3, r2
 800c208:	009b      	lsls	r3, r3, #2
 800c20a:	461a      	mov	r2, r3
 800c20c:	68bb      	ldr	r3, [r7, #8]
 800c20e:	4413      	add	r3, r2
 800c210:	8c1b      	ldrh	r3, [r3, #32]
 800c212:	461c      	mov	r4, r3
 800c214:	697a      	ldr	r2, [r7, #20]
 800c216:	4613      	mov	r3, r2
 800c218:	00db      	lsls	r3, r3, #3
 800c21a:	4413      	add	r3, r2
 800c21c:	009b      	lsls	r3, r3, #2
 800c21e:	461a      	mov	r2, r3
 800c220:	68bb      	ldr	r3, [r7, #8]
 800c222:	4413      	add	r3, r2
 800c224:	689b      	ldr	r3, [r3, #8]
 800c226:	9301      	str	r3, [sp, #4]
 800c228:	9400      	str	r4, [sp, #0]
 800c22a:	4603      	mov	r3, r0
 800c22c:	460a      	mov	r2, r1
 800c22e:	490d      	ldr	r1, [pc, #52]	; (800c264 <vTaskList+0x128>)
 800c230:	6878      	ldr	r0, [r7, #4]
 800c232:	f003 f9d3 	bl	800f5dc <siprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 800c236:	6878      	ldr	r0, [r7, #4]
 800c238:	f7f4 f832 	bl	80002a0 <strlen>
 800c23c:	4602      	mov	r2, r0
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	4413      	add	r3, r2
 800c242:	607b      	str	r3, [r7, #4]
			for( x = 0; x < uxArraySize; x++ )
 800c244:	697b      	ldr	r3, [r7, #20]
 800c246:	3301      	adds	r3, #1
 800c248:	617b      	str	r3, [r7, #20]
 800c24a:	697a      	ldr	r2, [r7, #20]
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	429a      	cmp	r2, r3
 800c250:	d394      	bcc.n	800c17c <vTaskList+0x40>
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 800c252:	68b8      	ldr	r0, [r7, #8]
 800c254:	f001 f904 	bl	800d460 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c258:	bf00      	nop
 800c25a:	371c      	adds	r7, #28
 800c25c:	46bd      	mov	sp, r7
 800c25e:	bd90      	pop	{r4, r7, pc}
 800c260:	20001d9c 	.word	0x20001d9c
 800c264:	08010534 	.word	0x08010534

0800c268 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c268:	b480      	push	{r7}
 800c26a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c26c:	4b07      	ldr	r3, [pc, #28]	; (800c28c <pvTaskIncrementMutexHeldCount+0x24>)
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	2b00      	cmp	r3, #0
 800c272:	d004      	beq.n	800c27e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c274:	4b05      	ldr	r3, [pc, #20]	; (800c28c <pvTaskIncrementMutexHeldCount+0x24>)
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800c27a:	3201      	adds	r2, #1
 800c27c:	661a      	str	r2, [r3, #96]	; 0x60
		}

		return pxCurrentTCB;
 800c27e:	4b03      	ldr	r3, [pc, #12]	; (800c28c <pvTaskIncrementMutexHeldCount+0x24>)
 800c280:	681b      	ldr	r3, [r3, #0]
	}
 800c282:	4618      	mov	r0, r3
 800c284:	46bd      	mov	sp, r7
 800c286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c28a:	4770      	bx	lr
 800c28c:	200018c8 	.word	0x200018c8

0800c290 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800c290:	b580      	push	{r7, lr}
 800c292:	b086      	sub	sp, #24
 800c294:	af00      	add	r7, sp, #0
 800c296:	60f8      	str	r0, [r7, #12]
 800c298:	60b9      	str	r1, [r7, #8]
 800c29a:	607a      	str	r2, [r7, #4]
 800c29c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800c29e:	f000 fef1 	bl	800d084 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800c2a2:	4b29      	ldr	r3, [pc, #164]	; (800c348 <xTaskNotifyWait+0xb8>)
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800c2aa:	b2db      	uxtb	r3, r3
 800c2ac:	2b02      	cmp	r3, #2
 800c2ae:	d01c      	beq.n	800c2ea <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800c2b0:	4b25      	ldr	r3, [pc, #148]	; (800c348 <xTaskNotifyWait+0xb8>)
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
 800c2b8:	68fa      	ldr	r2, [r7, #12]
 800c2ba:	43d2      	mvns	r2, r2
 800c2bc:	400a      	ands	r2, r1
 800c2be:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800c2c2:	4b21      	ldr	r3, [pc, #132]	; (800c348 <xTaskNotifyWait+0xb8>)
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	2201      	movs	r2, #1
 800c2c8:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8

				if( xTicksToWait > ( TickType_t ) 0 )
 800c2cc:	683b      	ldr	r3, [r7, #0]
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d00b      	beq.n	800c2ea <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c2d2:	2101      	movs	r1, #1
 800c2d4:	6838      	ldr	r0, [r7, #0]
 800c2d6:	f000 fa03 	bl	800c6e0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800c2da:	4b1c      	ldr	r3, [pc, #112]	; (800c34c <xTaskNotifyWait+0xbc>)
 800c2dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c2e0:	601a      	str	r2, [r3, #0]
 800c2e2:	f3bf 8f4f 	dsb	sy
 800c2e6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800c2ea:	f000 fefb 	bl	800d0e4 <vPortExitCritical>

		taskENTER_CRITICAL();
 800c2ee:	f000 fec9 	bl	800d084 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d005      	beq.n	800c304 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800c2f8:	4b13      	ldr	r3, [pc, #76]	; (800c348 <xTaskNotifyWait+0xb8>)
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800c304:	4b10      	ldr	r3, [pc, #64]	; (800c348 <xTaskNotifyWait+0xb8>)
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800c30c:	b2db      	uxtb	r3, r3
 800c30e:	2b02      	cmp	r3, #2
 800c310:	d002      	beq.n	800c318 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800c312:	2300      	movs	r3, #0
 800c314:	617b      	str	r3, [r7, #20]
 800c316:	e00a      	b.n	800c32e <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800c318:	4b0b      	ldr	r3, [pc, #44]	; (800c348 <xTaskNotifyWait+0xb8>)
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
 800c320:	68ba      	ldr	r2, [r7, #8]
 800c322:	43d2      	mvns	r2, r2
 800c324:	400a      	ands	r2, r1
 800c326:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
				xReturn = pdTRUE;
 800c32a:	2301      	movs	r3, #1
 800c32c:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c32e:	4b06      	ldr	r3, [pc, #24]	; (800c348 <xTaskNotifyWait+0xb8>)
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	2200      	movs	r2, #0
 800c334:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
		}
		taskEXIT_CRITICAL();
 800c338:	f000 fed4 	bl	800d0e4 <vPortExitCritical>

		return xReturn;
 800c33c:	697b      	ldr	r3, [r7, #20]
	}
 800c33e:	4618      	mov	r0, r3
 800c340:	3718      	adds	r7, #24
 800c342:	46bd      	mov	sp, r7
 800c344:	bd80      	pop	{r7, pc}
 800c346:	bf00      	nop
 800c348:	200018c8 	.word	0x200018c8
 800c34c:	e000ed04 	.word	0xe000ed04

0800c350 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800c350:	b580      	push	{r7, lr}
 800c352:	b08a      	sub	sp, #40	; 0x28
 800c354:	af00      	add	r7, sp, #0
 800c356:	60f8      	str	r0, [r7, #12]
 800c358:	60b9      	str	r1, [r7, #8]
 800c35a:	603b      	str	r3, [r7, #0]
 800c35c:	4613      	mov	r3, r2
 800c35e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800c360:	2301      	movs	r3, #1
 800c362:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	2b00      	cmp	r3, #0
 800c368:	d10a      	bne.n	800c380 <xTaskGenericNotify+0x30>
	__asm volatile
 800c36a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c36e:	f383 8811 	msr	BASEPRI, r3
 800c372:	f3bf 8f6f 	isb	sy
 800c376:	f3bf 8f4f 	dsb	sy
 800c37a:	61bb      	str	r3, [r7, #24]
}
 800c37c:	bf00      	nop
 800c37e:	e7fe      	b.n	800c37e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800c384:	f000 fe7e 	bl	800d084 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800c388:	683b      	ldr	r3, [r7, #0]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d004      	beq.n	800c398 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800c38e:	6a3b      	ldr	r3, [r7, #32]
 800c390:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800c398:	6a3b      	ldr	r3, [r7, #32]
 800c39a:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800c39e:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800c3a0:	6a3b      	ldr	r3, [r7, #32]
 800c3a2:	2202      	movs	r2, #2
 800c3a4:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8

			switch( eAction )
 800c3a8:	79fb      	ldrb	r3, [r7, #7]
 800c3aa:	2b04      	cmp	r3, #4
 800c3ac:	d82d      	bhi.n	800c40a <xTaskGenericNotify+0xba>
 800c3ae:	a201      	add	r2, pc, #4	; (adr r2, 800c3b4 <xTaskGenericNotify+0x64>)
 800c3b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3b4:	0800c42d 	.word	0x0800c42d
 800c3b8:	0800c3c9 	.word	0x0800c3c9
 800c3bc:	0800c3db 	.word	0x0800c3db
 800c3c0:	0800c3eb 	.word	0x0800c3eb
 800c3c4:	0800c3f5 	.word	0x0800c3f5
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800c3c8:	6a3b      	ldr	r3, [r7, #32]
 800c3ca:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800c3ce:	68bb      	ldr	r3, [r7, #8]
 800c3d0:	431a      	orrs	r2, r3
 800c3d2:	6a3b      	ldr	r3, [r7, #32]
 800c3d4:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					break;
 800c3d8:	e02b      	b.n	800c432 <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800c3da:	6a3b      	ldr	r3, [r7, #32]
 800c3dc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800c3e0:	1c5a      	adds	r2, r3, #1
 800c3e2:	6a3b      	ldr	r3, [r7, #32]
 800c3e4:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					break;
 800c3e8:	e023      	b.n	800c432 <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800c3ea:	6a3b      	ldr	r3, [r7, #32]
 800c3ec:	68ba      	ldr	r2, [r7, #8]
 800c3ee:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					break;
 800c3f2:	e01e      	b.n	800c432 <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800c3f4:	7ffb      	ldrb	r3, [r7, #31]
 800c3f6:	2b02      	cmp	r3, #2
 800c3f8:	d004      	beq.n	800c404 <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800c3fa:	6a3b      	ldr	r3, [r7, #32]
 800c3fc:	68ba      	ldr	r2, [r7, #8]
 800c3fe:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800c402:	e016      	b.n	800c432 <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 800c404:	2300      	movs	r3, #0
 800c406:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800c408:	e013      	b.n	800c432 <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800c40a:	6a3b      	ldr	r3, [r7, #32]
 800c40c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800c410:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c414:	d00c      	beq.n	800c430 <xTaskGenericNotify+0xe0>
	__asm volatile
 800c416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c41a:	f383 8811 	msr	BASEPRI, r3
 800c41e:	f3bf 8f6f 	isb	sy
 800c422:	f3bf 8f4f 	dsb	sy
 800c426:	617b      	str	r3, [r7, #20]
}
 800c428:	bf00      	nop
 800c42a:	e7fe      	b.n	800c42a <xTaskGenericNotify+0xda>
					break;
 800c42c:	bf00      	nop
 800c42e:	e000      	b.n	800c432 <xTaskGenericNotify+0xe2>

					break;
 800c430:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800c432:	7ffb      	ldrb	r3, [r7, #31]
 800c434:	2b01      	cmp	r3, #1
 800c436:	d13a      	bne.n	800c4ae <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c438:	6a3b      	ldr	r3, [r7, #32]
 800c43a:	3304      	adds	r3, #4
 800c43c:	4618      	mov	r0, r3
 800c43e:	f7fd fa7f 	bl	8009940 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800c442:	6a3b      	ldr	r3, [r7, #32]
 800c444:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c446:	4b1d      	ldr	r3, [pc, #116]	; (800c4bc <xTaskGenericNotify+0x16c>)
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	429a      	cmp	r2, r3
 800c44c:	d903      	bls.n	800c456 <xTaskGenericNotify+0x106>
 800c44e:	6a3b      	ldr	r3, [r7, #32]
 800c450:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c452:	4a1a      	ldr	r2, [pc, #104]	; (800c4bc <xTaskGenericNotify+0x16c>)
 800c454:	6013      	str	r3, [r2, #0]
 800c456:	6a3b      	ldr	r3, [r7, #32]
 800c458:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c45a:	4613      	mov	r3, r2
 800c45c:	009b      	lsls	r3, r3, #2
 800c45e:	4413      	add	r3, r2
 800c460:	009b      	lsls	r3, r3, #2
 800c462:	4a17      	ldr	r2, [pc, #92]	; (800c4c0 <xTaskGenericNotify+0x170>)
 800c464:	441a      	add	r2, r3
 800c466:	6a3b      	ldr	r3, [r7, #32]
 800c468:	3304      	adds	r3, #4
 800c46a:	4619      	mov	r1, r3
 800c46c:	4610      	mov	r0, r2
 800c46e:	f7fd fa0a 	bl	8009886 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800c472:	6a3b      	ldr	r3, [r7, #32]
 800c474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c476:	2b00      	cmp	r3, #0
 800c478:	d00a      	beq.n	800c490 <xTaskGenericNotify+0x140>
	__asm volatile
 800c47a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c47e:	f383 8811 	msr	BASEPRI, r3
 800c482:	f3bf 8f6f 	isb	sy
 800c486:	f3bf 8f4f 	dsb	sy
 800c48a:	613b      	str	r3, [r7, #16]
}
 800c48c:	bf00      	nop
 800c48e:	e7fe      	b.n	800c48e <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c490:	6a3b      	ldr	r3, [r7, #32]
 800c492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c494:	4b0b      	ldr	r3, [pc, #44]	; (800c4c4 <xTaskGenericNotify+0x174>)
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c49a:	429a      	cmp	r2, r3
 800c49c:	d907      	bls.n	800c4ae <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800c49e:	4b0a      	ldr	r3, [pc, #40]	; (800c4c8 <xTaskGenericNotify+0x178>)
 800c4a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c4a4:	601a      	str	r2, [r3, #0]
 800c4a6:	f3bf 8f4f 	dsb	sy
 800c4aa:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800c4ae:	f000 fe19 	bl	800d0e4 <vPortExitCritical>

		return xReturn;
 800c4b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800c4b4:	4618      	mov	r0, r3
 800c4b6:	3728      	adds	r7, #40	; 0x28
 800c4b8:	46bd      	mov	sp, r7
 800c4ba:	bd80      	pop	{r7, pc}
 800c4bc:	20001da4 	.word	0x20001da4
 800c4c0:	200018cc 	.word	0x200018cc
 800c4c4:	200018c8 	.word	0x200018c8
 800c4c8:	e000ed04 	.word	0xe000ed04

0800c4cc <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800c4cc:	b580      	push	{r7, lr}
 800c4ce:	b08e      	sub	sp, #56	; 0x38
 800c4d0:	af00      	add	r7, sp, #0
 800c4d2:	60f8      	str	r0, [r7, #12]
 800c4d4:	60b9      	str	r1, [r7, #8]
 800c4d6:	603b      	str	r3, [r7, #0]
 800c4d8:	4613      	mov	r3, r2
 800c4da:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800c4dc:	2301      	movs	r3, #1
 800c4de:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d10a      	bne.n	800c4fc <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800c4e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4ea:	f383 8811 	msr	BASEPRI, r3
 800c4ee:	f3bf 8f6f 	isb	sy
 800c4f2:	f3bf 8f4f 	dsb	sy
 800c4f6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c4f8:	bf00      	nop
 800c4fa:	e7fe      	b.n	800c4fa <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c4fc:	f000 fea4 	bl	800d248 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800c504:	f3ef 8211 	mrs	r2, BASEPRI
 800c508:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c50c:	f383 8811 	msr	BASEPRI, r3
 800c510:	f3bf 8f6f 	isb	sy
 800c514:	f3bf 8f4f 	dsb	sy
 800c518:	623a      	str	r2, [r7, #32]
 800c51a:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800c51c:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c51e:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800c520:	683b      	ldr	r3, [r7, #0]
 800c522:	2b00      	cmp	r3, #0
 800c524:	d004      	beq.n	800c530 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800c526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c528:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800c52c:	683b      	ldr	r3, [r7, #0]
 800c52e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800c530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c532:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800c536:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800c53a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c53c:	2202      	movs	r2, #2
 800c53e:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8

			switch( eAction )
 800c542:	79fb      	ldrb	r3, [r7, #7]
 800c544:	2b04      	cmp	r3, #4
 800c546:	d82f      	bhi.n	800c5a8 <xTaskGenericNotifyFromISR+0xdc>
 800c548:	a201      	add	r2, pc, #4	; (adr r2, 800c550 <xTaskGenericNotifyFromISR+0x84>)
 800c54a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c54e:	bf00      	nop
 800c550:	0800c5cb 	.word	0x0800c5cb
 800c554:	0800c565 	.word	0x0800c565
 800c558:	0800c577 	.word	0x0800c577
 800c55c:	0800c587 	.word	0x0800c587
 800c560:	0800c591 	.word	0x0800c591
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800c564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c566:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800c56a:	68bb      	ldr	r3, [r7, #8]
 800c56c:	431a      	orrs	r2, r3
 800c56e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c570:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					break;
 800c574:	e02c      	b.n	800c5d0 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800c576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c578:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800c57c:	1c5a      	adds	r2, r3, #1
 800c57e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c580:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					break;
 800c584:	e024      	b.n	800c5d0 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800c586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c588:	68ba      	ldr	r2, [r7, #8]
 800c58a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					break;
 800c58e:	e01f      	b.n	800c5d0 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800c590:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c594:	2b02      	cmp	r3, #2
 800c596:	d004      	beq.n	800c5a2 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800c598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c59a:	68ba      	ldr	r2, [r7, #8]
 800c59c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800c5a0:	e016      	b.n	800c5d0 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800c5a6:	e013      	b.n	800c5d0 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800c5a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5aa:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800c5ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c5b2:	d00c      	beq.n	800c5ce <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 800c5b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5b8:	f383 8811 	msr	BASEPRI, r3
 800c5bc:	f3bf 8f6f 	isb	sy
 800c5c0:	f3bf 8f4f 	dsb	sy
 800c5c4:	61bb      	str	r3, [r7, #24]
}
 800c5c6:	bf00      	nop
 800c5c8:	e7fe      	b.n	800c5c8 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800c5ca:	bf00      	nop
 800c5cc:	e000      	b.n	800c5d0 <xTaskGenericNotifyFromISR+0x104>
					break;
 800c5ce:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800c5d0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c5d4:	2b01      	cmp	r3, #1
 800c5d6:	d146      	bne.n	800c666 <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800c5d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d00a      	beq.n	800c5f6 <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 800c5e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5e4:	f383 8811 	msr	BASEPRI, r3
 800c5e8:	f3bf 8f6f 	isb	sy
 800c5ec:	f3bf 8f4f 	dsb	sy
 800c5f0:	617b      	str	r3, [r7, #20]
}
 800c5f2:	bf00      	nop
 800c5f4:	e7fe      	b.n	800c5f4 <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c5f6:	4b21      	ldr	r3, [pc, #132]	; (800c67c <xTaskGenericNotifyFromISR+0x1b0>)
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d11d      	bne.n	800c63a <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c5fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c600:	3304      	adds	r3, #4
 800c602:	4618      	mov	r0, r3
 800c604:	f7fd f99c 	bl	8009940 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c608:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c60a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c60c:	4b1c      	ldr	r3, [pc, #112]	; (800c680 <xTaskGenericNotifyFromISR+0x1b4>)
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	429a      	cmp	r2, r3
 800c612:	d903      	bls.n	800c61c <xTaskGenericNotifyFromISR+0x150>
 800c614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c618:	4a19      	ldr	r2, [pc, #100]	; (800c680 <xTaskGenericNotifyFromISR+0x1b4>)
 800c61a:	6013      	str	r3, [r2, #0]
 800c61c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c61e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c620:	4613      	mov	r3, r2
 800c622:	009b      	lsls	r3, r3, #2
 800c624:	4413      	add	r3, r2
 800c626:	009b      	lsls	r3, r3, #2
 800c628:	4a16      	ldr	r2, [pc, #88]	; (800c684 <xTaskGenericNotifyFromISR+0x1b8>)
 800c62a:	441a      	add	r2, r3
 800c62c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c62e:	3304      	adds	r3, #4
 800c630:	4619      	mov	r1, r3
 800c632:	4610      	mov	r0, r2
 800c634:	f7fd f927 	bl	8009886 <vListInsertEnd>
 800c638:	e005      	b.n	800c646 <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800c63a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c63c:	3318      	adds	r3, #24
 800c63e:	4619      	mov	r1, r3
 800c640:	4811      	ldr	r0, [pc, #68]	; (800c688 <xTaskGenericNotifyFromISR+0x1bc>)
 800c642:	f7fd f920 	bl	8009886 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c648:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c64a:	4b10      	ldr	r3, [pc, #64]	; (800c68c <xTaskGenericNotifyFromISR+0x1c0>)
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c650:	429a      	cmp	r2, r3
 800c652:	d908      	bls.n	800c666 <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800c654:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c656:	2b00      	cmp	r3, #0
 800c658:	d002      	beq.n	800c660 <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800c65a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c65c:	2201      	movs	r2, #1
 800c65e:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800c660:	4b0b      	ldr	r3, [pc, #44]	; (800c690 <xTaskGenericNotifyFromISR+0x1c4>)
 800c662:	2201      	movs	r2, #1
 800c664:	601a      	str	r2, [r3, #0]
 800c666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c668:	613b      	str	r3, [r7, #16]
	__asm volatile
 800c66a:	693b      	ldr	r3, [r7, #16]
 800c66c:	f383 8811 	msr	BASEPRI, r3
}
 800c670:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800c672:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800c674:	4618      	mov	r0, r3
 800c676:	3738      	adds	r7, #56	; 0x38
 800c678:	46bd      	mov	sp, r7
 800c67a:	bd80      	pop	{r7, pc}
 800c67c:	20001dc4 	.word	0x20001dc4
 800c680:	20001da4 	.word	0x20001da4
 800c684:	200018cc 	.word	0x200018cc
 800c688:	20001d5c 	.word	0x20001d5c
 800c68c:	200018c8 	.word	0x200018c8
 800c690:	20001db0 	.word	0x20001db0

0800c694 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 800c694:	b580      	push	{r7, lr}
 800c696:	b084      	sub	sp, #16
 800c698:	af00      	add	r7, sp, #0
 800c69a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d102      	bne.n	800c6a8 <xTaskNotifyStateClear+0x14>
 800c6a2:	4b0e      	ldr	r3, [pc, #56]	; (800c6dc <xTaskNotifyStateClear+0x48>)
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	e000      	b.n	800c6aa <xTaskNotifyStateClear+0x16>
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 800c6ac:	f000 fcea 	bl	800d084 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 800c6b0:	68bb      	ldr	r3, [r7, #8]
 800c6b2:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800c6b6:	b2db      	uxtb	r3, r3
 800c6b8:	2b02      	cmp	r3, #2
 800c6ba:	d106      	bne.n	800c6ca <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c6bc:	68bb      	ldr	r3, [r7, #8]
 800c6be:	2200      	movs	r2, #0
 800c6c0:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
				xReturn = pdPASS;
 800c6c4:	2301      	movs	r3, #1
 800c6c6:	60fb      	str	r3, [r7, #12]
 800c6c8:	e001      	b.n	800c6ce <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 800c6ca:	2300      	movs	r3, #0
 800c6cc:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 800c6ce:	f000 fd09 	bl	800d0e4 <vPortExitCritical>

		return xReturn;
 800c6d2:	68fb      	ldr	r3, [r7, #12]
	}
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	3710      	adds	r7, #16
 800c6d8:	46bd      	mov	sp, r7
 800c6da:	bd80      	pop	{r7, pc}
 800c6dc:	200018c8 	.word	0x200018c8

0800c6e0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b084      	sub	sp, #16
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	6078      	str	r0, [r7, #4]
 800c6e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c6ea:	4b21      	ldr	r3, [pc, #132]	; (800c770 <prvAddCurrentTaskToDelayedList+0x90>)
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c6f0:	4b20      	ldr	r3, [pc, #128]	; (800c774 <prvAddCurrentTaskToDelayedList+0x94>)
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	3304      	adds	r3, #4
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	f7fd f922 	bl	8009940 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c702:	d10a      	bne.n	800c71a <prvAddCurrentTaskToDelayedList+0x3a>
 800c704:	683b      	ldr	r3, [r7, #0]
 800c706:	2b00      	cmp	r3, #0
 800c708:	d007      	beq.n	800c71a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c70a:	4b1a      	ldr	r3, [pc, #104]	; (800c774 <prvAddCurrentTaskToDelayedList+0x94>)
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	3304      	adds	r3, #4
 800c710:	4619      	mov	r1, r3
 800c712:	4819      	ldr	r0, [pc, #100]	; (800c778 <prvAddCurrentTaskToDelayedList+0x98>)
 800c714:	f7fd f8b7 	bl	8009886 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c718:	e026      	b.n	800c768 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c71a:	68fa      	ldr	r2, [r7, #12]
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	4413      	add	r3, r2
 800c720:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c722:	4b14      	ldr	r3, [pc, #80]	; (800c774 <prvAddCurrentTaskToDelayedList+0x94>)
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	68ba      	ldr	r2, [r7, #8]
 800c728:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c72a:	68ba      	ldr	r2, [r7, #8]
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	429a      	cmp	r2, r3
 800c730:	d209      	bcs.n	800c746 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c732:	4b12      	ldr	r3, [pc, #72]	; (800c77c <prvAddCurrentTaskToDelayedList+0x9c>)
 800c734:	681a      	ldr	r2, [r3, #0]
 800c736:	4b0f      	ldr	r3, [pc, #60]	; (800c774 <prvAddCurrentTaskToDelayedList+0x94>)
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	3304      	adds	r3, #4
 800c73c:	4619      	mov	r1, r3
 800c73e:	4610      	mov	r0, r2
 800c740:	f7fd f8c5 	bl	80098ce <vListInsert>
}
 800c744:	e010      	b.n	800c768 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c746:	4b0e      	ldr	r3, [pc, #56]	; (800c780 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c748:	681a      	ldr	r2, [r3, #0]
 800c74a:	4b0a      	ldr	r3, [pc, #40]	; (800c774 <prvAddCurrentTaskToDelayedList+0x94>)
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	3304      	adds	r3, #4
 800c750:	4619      	mov	r1, r3
 800c752:	4610      	mov	r0, r2
 800c754:	f7fd f8bb 	bl	80098ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c758:	4b0a      	ldr	r3, [pc, #40]	; (800c784 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	68ba      	ldr	r2, [r7, #8]
 800c75e:	429a      	cmp	r2, r3
 800c760:	d202      	bcs.n	800c768 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c762:	4a08      	ldr	r2, [pc, #32]	; (800c784 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c764:	68bb      	ldr	r3, [r7, #8]
 800c766:	6013      	str	r3, [r2, #0]
}
 800c768:	bf00      	nop
 800c76a:	3710      	adds	r7, #16
 800c76c:	46bd      	mov	sp, r7
 800c76e:	bd80      	pop	{r7, pc}
 800c770:	20001da0 	.word	0x20001da0
 800c774:	200018c8 	.word	0x200018c8
 800c778:	20001d88 	.word	0x20001d88
 800c77c:	20001d58 	.word	0x20001d58
 800c780:	20001d54 	.word	0x20001d54
 800c784:	20001dbc 	.word	0x20001dbc

0800c788 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c788:	b580      	push	{r7, lr}
 800c78a:	b08a      	sub	sp, #40	; 0x28
 800c78c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c78e:	2300      	movs	r3, #0
 800c790:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c792:	f000 fb07 	bl	800cda4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c796:	4b1c      	ldr	r3, [pc, #112]	; (800c808 <xTimerCreateTimerTask+0x80>)
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d021      	beq.n	800c7e2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c79e:	2300      	movs	r3, #0
 800c7a0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c7a6:	1d3a      	adds	r2, r7, #4
 800c7a8:	f107 0108 	add.w	r1, r7, #8
 800c7ac:	f107 030c 	add.w	r3, r7, #12
 800c7b0:	4618      	mov	r0, r3
 800c7b2:	f7fd f821 	bl	80097f8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c7b6:	6879      	ldr	r1, [r7, #4]
 800c7b8:	68bb      	ldr	r3, [r7, #8]
 800c7ba:	68fa      	ldr	r2, [r7, #12]
 800c7bc:	9202      	str	r2, [sp, #8]
 800c7be:	9301      	str	r3, [sp, #4]
 800c7c0:	2302      	movs	r3, #2
 800c7c2:	9300      	str	r3, [sp, #0]
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	460a      	mov	r2, r1
 800c7c8:	4910      	ldr	r1, [pc, #64]	; (800c80c <xTimerCreateTimerTask+0x84>)
 800c7ca:	4811      	ldr	r0, [pc, #68]	; (800c810 <xTimerCreateTimerTask+0x88>)
 800c7cc:	f7fe fafa 	bl	800adc4 <xTaskCreateStatic>
 800c7d0:	4603      	mov	r3, r0
 800c7d2:	4a10      	ldr	r2, [pc, #64]	; (800c814 <xTimerCreateTimerTask+0x8c>)
 800c7d4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c7d6:	4b0f      	ldr	r3, [pc, #60]	; (800c814 <xTimerCreateTimerTask+0x8c>)
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d001      	beq.n	800c7e2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c7de:	2301      	movs	r3, #1
 800c7e0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c7e2:	697b      	ldr	r3, [r7, #20]
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d10a      	bne.n	800c7fe <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c7e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7ec:	f383 8811 	msr	BASEPRI, r3
 800c7f0:	f3bf 8f6f 	isb	sy
 800c7f4:	f3bf 8f4f 	dsb	sy
 800c7f8:	613b      	str	r3, [r7, #16]
}
 800c7fa:	bf00      	nop
 800c7fc:	e7fe      	b.n	800c7fc <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c7fe:	697b      	ldr	r3, [r7, #20]
}
 800c800:	4618      	mov	r0, r3
 800c802:	3718      	adds	r7, #24
 800c804:	46bd      	mov	sp, r7
 800c806:	bd80      	pop	{r7, pc}
 800c808:	20001df8 	.word	0x20001df8
 800c80c:	08010544 	.word	0x08010544
 800c810:	0800c94d 	.word	0x0800c94d
 800c814:	20001dfc 	.word	0x20001dfc

0800c818 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c818:	b580      	push	{r7, lr}
 800c81a:	b08a      	sub	sp, #40	; 0x28
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	60f8      	str	r0, [r7, #12]
 800c820:	60b9      	str	r1, [r7, #8]
 800c822:	607a      	str	r2, [r7, #4]
 800c824:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c826:	2300      	movs	r3, #0
 800c828:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d10a      	bne.n	800c846 <xTimerGenericCommand+0x2e>
	__asm volatile
 800c830:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c834:	f383 8811 	msr	BASEPRI, r3
 800c838:	f3bf 8f6f 	isb	sy
 800c83c:	f3bf 8f4f 	dsb	sy
 800c840:	623b      	str	r3, [r7, #32]
}
 800c842:	bf00      	nop
 800c844:	e7fe      	b.n	800c844 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c846:	4b1a      	ldr	r3, [pc, #104]	; (800c8b0 <xTimerGenericCommand+0x98>)
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d02a      	beq.n	800c8a4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c84e:	68bb      	ldr	r3, [r7, #8]
 800c850:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c85a:	68bb      	ldr	r3, [r7, #8]
 800c85c:	2b05      	cmp	r3, #5
 800c85e:	dc18      	bgt.n	800c892 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c860:	f7ff fad0 	bl	800be04 <xTaskGetSchedulerState>
 800c864:	4603      	mov	r3, r0
 800c866:	2b02      	cmp	r3, #2
 800c868:	d109      	bne.n	800c87e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c86a:	4b11      	ldr	r3, [pc, #68]	; (800c8b0 <xTimerGenericCommand+0x98>)
 800c86c:	6818      	ldr	r0, [r3, #0]
 800c86e:	f107 0110 	add.w	r1, r7, #16
 800c872:	2300      	movs	r3, #0
 800c874:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c876:	f7fd f9cb 	bl	8009c10 <xQueueGenericSend>
 800c87a:	6278      	str	r0, [r7, #36]	; 0x24
 800c87c:	e012      	b.n	800c8a4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c87e:	4b0c      	ldr	r3, [pc, #48]	; (800c8b0 <xTimerGenericCommand+0x98>)
 800c880:	6818      	ldr	r0, [r3, #0]
 800c882:	f107 0110 	add.w	r1, r7, #16
 800c886:	2300      	movs	r3, #0
 800c888:	2200      	movs	r2, #0
 800c88a:	f7fd f9c1 	bl	8009c10 <xQueueGenericSend>
 800c88e:	6278      	str	r0, [r7, #36]	; 0x24
 800c890:	e008      	b.n	800c8a4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c892:	4b07      	ldr	r3, [pc, #28]	; (800c8b0 <xTimerGenericCommand+0x98>)
 800c894:	6818      	ldr	r0, [r3, #0]
 800c896:	f107 0110 	add.w	r1, r7, #16
 800c89a:	2300      	movs	r3, #0
 800c89c:	683a      	ldr	r2, [r7, #0]
 800c89e:	f7fd fab5 	bl	8009e0c <xQueueGenericSendFromISR>
 800c8a2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c8a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c8a6:	4618      	mov	r0, r3
 800c8a8:	3728      	adds	r7, #40	; 0x28
 800c8aa:	46bd      	mov	sp, r7
 800c8ac:	bd80      	pop	{r7, pc}
 800c8ae:	bf00      	nop
 800c8b0:	20001df8 	.word	0x20001df8

0800c8b4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c8b4:	b580      	push	{r7, lr}
 800c8b6:	b088      	sub	sp, #32
 800c8b8:	af02      	add	r7, sp, #8
 800c8ba:	6078      	str	r0, [r7, #4]
 800c8bc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8be:	4b22      	ldr	r3, [pc, #136]	; (800c948 <prvProcessExpiredTimer+0x94>)
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	68db      	ldr	r3, [r3, #12]
 800c8c4:	68db      	ldr	r3, [r3, #12]
 800c8c6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c8c8:	697b      	ldr	r3, [r7, #20]
 800c8ca:	3304      	adds	r3, #4
 800c8cc:	4618      	mov	r0, r3
 800c8ce:	f7fd f837 	bl	8009940 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c8d2:	697b      	ldr	r3, [r7, #20]
 800c8d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c8d8:	f003 0304 	and.w	r3, r3, #4
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d022      	beq.n	800c926 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c8e0:	697b      	ldr	r3, [r7, #20]
 800c8e2:	699a      	ldr	r2, [r3, #24]
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	18d1      	adds	r1, r2, r3
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	683a      	ldr	r2, [r7, #0]
 800c8ec:	6978      	ldr	r0, [r7, #20]
 800c8ee:	f000 f8d1 	bl	800ca94 <prvInsertTimerInActiveList>
 800c8f2:	4603      	mov	r3, r0
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d01f      	beq.n	800c938 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c8f8:	2300      	movs	r3, #0
 800c8fa:	9300      	str	r3, [sp, #0]
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	687a      	ldr	r2, [r7, #4]
 800c900:	2100      	movs	r1, #0
 800c902:	6978      	ldr	r0, [r7, #20]
 800c904:	f7ff ff88 	bl	800c818 <xTimerGenericCommand>
 800c908:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c90a:	693b      	ldr	r3, [r7, #16]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d113      	bne.n	800c938 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c910:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c914:	f383 8811 	msr	BASEPRI, r3
 800c918:	f3bf 8f6f 	isb	sy
 800c91c:	f3bf 8f4f 	dsb	sy
 800c920:	60fb      	str	r3, [r7, #12]
}
 800c922:	bf00      	nop
 800c924:	e7fe      	b.n	800c924 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c926:	697b      	ldr	r3, [r7, #20]
 800c928:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c92c:	f023 0301 	bic.w	r3, r3, #1
 800c930:	b2da      	uxtb	r2, r3
 800c932:	697b      	ldr	r3, [r7, #20]
 800c934:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c938:	697b      	ldr	r3, [r7, #20]
 800c93a:	6a1b      	ldr	r3, [r3, #32]
 800c93c:	6978      	ldr	r0, [r7, #20]
 800c93e:	4798      	blx	r3
}
 800c940:	bf00      	nop
 800c942:	3718      	adds	r7, #24
 800c944:	46bd      	mov	sp, r7
 800c946:	bd80      	pop	{r7, pc}
 800c948:	20001df0 	.word	0x20001df0

0800c94c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c94c:	b580      	push	{r7, lr}
 800c94e:	b084      	sub	sp, #16
 800c950:	af00      	add	r7, sp, #0
 800c952:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c954:	f107 0308 	add.w	r3, r7, #8
 800c958:	4618      	mov	r0, r3
 800c95a:	f000 f857 	bl	800ca0c <prvGetNextExpireTime>
 800c95e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c960:	68bb      	ldr	r3, [r7, #8]
 800c962:	4619      	mov	r1, r3
 800c964:	68f8      	ldr	r0, [r7, #12]
 800c966:	f000 f803 	bl	800c970 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c96a:	f000 f8d5 	bl	800cb18 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c96e:	e7f1      	b.n	800c954 <prvTimerTask+0x8>

0800c970 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c970:	b580      	push	{r7, lr}
 800c972:	b084      	sub	sp, #16
 800c974:	af00      	add	r7, sp, #0
 800c976:	6078      	str	r0, [r7, #4]
 800c978:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c97a:	f7fe fce5 	bl	800b348 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c97e:	f107 0308 	add.w	r3, r7, #8
 800c982:	4618      	mov	r0, r3
 800c984:	f000 f866 	bl	800ca54 <prvSampleTimeNow>
 800c988:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c98a:	68bb      	ldr	r3, [r7, #8]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d130      	bne.n	800c9f2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c990:	683b      	ldr	r3, [r7, #0]
 800c992:	2b00      	cmp	r3, #0
 800c994:	d10a      	bne.n	800c9ac <prvProcessTimerOrBlockTask+0x3c>
 800c996:	687a      	ldr	r2, [r7, #4]
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	429a      	cmp	r2, r3
 800c99c:	d806      	bhi.n	800c9ac <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c99e:	f7fe fce1 	bl	800b364 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c9a2:	68f9      	ldr	r1, [r7, #12]
 800c9a4:	6878      	ldr	r0, [r7, #4]
 800c9a6:	f7ff ff85 	bl	800c8b4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c9aa:	e024      	b.n	800c9f6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c9ac:	683b      	ldr	r3, [r7, #0]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d008      	beq.n	800c9c4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c9b2:	4b13      	ldr	r3, [pc, #76]	; (800ca00 <prvProcessTimerOrBlockTask+0x90>)
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d101      	bne.n	800c9c0 <prvProcessTimerOrBlockTask+0x50>
 800c9bc:	2301      	movs	r3, #1
 800c9be:	e000      	b.n	800c9c2 <prvProcessTimerOrBlockTask+0x52>
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c9c4:	4b0f      	ldr	r3, [pc, #60]	; (800ca04 <prvProcessTimerOrBlockTask+0x94>)
 800c9c6:	6818      	ldr	r0, [r3, #0]
 800c9c8:	687a      	ldr	r2, [r7, #4]
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	1ad3      	subs	r3, r2, r3
 800c9ce:	683a      	ldr	r2, [r7, #0]
 800c9d0:	4619      	mov	r1, r3
 800c9d2:	f7fd fe81 	bl	800a6d8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c9d6:	f7fe fcc5 	bl	800b364 <xTaskResumeAll>
 800c9da:	4603      	mov	r3, r0
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d10a      	bne.n	800c9f6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c9e0:	4b09      	ldr	r3, [pc, #36]	; (800ca08 <prvProcessTimerOrBlockTask+0x98>)
 800c9e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c9e6:	601a      	str	r2, [r3, #0]
 800c9e8:	f3bf 8f4f 	dsb	sy
 800c9ec:	f3bf 8f6f 	isb	sy
}
 800c9f0:	e001      	b.n	800c9f6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c9f2:	f7fe fcb7 	bl	800b364 <xTaskResumeAll>
}
 800c9f6:	bf00      	nop
 800c9f8:	3710      	adds	r7, #16
 800c9fa:	46bd      	mov	sp, r7
 800c9fc:	bd80      	pop	{r7, pc}
 800c9fe:	bf00      	nop
 800ca00:	20001df4 	.word	0x20001df4
 800ca04:	20001df8 	.word	0x20001df8
 800ca08:	e000ed04 	.word	0xe000ed04

0800ca0c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ca0c:	b480      	push	{r7}
 800ca0e:	b085      	sub	sp, #20
 800ca10:	af00      	add	r7, sp, #0
 800ca12:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ca14:	4b0e      	ldr	r3, [pc, #56]	; (800ca50 <prvGetNextExpireTime+0x44>)
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d101      	bne.n	800ca22 <prvGetNextExpireTime+0x16>
 800ca1e:	2201      	movs	r2, #1
 800ca20:	e000      	b.n	800ca24 <prvGetNextExpireTime+0x18>
 800ca22:	2200      	movs	r2, #0
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d105      	bne.n	800ca3c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ca30:	4b07      	ldr	r3, [pc, #28]	; (800ca50 <prvGetNextExpireTime+0x44>)
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	68db      	ldr	r3, [r3, #12]
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	60fb      	str	r3, [r7, #12]
 800ca3a:	e001      	b.n	800ca40 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ca40:	68fb      	ldr	r3, [r7, #12]
}
 800ca42:	4618      	mov	r0, r3
 800ca44:	3714      	adds	r7, #20
 800ca46:	46bd      	mov	sp, r7
 800ca48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca4c:	4770      	bx	lr
 800ca4e:	bf00      	nop
 800ca50:	20001df0 	.word	0x20001df0

0800ca54 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ca54:	b580      	push	{r7, lr}
 800ca56:	b084      	sub	sp, #16
 800ca58:	af00      	add	r7, sp, #0
 800ca5a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ca5c:	f7fe fd20 	bl	800b4a0 <xTaskGetTickCount>
 800ca60:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ca62:	4b0b      	ldr	r3, [pc, #44]	; (800ca90 <prvSampleTimeNow+0x3c>)
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	68fa      	ldr	r2, [r7, #12]
 800ca68:	429a      	cmp	r2, r3
 800ca6a:	d205      	bcs.n	800ca78 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ca6c:	f000 f936 	bl	800ccdc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	2201      	movs	r2, #1
 800ca74:	601a      	str	r2, [r3, #0]
 800ca76:	e002      	b.n	800ca7e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	2200      	movs	r2, #0
 800ca7c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ca7e:	4a04      	ldr	r2, [pc, #16]	; (800ca90 <prvSampleTimeNow+0x3c>)
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ca84:	68fb      	ldr	r3, [r7, #12]
}
 800ca86:	4618      	mov	r0, r3
 800ca88:	3710      	adds	r7, #16
 800ca8a:	46bd      	mov	sp, r7
 800ca8c:	bd80      	pop	{r7, pc}
 800ca8e:	bf00      	nop
 800ca90:	20001e00 	.word	0x20001e00

0800ca94 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ca94:	b580      	push	{r7, lr}
 800ca96:	b086      	sub	sp, #24
 800ca98:	af00      	add	r7, sp, #0
 800ca9a:	60f8      	str	r0, [r7, #12]
 800ca9c:	60b9      	str	r1, [r7, #8]
 800ca9e:	607a      	str	r2, [r7, #4]
 800caa0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800caa2:	2300      	movs	r3, #0
 800caa4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	68ba      	ldr	r2, [r7, #8]
 800caaa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	68fa      	ldr	r2, [r7, #12]
 800cab0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cab2:	68ba      	ldr	r2, [r7, #8]
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	429a      	cmp	r2, r3
 800cab8:	d812      	bhi.n	800cae0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800caba:	687a      	ldr	r2, [r7, #4]
 800cabc:	683b      	ldr	r3, [r7, #0]
 800cabe:	1ad2      	subs	r2, r2, r3
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	699b      	ldr	r3, [r3, #24]
 800cac4:	429a      	cmp	r2, r3
 800cac6:	d302      	bcc.n	800cace <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cac8:	2301      	movs	r3, #1
 800caca:	617b      	str	r3, [r7, #20]
 800cacc:	e01b      	b.n	800cb06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800cace:	4b10      	ldr	r3, [pc, #64]	; (800cb10 <prvInsertTimerInActiveList+0x7c>)
 800cad0:	681a      	ldr	r2, [r3, #0]
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	3304      	adds	r3, #4
 800cad6:	4619      	mov	r1, r3
 800cad8:	4610      	mov	r0, r2
 800cada:	f7fc fef8 	bl	80098ce <vListInsert>
 800cade:	e012      	b.n	800cb06 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cae0:	687a      	ldr	r2, [r7, #4]
 800cae2:	683b      	ldr	r3, [r7, #0]
 800cae4:	429a      	cmp	r2, r3
 800cae6:	d206      	bcs.n	800caf6 <prvInsertTimerInActiveList+0x62>
 800cae8:	68ba      	ldr	r2, [r7, #8]
 800caea:	683b      	ldr	r3, [r7, #0]
 800caec:	429a      	cmp	r2, r3
 800caee:	d302      	bcc.n	800caf6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800caf0:	2301      	movs	r3, #1
 800caf2:	617b      	str	r3, [r7, #20]
 800caf4:	e007      	b.n	800cb06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800caf6:	4b07      	ldr	r3, [pc, #28]	; (800cb14 <prvInsertTimerInActiveList+0x80>)
 800caf8:	681a      	ldr	r2, [r3, #0]
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	3304      	adds	r3, #4
 800cafe:	4619      	mov	r1, r3
 800cb00:	4610      	mov	r0, r2
 800cb02:	f7fc fee4 	bl	80098ce <vListInsert>
		}
	}

	return xProcessTimerNow;
 800cb06:	697b      	ldr	r3, [r7, #20]
}
 800cb08:	4618      	mov	r0, r3
 800cb0a:	3718      	adds	r7, #24
 800cb0c:	46bd      	mov	sp, r7
 800cb0e:	bd80      	pop	{r7, pc}
 800cb10:	20001df4 	.word	0x20001df4
 800cb14:	20001df0 	.word	0x20001df0

0800cb18 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800cb18:	b580      	push	{r7, lr}
 800cb1a:	b08e      	sub	sp, #56	; 0x38
 800cb1c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cb1e:	e0ca      	b.n	800ccb6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	da18      	bge.n	800cb58 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800cb26:	1d3b      	adds	r3, r7, #4
 800cb28:	3304      	adds	r3, #4
 800cb2a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800cb2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d10a      	bne.n	800cb48 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800cb32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb36:	f383 8811 	msr	BASEPRI, r3
 800cb3a:	f3bf 8f6f 	isb	sy
 800cb3e:	f3bf 8f4f 	dsb	sy
 800cb42:	61fb      	str	r3, [r7, #28]
}
 800cb44:	bf00      	nop
 800cb46:	e7fe      	b.n	800cb46 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800cb48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cb4e:	6850      	ldr	r0, [r2, #4]
 800cb50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cb52:	6892      	ldr	r2, [r2, #8]
 800cb54:	4611      	mov	r1, r2
 800cb56:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	f2c0 80aa 	blt.w	800ccb4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800cb64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb66:	695b      	ldr	r3, [r3, #20]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d004      	beq.n	800cb76 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cb6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb6e:	3304      	adds	r3, #4
 800cb70:	4618      	mov	r0, r3
 800cb72:	f7fc fee5 	bl	8009940 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cb76:	463b      	mov	r3, r7
 800cb78:	4618      	mov	r0, r3
 800cb7a:	f7ff ff6b 	bl	800ca54 <prvSampleTimeNow>
 800cb7e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	2b09      	cmp	r3, #9
 800cb84:	f200 8097 	bhi.w	800ccb6 <prvProcessReceivedCommands+0x19e>
 800cb88:	a201      	add	r2, pc, #4	; (adr r2, 800cb90 <prvProcessReceivedCommands+0x78>)
 800cb8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb8e:	bf00      	nop
 800cb90:	0800cbb9 	.word	0x0800cbb9
 800cb94:	0800cbb9 	.word	0x0800cbb9
 800cb98:	0800cbb9 	.word	0x0800cbb9
 800cb9c:	0800cc2d 	.word	0x0800cc2d
 800cba0:	0800cc41 	.word	0x0800cc41
 800cba4:	0800cc8b 	.word	0x0800cc8b
 800cba8:	0800cbb9 	.word	0x0800cbb9
 800cbac:	0800cbb9 	.word	0x0800cbb9
 800cbb0:	0800cc2d 	.word	0x0800cc2d
 800cbb4:	0800cc41 	.word	0x0800cc41
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cbb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cbbe:	f043 0301 	orr.w	r3, r3, #1
 800cbc2:	b2da      	uxtb	r2, r3
 800cbc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbc6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800cbca:	68ba      	ldr	r2, [r7, #8]
 800cbcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbce:	699b      	ldr	r3, [r3, #24]
 800cbd0:	18d1      	adds	r1, r2, r3
 800cbd2:	68bb      	ldr	r3, [r7, #8]
 800cbd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cbd6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cbd8:	f7ff ff5c 	bl	800ca94 <prvInsertTimerInActiveList>
 800cbdc:	4603      	mov	r3, r0
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d069      	beq.n	800ccb6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cbe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbe4:	6a1b      	ldr	r3, [r3, #32]
 800cbe6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cbe8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cbea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cbf0:	f003 0304 	and.w	r3, r3, #4
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d05e      	beq.n	800ccb6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800cbf8:	68ba      	ldr	r2, [r7, #8]
 800cbfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbfc:	699b      	ldr	r3, [r3, #24]
 800cbfe:	441a      	add	r2, r3
 800cc00:	2300      	movs	r3, #0
 800cc02:	9300      	str	r3, [sp, #0]
 800cc04:	2300      	movs	r3, #0
 800cc06:	2100      	movs	r1, #0
 800cc08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cc0a:	f7ff fe05 	bl	800c818 <xTimerGenericCommand>
 800cc0e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800cc10:	6a3b      	ldr	r3, [r7, #32]
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d14f      	bne.n	800ccb6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800cc16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc1a:	f383 8811 	msr	BASEPRI, r3
 800cc1e:	f3bf 8f6f 	isb	sy
 800cc22:	f3bf 8f4f 	dsb	sy
 800cc26:	61bb      	str	r3, [r7, #24]
}
 800cc28:	bf00      	nop
 800cc2a:	e7fe      	b.n	800cc2a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cc2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc2e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cc32:	f023 0301 	bic.w	r3, r3, #1
 800cc36:	b2da      	uxtb	r2, r3
 800cc38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc3a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800cc3e:	e03a      	b.n	800ccb6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cc40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc42:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cc46:	f043 0301 	orr.w	r3, r3, #1
 800cc4a:	b2da      	uxtb	r2, r3
 800cc4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800cc52:	68ba      	ldr	r2, [r7, #8]
 800cc54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc56:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800cc58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc5a:	699b      	ldr	r3, [r3, #24]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d10a      	bne.n	800cc76 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800cc60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc64:	f383 8811 	msr	BASEPRI, r3
 800cc68:	f3bf 8f6f 	isb	sy
 800cc6c:	f3bf 8f4f 	dsb	sy
 800cc70:	617b      	str	r3, [r7, #20]
}
 800cc72:	bf00      	nop
 800cc74:	e7fe      	b.n	800cc74 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800cc76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc78:	699a      	ldr	r2, [r3, #24]
 800cc7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc7c:	18d1      	adds	r1, r2, r3
 800cc7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cc82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cc84:	f7ff ff06 	bl	800ca94 <prvInsertTimerInActiveList>
					break;
 800cc88:	e015      	b.n	800ccb6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cc8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cc90:	f003 0302 	and.w	r3, r3, #2
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d103      	bne.n	800cca0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800cc98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cc9a:	f000 fbe1 	bl	800d460 <vPortFree>
 800cc9e:	e00a      	b.n	800ccb6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cca2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cca6:	f023 0301 	bic.w	r3, r3, #1
 800ccaa:	b2da      	uxtb	r2, r3
 800ccac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ccb2:	e000      	b.n	800ccb6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800ccb4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ccb6:	4b08      	ldr	r3, [pc, #32]	; (800ccd8 <prvProcessReceivedCommands+0x1c0>)
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	1d39      	adds	r1, r7, #4
 800ccbc:	2200      	movs	r2, #0
 800ccbe:	4618      	mov	r0, r3
 800ccc0:	f7fd f9cc 	bl	800a05c <xQueueReceive>
 800ccc4:	4603      	mov	r3, r0
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	f47f af2a 	bne.w	800cb20 <prvProcessReceivedCommands+0x8>
	}
}
 800cccc:	bf00      	nop
 800ccce:	bf00      	nop
 800ccd0:	3730      	adds	r7, #48	; 0x30
 800ccd2:	46bd      	mov	sp, r7
 800ccd4:	bd80      	pop	{r7, pc}
 800ccd6:	bf00      	nop
 800ccd8:	20001df8 	.word	0x20001df8

0800ccdc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ccdc:	b580      	push	{r7, lr}
 800ccde:	b088      	sub	sp, #32
 800cce0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cce2:	e048      	b.n	800cd76 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cce4:	4b2d      	ldr	r3, [pc, #180]	; (800cd9c <prvSwitchTimerLists+0xc0>)
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	68db      	ldr	r3, [r3, #12]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ccee:	4b2b      	ldr	r3, [pc, #172]	; (800cd9c <prvSwitchTimerLists+0xc0>)
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	68db      	ldr	r3, [r3, #12]
 800ccf4:	68db      	ldr	r3, [r3, #12]
 800ccf6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	3304      	adds	r3, #4
 800ccfc:	4618      	mov	r0, r3
 800ccfe:	f7fc fe1f 	bl	8009940 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	6a1b      	ldr	r3, [r3, #32]
 800cd06:	68f8      	ldr	r0, [r7, #12]
 800cd08:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cd10:	f003 0304 	and.w	r3, r3, #4
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d02e      	beq.n	800cd76 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	699b      	ldr	r3, [r3, #24]
 800cd1c:	693a      	ldr	r2, [r7, #16]
 800cd1e:	4413      	add	r3, r2
 800cd20:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800cd22:	68ba      	ldr	r2, [r7, #8]
 800cd24:	693b      	ldr	r3, [r7, #16]
 800cd26:	429a      	cmp	r2, r3
 800cd28:	d90e      	bls.n	800cd48 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	68ba      	ldr	r2, [r7, #8]
 800cd2e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	68fa      	ldr	r2, [r7, #12]
 800cd34:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cd36:	4b19      	ldr	r3, [pc, #100]	; (800cd9c <prvSwitchTimerLists+0xc0>)
 800cd38:	681a      	ldr	r2, [r3, #0]
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	3304      	adds	r3, #4
 800cd3e:	4619      	mov	r1, r3
 800cd40:	4610      	mov	r0, r2
 800cd42:	f7fc fdc4 	bl	80098ce <vListInsert>
 800cd46:	e016      	b.n	800cd76 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cd48:	2300      	movs	r3, #0
 800cd4a:	9300      	str	r3, [sp, #0]
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	693a      	ldr	r2, [r7, #16]
 800cd50:	2100      	movs	r1, #0
 800cd52:	68f8      	ldr	r0, [r7, #12]
 800cd54:	f7ff fd60 	bl	800c818 <xTimerGenericCommand>
 800cd58:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d10a      	bne.n	800cd76 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800cd60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd64:	f383 8811 	msr	BASEPRI, r3
 800cd68:	f3bf 8f6f 	isb	sy
 800cd6c:	f3bf 8f4f 	dsb	sy
 800cd70:	603b      	str	r3, [r7, #0]
}
 800cd72:	bf00      	nop
 800cd74:	e7fe      	b.n	800cd74 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cd76:	4b09      	ldr	r3, [pc, #36]	; (800cd9c <prvSwitchTimerLists+0xc0>)
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d1b1      	bne.n	800cce4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cd80:	4b06      	ldr	r3, [pc, #24]	; (800cd9c <prvSwitchTimerLists+0xc0>)
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cd86:	4b06      	ldr	r3, [pc, #24]	; (800cda0 <prvSwitchTimerLists+0xc4>)
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	4a04      	ldr	r2, [pc, #16]	; (800cd9c <prvSwitchTimerLists+0xc0>)
 800cd8c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800cd8e:	4a04      	ldr	r2, [pc, #16]	; (800cda0 <prvSwitchTimerLists+0xc4>)
 800cd90:	697b      	ldr	r3, [r7, #20]
 800cd92:	6013      	str	r3, [r2, #0]
}
 800cd94:	bf00      	nop
 800cd96:	3718      	adds	r7, #24
 800cd98:	46bd      	mov	sp, r7
 800cd9a:	bd80      	pop	{r7, pc}
 800cd9c:	20001df0 	.word	0x20001df0
 800cda0:	20001df4 	.word	0x20001df4

0800cda4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cda4:	b580      	push	{r7, lr}
 800cda6:	b082      	sub	sp, #8
 800cda8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cdaa:	f000 f96b 	bl	800d084 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cdae:	4b15      	ldr	r3, [pc, #84]	; (800ce04 <prvCheckForValidListAndQueue+0x60>)
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d120      	bne.n	800cdf8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cdb6:	4814      	ldr	r0, [pc, #80]	; (800ce08 <prvCheckForValidListAndQueue+0x64>)
 800cdb8:	f7fc fd38 	bl	800982c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cdbc:	4813      	ldr	r0, [pc, #76]	; (800ce0c <prvCheckForValidListAndQueue+0x68>)
 800cdbe:	f7fc fd35 	bl	800982c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cdc2:	4b13      	ldr	r3, [pc, #76]	; (800ce10 <prvCheckForValidListAndQueue+0x6c>)
 800cdc4:	4a10      	ldr	r2, [pc, #64]	; (800ce08 <prvCheckForValidListAndQueue+0x64>)
 800cdc6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cdc8:	4b12      	ldr	r3, [pc, #72]	; (800ce14 <prvCheckForValidListAndQueue+0x70>)
 800cdca:	4a10      	ldr	r2, [pc, #64]	; (800ce0c <prvCheckForValidListAndQueue+0x68>)
 800cdcc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cdce:	2300      	movs	r3, #0
 800cdd0:	9300      	str	r3, [sp, #0]
 800cdd2:	4b11      	ldr	r3, [pc, #68]	; (800ce18 <prvCheckForValidListAndQueue+0x74>)
 800cdd4:	4a11      	ldr	r2, [pc, #68]	; (800ce1c <prvCheckForValidListAndQueue+0x78>)
 800cdd6:	2110      	movs	r1, #16
 800cdd8:	200a      	movs	r0, #10
 800cdda:	f7fc fe43 	bl	8009a64 <xQueueGenericCreateStatic>
 800cdde:	4603      	mov	r3, r0
 800cde0:	4a08      	ldr	r2, [pc, #32]	; (800ce04 <prvCheckForValidListAndQueue+0x60>)
 800cde2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cde4:	4b07      	ldr	r3, [pc, #28]	; (800ce04 <prvCheckForValidListAndQueue+0x60>)
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d005      	beq.n	800cdf8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cdec:	4b05      	ldr	r3, [pc, #20]	; (800ce04 <prvCheckForValidListAndQueue+0x60>)
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	490b      	ldr	r1, [pc, #44]	; (800ce20 <prvCheckForValidListAndQueue+0x7c>)
 800cdf2:	4618      	mov	r0, r3
 800cdf4:	f7fd fc46 	bl	800a684 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cdf8:	f000 f974 	bl	800d0e4 <vPortExitCritical>
}
 800cdfc:	bf00      	nop
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	bd80      	pop	{r7, pc}
 800ce02:	bf00      	nop
 800ce04:	20001df8 	.word	0x20001df8
 800ce08:	20001dc8 	.word	0x20001dc8
 800ce0c:	20001ddc 	.word	0x20001ddc
 800ce10:	20001df0 	.word	0x20001df0
 800ce14:	20001df4 	.word	0x20001df4
 800ce18:	20001ea4 	.word	0x20001ea4
 800ce1c:	20001e04 	.word	0x20001e04
 800ce20:	0801054c 	.word	0x0801054c

0800ce24 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ce24:	b480      	push	{r7}
 800ce26:	b085      	sub	sp, #20
 800ce28:	af00      	add	r7, sp, #0
 800ce2a:	60f8      	str	r0, [r7, #12]
 800ce2c:	60b9      	str	r1, [r7, #8]
 800ce2e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	3b04      	subs	r3, #4
 800ce34:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ce3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	3b04      	subs	r3, #4
 800ce42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ce44:	68bb      	ldr	r3, [r7, #8]
 800ce46:	f023 0201 	bic.w	r2, r3, #1
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	3b04      	subs	r3, #4
 800ce52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ce54:	4a0c      	ldr	r2, [pc, #48]	; (800ce88 <pxPortInitialiseStack+0x64>)
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	3b14      	subs	r3, #20
 800ce5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ce60:	687a      	ldr	r2, [r7, #4]
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	3b04      	subs	r3, #4
 800ce6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	f06f 0202 	mvn.w	r2, #2
 800ce72:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	3b20      	subs	r3, #32
 800ce78:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ce7a:	68fb      	ldr	r3, [r7, #12]
}
 800ce7c:	4618      	mov	r0, r3
 800ce7e:	3714      	adds	r7, #20
 800ce80:	46bd      	mov	sp, r7
 800ce82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce86:	4770      	bx	lr
 800ce88:	0800ce8d 	.word	0x0800ce8d

0800ce8c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ce8c:	b480      	push	{r7}
 800ce8e:	b085      	sub	sp, #20
 800ce90:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ce92:	2300      	movs	r3, #0
 800ce94:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ce96:	4b12      	ldr	r3, [pc, #72]	; (800cee0 <prvTaskExitError+0x54>)
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ce9e:	d00a      	beq.n	800ceb6 <prvTaskExitError+0x2a>
	__asm volatile
 800cea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cea4:	f383 8811 	msr	BASEPRI, r3
 800cea8:	f3bf 8f6f 	isb	sy
 800ceac:	f3bf 8f4f 	dsb	sy
 800ceb0:	60fb      	str	r3, [r7, #12]
}
 800ceb2:	bf00      	nop
 800ceb4:	e7fe      	b.n	800ceb4 <prvTaskExitError+0x28>
	__asm volatile
 800ceb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ceba:	f383 8811 	msr	BASEPRI, r3
 800cebe:	f3bf 8f6f 	isb	sy
 800cec2:	f3bf 8f4f 	dsb	sy
 800cec6:	60bb      	str	r3, [r7, #8]
}
 800cec8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ceca:	bf00      	nop
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d0fc      	beq.n	800cecc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ced2:	bf00      	nop
 800ced4:	bf00      	nop
 800ced6:	3714      	adds	r7, #20
 800ced8:	46bd      	mov	sp, r7
 800ceda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cede:	4770      	bx	lr
 800cee0:	200000a4 	.word	0x200000a4
	...

0800cef0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cef0:	4b07      	ldr	r3, [pc, #28]	; (800cf10 <pxCurrentTCBConst2>)
 800cef2:	6819      	ldr	r1, [r3, #0]
 800cef4:	6808      	ldr	r0, [r1, #0]
 800cef6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cefa:	f380 8809 	msr	PSP, r0
 800cefe:	f3bf 8f6f 	isb	sy
 800cf02:	f04f 0000 	mov.w	r0, #0
 800cf06:	f380 8811 	msr	BASEPRI, r0
 800cf0a:	4770      	bx	lr
 800cf0c:	f3af 8000 	nop.w

0800cf10 <pxCurrentTCBConst2>:
 800cf10:	200018c8 	.word	0x200018c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cf14:	bf00      	nop
 800cf16:	bf00      	nop

0800cf18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cf18:	4808      	ldr	r0, [pc, #32]	; (800cf3c <prvPortStartFirstTask+0x24>)
 800cf1a:	6800      	ldr	r0, [r0, #0]
 800cf1c:	6800      	ldr	r0, [r0, #0]
 800cf1e:	f380 8808 	msr	MSP, r0
 800cf22:	f04f 0000 	mov.w	r0, #0
 800cf26:	f380 8814 	msr	CONTROL, r0
 800cf2a:	b662      	cpsie	i
 800cf2c:	b661      	cpsie	f
 800cf2e:	f3bf 8f4f 	dsb	sy
 800cf32:	f3bf 8f6f 	isb	sy
 800cf36:	df00      	svc	0
 800cf38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cf3a:	bf00      	nop
 800cf3c:	e000ed08 	.word	0xe000ed08

0800cf40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cf40:	b580      	push	{r7, lr}
 800cf42:	b086      	sub	sp, #24
 800cf44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cf46:	4b46      	ldr	r3, [pc, #280]	; (800d060 <xPortStartScheduler+0x120>)
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	4a46      	ldr	r2, [pc, #280]	; (800d064 <xPortStartScheduler+0x124>)
 800cf4c:	4293      	cmp	r3, r2
 800cf4e:	d10a      	bne.n	800cf66 <xPortStartScheduler+0x26>
	__asm volatile
 800cf50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf54:	f383 8811 	msr	BASEPRI, r3
 800cf58:	f3bf 8f6f 	isb	sy
 800cf5c:	f3bf 8f4f 	dsb	sy
 800cf60:	613b      	str	r3, [r7, #16]
}
 800cf62:	bf00      	nop
 800cf64:	e7fe      	b.n	800cf64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cf66:	4b3e      	ldr	r3, [pc, #248]	; (800d060 <xPortStartScheduler+0x120>)
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	4a3f      	ldr	r2, [pc, #252]	; (800d068 <xPortStartScheduler+0x128>)
 800cf6c:	4293      	cmp	r3, r2
 800cf6e:	d10a      	bne.n	800cf86 <xPortStartScheduler+0x46>
	__asm volatile
 800cf70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf74:	f383 8811 	msr	BASEPRI, r3
 800cf78:	f3bf 8f6f 	isb	sy
 800cf7c:	f3bf 8f4f 	dsb	sy
 800cf80:	60fb      	str	r3, [r7, #12]
}
 800cf82:	bf00      	nop
 800cf84:	e7fe      	b.n	800cf84 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cf86:	4b39      	ldr	r3, [pc, #228]	; (800d06c <xPortStartScheduler+0x12c>)
 800cf88:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cf8a:	697b      	ldr	r3, [r7, #20]
 800cf8c:	781b      	ldrb	r3, [r3, #0]
 800cf8e:	b2db      	uxtb	r3, r3
 800cf90:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cf92:	697b      	ldr	r3, [r7, #20]
 800cf94:	22ff      	movs	r2, #255	; 0xff
 800cf96:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cf98:	697b      	ldr	r3, [r7, #20]
 800cf9a:	781b      	ldrb	r3, [r3, #0]
 800cf9c:	b2db      	uxtb	r3, r3
 800cf9e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cfa0:	78fb      	ldrb	r3, [r7, #3]
 800cfa2:	b2db      	uxtb	r3, r3
 800cfa4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cfa8:	b2da      	uxtb	r2, r3
 800cfaa:	4b31      	ldr	r3, [pc, #196]	; (800d070 <xPortStartScheduler+0x130>)
 800cfac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cfae:	4b31      	ldr	r3, [pc, #196]	; (800d074 <xPortStartScheduler+0x134>)
 800cfb0:	2207      	movs	r2, #7
 800cfb2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cfb4:	e009      	b.n	800cfca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800cfb6:	4b2f      	ldr	r3, [pc, #188]	; (800d074 <xPortStartScheduler+0x134>)
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	3b01      	subs	r3, #1
 800cfbc:	4a2d      	ldr	r2, [pc, #180]	; (800d074 <xPortStartScheduler+0x134>)
 800cfbe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cfc0:	78fb      	ldrb	r3, [r7, #3]
 800cfc2:	b2db      	uxtb	r3, r3
 800cfc4:	005b      	lsls	r3, r3, #1
 800cfc6:	b2db      	uxtb	r3, r3
 800cfc8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cfca:	78fb      	ldrb	r3, [r7, #3]
 800cfcc:	b2db      	uxtb	r3, r3
 800cfce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cfd2:	2b80      	cmp	r3, #128	; 0x80
 800cfd4:	d0ef      	beq.n	800cfb6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cfd6:	4b27      	ldr	r3, [pc, #156]	; (800d074 <xPortStartScheduler+0x134>)
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	f1c3 0307 	rsb	r3, r3, #7
 800cfde:	2b04      	cmp	r3, #4
 800cfe0:	d00a      	beq.n	800cff8 <xPortStartScheduler+0xb8>
	__asm volatile
 800cfe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfe6:	f383 8811 	msr	BASEPRI, r3
 800cfea:	f3bf 8f6f 	isb	sy
 800cfee:	f3bf 8f4f 	dsb	sy
 800cff2:	60bb      	str	r3, [r7, #8]
}
 800cff4:	bf00      	nop
 800cff6:	e7fe      	b.n	800cff6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cff8:	4b1e      	ldr	r3, [pc, #120]	; (800d074 <xPortStartScheduler+0x134>)
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	021b      	lsls	r3, r3, #8
 800cffe:	4a1d      	ldr	r2, [pc, #116]	; (800d074 <xPortStartScheduler+0x134>)
 800d000:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d002:	4b1c      	ldr	r3, [pc, #112]	; (800d074 <xPortStartScheduler+0x134>)
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d00a:	4a1a      	ldr	r2, [pc, #104]	; (800d074 <xPortStartScheduler+0x134>)
 800d00c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	b2da      	uxtb	r2, r3
 800d012:	697b      	ldr	r3, [r7, #20]
 800d014:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d016:	4b18      	ldr	r3, [pc, #96]	; (800d078 <xPortStartScheduler+0x138>)
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	4a17      	ldr	r2, [pc, #92]	; (800d078 <xPortStartScheduler+0x138>)
 800d01c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d020:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d022:	4b15      	ldr	r3, [pc, #84]	; (800d078 <xPortStartScheduler+0x138>)
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	4a14      	ldr	r2, [pc, #80]	; (800d078 <xPortStartScheduler+0x138>)
 800d028:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d02c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d02e:	f000 f8dd 	bl	800d1ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d032:	4b12      	ldr	r3, [pc, #72]	; (800d07c <xPortStartScheduler+0x13c>)
 800d034:	2200      	movs	r2, #0
 800d036:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d038:	f000 f8fc 	bl	800d234 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d03c:	4b10      	ldr	r3, [pc, #64]	; (800d080 <xPortStartScheduler+0x140>)
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	4a0f      	ldr	r2, [pc, #60]	; (800d080 <xPortStartScheduler+0x140>)
 800d042:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d046:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d048:	f7ff ff66 	bl	800cf18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d04c:	f7fe fb80 	bl	800b750 <vTaskSwitchContext>
	prvTaskExitError();
 800d050:	f7ff ff1c 	bl	800ce8c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d054:	2300      	movs	r3, #0
}
 800d056:	4618      	mov	r0, r3
 800d058:	3718      	adds	r7, #24
 800d05a:	46bd      	mov	sp, r7
 800d05c:	bd80      	pop	{r7, pc}
 800d05e:	bf00      	nop
 800d060:	e000ed00 	.word	0xe000ed00
 800d064:	410fc271 	.word	0x410fc271
 800d068:	410fc270 	.word	0x410fc270
 800d06c:	e000e400 	.word	0xe000e400
 800d070:	20001ef4 	.word	0x20001ef4
 800d074:	20001ef8 	.word	0x20001ef8
 800d078:	e000ed20 	.word	0xe000ed20
 800d07c:	200000a4 	.word	0x200000a4
 800d080:	e000ef34 	.word	0xe000ef34

0800d084 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d084:	b480      	push	{r7}
 800d086:	b083      	sub	sp, #12
 800d088:	af00      	add	r7, sp, #0
	__asm volatile
 800d08a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d08e:	f383 8811 	msr	BASEPRI, r3
 800d092:	f3bf 8f6f 	isb	sy
 800d096:	f3bf 8f4f 	dsb	sy
 800d09a:	607b      	str	r3, [r7, #4]
}
 800d09c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d09e:	4b0f      	ldr	r3, [pc, #60]	; (800d0dc <vPortEnterCritical+0x58>)
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	3301      	adds	r3, #1
 800d0a4:	4a0d      	ldr	r2, [pc, #52]	; (800d0dc <vPortEnterCritical+0x58>)
 800d0a6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d0a8:	4b0c      	ldr	r3, [pc, #48]	; (800d0dc <vPortEnterCritical+0x58>)
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	2b01      	cmp	r3, #1
 800d0ae:	d10f      	bne.n	800d0d0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d0b0:	4b0b      	ldr	r3, [pc, #44]	; (800d0e0 <vPortEnterCritical+0x5c>)
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	b2db      	uxtb	r3, r3
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d00a      	beq.n	800d0d0 <vPortEnterCritical+0x4c>
	__asm volatile
 800d0ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0be:	f383 8811 	msr	BASEPRI, r3
 800d0c2:	f3bf 8f6f 	isb	sy
 800d0c6:	f3bf 8f4f 	dsb	sy
 800d0ca:	603b      	str	r3, [r7, #0]
}
 800d0cc:	bf00      	nop
 800d0ce:	e7fe      	b.n	800d0ce <vPortEnterCritical+0x4a>
	}
}
 800d0d0:	bf00      	nop
 800d0d2:	370c      	adds	r7, #12
 800d0d4:	46bd      	mov	sp, r7
 800d0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0da:	4770      	bx	lr
 800d0dc:	200000a4 	.word	0x200000a4
 800d0e0:	e000ed04 	.word	0xe000ed04

0800d0e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d0e4:	b480      	push	{r7}
 800d0e6:	b083      	sub	sp, #12
 800d0e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d0ea:	4b12      	ldr	r3, [pc, #72]	; (800d134 <vPortExitCritical+0x50>)
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d10a      	bne.n	800d108 <vPortExitCritical+0x24>
	__asm volatile
 800d0f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0f6:	f383 8811 	msr	BASEPRI, r3
 800d0fa:	f3bf 8f6f 	isb	sy
 800d0fe:	f3bf 8f4f 	dsb	sy
 800d102:	607b      	str	r3, [r7, #4]
}
 800d104:	bf00      	nop
 800d106:	e7fe      	b.n	800d106 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d108:	4b0a      	ldr	r3, [pc, #40]	; (800d134 <vPortExitCritical+0x50>)
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	3b01      	subs	r3, #1
 800d10e:	4a09      	ldr	r2, [pc, #36]	; (800d134 <vPortExitCritical+0x50>)
 800d110:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d112:	4b08      	ldr	r3, [pc, #32]	; (800d134 <vPortExitCritical+0x50>)
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	2b00      	cmp	r3, #0
 800d118:	d105      	bne.n	800d126 <vPortExitCritical+0x42>
 800d11a:	2300      	movs	r3, #0
 800d11c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d11e:	683b      	ldr	r3, [r7, #0]
 800d120:	f383 8811 	msr	BASEPRI, r3
}
 800d124:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d126:	bf00      	nop
 800d128:	370c      	adds	r7, #12
 800d12a:	46bd      	mov	sp, r7
 800d12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d130:	4770      	bx	lr
 800d132:	bf00      	nop
 800d134:	200000a4 	.word	0x200000a4
	...

0800d140 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d140:	f3ef 8009 	mrs	r0, PSP
 800d144:	f3bf 8f6f 	isb	sy
 800d148:	4b15      	ldr	r3, [pc, #84]	; (800d1a0 <pxCurrentTCBConst>)
 800d14a:	681a      	ldr	r2, [r3, #0]
 800d14c:	f01e 0f10 	tst.w	lr, #16
 800d150:	bf08      	it	eq
 800d152:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d156:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d15a:	6010      	str	r0, [r2, #0]
 800d15c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d160:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d164:	f380 8811 	msr	BASEPRI, r0
 800d168:	f3bf 8f4f 	dsb	sy
 800d16c:	f3bf 8f6f 	isb	sy
 800d170:	f7fe faee 	bl	800b750 <vTaskSwitchContext>
 800d174:	f04f 0000 	mov.w	r0, #0
 800d178:	f380 8811 	msr	BASEPRI, r0
 800d17c:	bc09      	pop	{r0, r3}
 800d17e:	6819      	ldr	r1, [r3, #0]
 800d180:	6808      	ldr	r0, [r1, #0]
 800d182:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d186:	f01e 0f10 	tst.w	lr, #16
 800d18a:	bf08      	it	eq
 800d18c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d190:	f380 8809 	msr	PSP, r0
 800d194:	f3bf 8f6f 	isb	sy
 800d198:	4770      	bx	lr
 800d19a:	bf00      	nop
 800d19c:	f3af 8000 	nop.w

0800d1a0 <pxCurrentTCBConst>:
 800d1a0:	200018c8 	.word	0x200018c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d1a4:	bf00      	nop
 800d1a6:	bf00      	nop

0800d1a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d1a8:	b580      	push	{r7, lr}
 800d1aa:	b082      	sub	sp, #8
 800d1ac:	af00      	add	r7, sp, #0
	__asm volatile
 800d1ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1b2:	f383 8811 	msr	BASEPRI, r3
 800d1b6:	f3bf 8f6f 	isb	sy
 800d1ba:	f3bf 8f4f 	dsb	sy
 800d1be:	607b      	str	r3, [r7, #4]
}
 800d1c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d1c2:	f7fe fa0b 	bl	800b5dc <xTaskIncrementTick>
 800d1c6:	4603      	mov	r3, r0
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d003      	beq.n	800d1d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d1cc:	4b06      	ldr	r3, [pc, #24]	; (800d1e8 <xPortSysTickHandler+0x40>)
 800d1ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d1d2:	601a      	str	r2, [r3, #0]
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d1d8:	683b      	ldr	r3, [r7, #0]
 800d1da:	f383 8811 	msr	BASEPRI, r3
}
 800d1de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d1e0:	bf00      	nop
 800d1e2:	3708      	adds	r7, #8
 800d1e4:	46bd      	mov	sp, r7
 800d1e6:	bd80      	pop	{r7, pc}
 800d1e8:	e000ed04 	.word	0xe000ed04

0800d1ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d1ec:	b480      	push	{r7}
 800d1ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d1f0:	4b0b      	ldr	r3, [pc, #44]	; (800d220 <vPortSetupTimerInterrupt+0x34>)
 800d1f2:	2200      	movs	r2, #0
 800d1f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d1f6:	4b0b      	ldr	r3, [pc, #44]	; (800d224 <vPortSetupTimerInterrupt+0x38>)
 800d1f8:	2200      	movs	r2, #0
 800d1fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d1fc:	4b0a      	ldr	r3, [pc, #40]	; (800d228 <vPortSetupTimerInterrupt+0x3c>)
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	4a0a      	ldr	r2, [pc, #40]	; (800d22c <vPortSetupTimerInterrupt+0x40>)
 800d202:	fba2 2303 	umull	r2, r3, r2, r3
 800d206:	099b      	lsrs	r3, r3, #6
 800d208:	4a09      	ldr	r2, [pc, #36]	; (800d230 <vPortSetupTimerInterrupt+0x44>)
 800d20a:	3b01      	subs	r3, #1
 800d20c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d20e:	4b04      	ldr	r3, [pc, #16]	; (800d220 <vPortSetupTimerInterrupt+0x34>)
 800d210:	2207      	movs	r2, #7
 800d212:	601a      	str	r2, [r3, #0]
}
 800d214:	bf00      	nop
 800d216:	46bd      	mov	sp, r7
 800d218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d21c:	4770      	bx	lr
 800d21e:	bf00      	nop
 800d220:	e000e010 	.word	0xe000e010
 800d224:	e000e018 	.word	0xe000e018
 800d228:	2000000c 	.word	0x2000000c
 800d22c:	10624dd3 	.word	0x10624dd3
 800d230:	e000e014 	.word	0xe000e014

0800d234 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d234:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d244 <vPortEnableVFP+0x10>
 800d238:	6801      	ldr	r1, [r0, #0]
 800d23a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d23e:	6001      	str	r1, [r0, #0]
 800d240:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d242:	bf00      	nop
 800d244:	e000ed88 	.word	0xe000ed88

0800d248 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d248:	b480      	push	{r7}
 800d24a:	b085      	sub	sp, #20
 800d24c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d24e:	f3ef 8305 	mrs	r3, IPSR
 800d252:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	2b0f      	cmp	r3, #15
 800d258:	d914      	bls.n	800d284 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d25a:	4a17      	ldr	r2, [pc, #92]	; (800d2b8 <vPortValidateInterruptPriority+0x70>)
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	4413      	add	r3, r2
 800d260:	781b      	ldrb	r3, [r3, #0]
 800d262:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d264:	4b15      	ldr	r3, [pc, #84]	; (800d2bc <vPortValidateInterruptPriority+0x74>)
 800d266:	781b      	ldrb	r3, [r3, #0]
 800d268:	7afa      	ldrb	r2, [r7, #11]
 800d26a:	429a      	cmp	r2, r3
 800d26c:	d20a      	bcs.n	800d284 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d26e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d272:	f383 8811 	msr	BASEPRI, r3
 800d276:	f3bf 8f6f 	isb	sy
 800d27a:	f3bf 8f4f 	dsb	sy
 800d27e:	607b      	str	r3, [r7, #4]
}
 800d280:	bf00      	nop
 800d282:	e7fe      	b.n	800d282 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d284:	4b0e      	ldr	r3, [pc, #56]	; (800d2c0 <vPortValidateInterruptPriority+0x78>)
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d28c:	4b0d      	ldr	r3, [pc, #52]	; (800d2c4 <vPortValidateInterruptPriority+0x7c>)
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	429a      	cmp	r2, r3
 800d292:	d90a      	bls.n	800d2aa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d294:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d298:	f383 8811 	msr	BASEPRI, r3
 800d29c:	f3bf 8f6f 	isb	sy
 800d2a0:	f3bf 8f4f 	dsb	sy
 800d2a4:	603b      	str	r3, [r7, #0]
}
 800d2a6:	bf00      	nop
 800d2a8:	e7fe      	b.n	800d2a8 <vPortValidateInterruptPriority+0x60>
	}
 800d2aa:	bf00      	nop
 800d2ac:	3714      	adds	r7, #20
 800d2ae:	46bd      	mov	sp, r7
 800d2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2b4:	4770      	bx	lr
 800d2b6:	bf00      	nop
 800d2b8:	e000e3f0 	.word	0xe000e3f0
 800d2bc:	20001ef4 	.word	0x20001ef4
 800d2c0:	e000ed0c 	.word	0xe000ed0c
 800d2c4:	20001ef8 	.word	0x20001ef8

0800d2c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	b08a      	sub	sp, #40	; 0x28
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d2d0:	2300      	movs	r3, #0
 800d2d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d2d4:	f7fe f838 	bl	800b348 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d2d8:	4b5b      	ldr	r3, [pc, #364]	; (800d448 <pvPortMalloc+0x180>)
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d101      	bne.n	800d2e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d2e0:	f000 f920 	bl	800d524 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d2e4:	4b59      	ldr	r3, [pc, #356]	; (800d44c <pvPortMalloc+0x184>)
 800d2e6:	681a      	ldr	r2, [r3, #0]
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	4013      	ands	r3, r2
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	f040 8093 	bne.w	800d418 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d01d      	beq.n	800d334 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d2f8:	2208      	movs	r2, #8
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	4413      	add	r3, r2
 800d2fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	f003 0307 	and.w	r3, r3, #7
 800d306:	2b00      	cmp	r3, #0
 800d308:	d014      	beq.n	800d334 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	f023 0307 	bic.w	r3, r3, #7
 800d310:	3308      	adds	r3, #8
 800d312:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	f003 0307 	and.w	r3, r3, #7
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d00a      	beq.n	800d334 <pvPortMalloc+0x6c>
	__asm volatile
 800d31e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d322:	f383 8811 	msr	BASEPRI, r3
 800d326:	f3bf 8f6f 	isb	sy
 800d32a:	f3bf 8f4f 	dsb	sy
 800d32e:	617b      	str	r3, [r7, #20]
}
 800d330:	bf00      	nop
 800d332:	e7fe      	b.n	800d332 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	2b00      	cmp	r3, #0
 800d338:	d06e      	beq.n	800d418 <pvPortMalloc+0x150>
 800d33a:	4b45      	ldr	r3, [pc, #276]	; (800d450 <pvPortMalloc+0x188>)
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	687a      	ldr	r2, [r7, #4]
 800d340:	429a      	cmp	r2, r3
 800d342:	d869      	bhi.n	800d418 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d344:	4b43      	ldr	r3, [pc, #268]	; (800d454 <pvPortMalloc+0x18c>)
 800d346:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d348:	4b42      	ldr	r3, [pc, #264]	; (800d454 <pvPortMalloc+0x18c>)
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d34e:	e004      	b.n	800d35a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d352:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d35a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d35c:	685b      	ldr	r3, [r3, #4]
 800d35e:	687a      	ldr	r2, [r7, #4]
 800d360:	429a      	cmp	r2, r3
 800d362:	d903      	bls.n	800d36c <pvPortMalloc+0xa4>
 800d364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d1f1      	bne.n	800d350 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d36c:	4b36      	ldr	r3, [pc, #216]	; (800d448 <pvPortMalloc+0x180>)
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d372:	429a      	cmp	r2, r3
 800d374:	d050      	beq.n	800d418 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d376:	6a3b      	ldr	r3, [r7, #32]
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	2208      	movs	r2, #8
 800d37c:	4413      	add	r3, r2
 800d37e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d382:	681a      	ldr	r2, [r3, #0]
 800d384:	6a3b      	ldr	r3, [r7, #32]
 800d386:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d38a:	685a      	ldr	r2, [r3, #4]
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	1ad2      	subs	r2, r2, r3
 800d390:	2308      	movs	r3, #8
 800d392:	005b      	lsls	r3, r3, #1
 800d394:	429a      	cmp	r2, r3
 800d396:	d91f      	bls.n	800d3d8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d398:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	4413      	add	r3, r2
 800d39e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d3a0:	69bb      	ldr	r3, [r7, #24]
 800d3a2:	f003 0307 	and.w	r3, r3, #7
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d00a      	beq.n	800d3c0 <pvPortMalloc+0xf8>
	__asm volatile
 800d3aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3ae:	f383 8811 	msr	BASEPRI, r3
 800d3b2:	f3bf 8f6f 	isb	sy
 800d3b6:	f3bf 8f4f 	dsb	sy
 800d3ba:	613b      	str	r3, [r7, #16]
}
 800d3bc:	bf00      	nop
 800d3be:	e7fe      	b.n	800d3be <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d3c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3c2:	685a      	ldr	r2, [r3, #4]
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	1ad2      	subs	r2, r2, r3
 800d3c8:	69bb      	ldr	r3, [r7, #24]
 800d3ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d3cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3ce:	687a      	ldr	r2, [r7, #4]
 800d3d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d3d2:	69b8      	ldr	r0, [r7, #24]
 800d3d4:	f000 f908 	bl	800d5e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d3d8:	4b1d      	ldr	r3, [pc, #116]	; (800d450 <pvPortMalloc+0x188>)
 800d3da:	681a      	ldr	r2, [r3, #0]
 800d3dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3de:	685b      	ldr	r3, [r3, #4]
 800d3e0:	1ad3      	subs	r3, r2, r3
 800d3e2:	4a1b      	ldr	r2, [pc, #108]	; (800d450 <pvPortMalloc+0x188>)
 800d3e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d3e6:	4b1a      	ldr	r3, [pc, #104]	; (800d450 <pvPortMalloc+0x188>)
 800d3e8:	681a      	ldr	r2, [r3, #0]
 800d3ea:	4b1b      	ldr	r3, [pc, #108]	; (800d458 <pvPortMalloc+0x190>)
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	429a      	cmp	r2, r3
 800d3f0:	d203      	bcs.n	800d3fa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d3f2:	4b17      	ldr	r3, [pc, #92]	; (800d450 <pvPortMalloc+0x188>)
 800d3f4:	681b      	ldr	r3, [r3, #0]
 800d3f6:	4a18      	ldr	r2, [pc, #96]	; (800d458 <pvPortMalloc+0x190>)
 800d3f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d3fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3fc:	685a      	ldr	r2, [r3, #4]
 800d3fe:	4b13      	ldr	r3, [pc, #76]	; (800d44c <pvPortMalloc+0x184>)
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	431a      	orrs	r2, r3
 800d404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d406:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d40a:	2200      	movs	r2, #0
 800d40c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d40e:	4b13      	ldr	r3, [pc, #76]	; (800d45c <pvPortMalloc+0x194>)
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	3301      	adds	r3, #1
 800d414:	4a11      	ldr	r2, [pc, #68]	; (800d45c <pvPortMalloc+0x194>)
 800d416:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d418:	f7fd ffa4 	bl	800b364 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d41c:	69fb      	ldr	r3, [r7, #28]
 800d41e:	f003 0307 	and.w	r3, r3, #7
 800d422:	2b00      	cmp	r3, #0
 800d424:	d00a      	beq.n	800d43c <pvPortMalloc+0x174>
	__asm volatile
 800d426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d42a:	f383 8811 	msr	BASEPRI, r3
 800d42e:	f3bf 8f6f 	isb	sy
 800d432:	f3bf 8f4f 	dsb	sy
 800d436:	60fb      	str	r3, [r7, #12]
}
 800d438:	bf00      	nop
 800d43a:	e7fe      	b.n	800d43a <pvPortMalloc+0x172>
	return pvReturn;
 800d43c:	69fb      	ldr	r3, [r7, #28]
}
 800d43e:	4618      	mov	r0, r3
 800d440:	3728      	adds	r7, #40	; 0x28
 800d442:	46bd      	mov	sp, r7
 800d444:	bd80      	pop	{r7, pc}
 800d446:	bf00      	nop
 800d448:	20009f04 	.word	0x20009f04
 800d44c:	20009f18 	.word	0x20009f18
 800d450:	20009f08 	.word	0x20009f08
 800d454:	20009efc 	.word	0x20009efc
 800d458:	20009f0c 	.word	0x20009f0c
 800d45c:	20009f10 	.word	0x20009f10

0800d460 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d460:	b580      	push	{r7, lr}
 800d462:	b086      	sub	sp, #24
 800d464:	af00      	add	r7, sp, #0
 800d466:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d04d      	beq.n	800d50e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d472:	2308      	movs	r3, #8
 800d474:	425b      	negs	r3, r3
 800d476:	697a      	ldr	r2, [r7, #20]
 800d478:	4413      	add	r3, r2
 800d47a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d47c:	697b      	ldr	r3, [r7, #20]
 800d47e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d480:	693b      	ldr	r3, [r7, #16]
 800d482:	685a      	ldr	r2, [r3, #4]
 800d484:	4b24      	ldr	r3, [pc, #144]	; (800d518 <vPortFree+0xb8>)
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	4013      	ands	r3, r2
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d10a      	bne.n	800d4a4 <vPortFree+0x44>
	__asm volatile
 800d48e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d492:	f383 8811 	msr	BASEPRI, r3
 800d496:	f3bf 8f6f 	isb	sy
 800d49a:	f3bf 8f4f 	dsb	sy
 800d49e:	60fb      	str	r3, [r7, #12]
}
 800d4a0:	bf00      	nop
 800d4a2:	e7fe      	b.n	800d4a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d4a4:	693b      	ldr	r3, [r7, #16]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d00a      	beq.n	800d4c2 <vPortFree+0x62>
	__asm volatile
 800d4ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4b0:	f383 8811 	msr	BASEPRI, r3
 800d4b4:	f3bf 8f6f 	isb	sy
 800d4b8:	f3bf 8f4f 	dsb	sy
 800d4bc:	60bb      	str	r3, [r7, #8]
}
 800d4be:	bf00      	nop
 800d4c0:	e7fe      	b.n	800d4c0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d4c2:	693b      	ldr	r3, [r7, #16]
 800d4c4:	685a      	ldr	r2, [r3, #4]
 800d4c6:	4b14      	ldr	r3, [pc, #80]	; (800d518 <vPortFree+0xb8>)
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	4013      	ands	r3, r2
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d01e      	beq.n	800d50e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d4d0:	693b      	ldr	r3, [r7, #16]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d11a      	bne.n	800d50e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d4d8:	693b      	ldr	r3, [r7, #16]
 800d4da:	685a      	ldr	r2, [r3, #4]
 800d4dc:	4b0e      	ldr	r3, [pc, #56]	; (800d518 <vPortFree+0xb8>)
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	43db      	mvns	r3, r3
 800d4e2:	401a      	ands	r2, r3
 800d4e4:	693b      	ldr	r3, [r7, #16]
 800d4e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d4e8:	f7fd ff2e 	bl	800b348 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d4ec:	693b      	ldr	r3, [r7, #16]
 800d4ee:	685a      	ldr	r2, [r3, #4]
 800d4f0:	4b0a      	ldr	r3, [pc, #40]	; (800d51c <vPortFree+0xbc>)
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	4413      	add	r3, r2
 800d4f6:	4a09      	ldr	r2, [pc, #36]	; (800d51c <vPortFree+0xbc>)
 800d4f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d4fa:	6938      	ldr	r0, [r7, #16]
 800d4fc:	f000 f874 	bl	800d5e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d500:	4b07      	ldr	r3, [pc, #28]	; (800d520 <vPortFree+0xc0>)
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	3301      	adds	r3, #1
 800d506:	4a06      	ldr	r2, [pc, #24]	; (800d520 <vPortFree+0xc0>)
 800d508:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d50a:	f7fd ff2b 	bl	800b364 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d50e:	bf00      	nop
 800d510:	3718      	adds	r7, #24
 800d512:	46bd      	mov	sp, r7
 800d514:	bd80      	pop	{r7, pc}
 800d516:	bf00      	nop
 800d518:	20009f18 	.word	0x20009f18
 800d51c:	20009f08 	.word	0x20009f08
 800d520:	20009f14 	.word	0x20009f14

0800d524 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d524:	b480      	push	{r7}
 800d526:	b085      	sub	sp, #20
 800d528:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d52a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d52e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d530:	4b27      	ldr	r3, [pc, #156]	; (800d5d0 <prvHeapInit+0xac>)
 800d532:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	f003 0307 	and.w	r3, r3, #7
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d00c      	beq.n	800d558 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	3307      	adds	r3, #7
 800d542:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	f023 0307 	bic.w	r3, r3, #7
 800d54a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d54c:	68ba      	ldr	r2, [r7, #8]
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	1ad3      	subs	r3, r2, r3
 800d552:	4a1f      	ldr	r2, [pc, #124]	; (800d5d0 <prvHeapInit+0xac>)
 800d554:	4413      	add	r3, r2
 800d556:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d55c:	4a1d      	ldr	r2, [pc, #116]	; (800d5d4 <prvHeapInit+0xb0>)
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d562:	4b1c      	ldr	r3, [pc, #112]	; (800d5d4 <prvHeapInit+0xb0>)
 800d564:	2200      	movs	r2, #0
 800d566:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	68ba      	ldr	r2, [r7, #8]
 800d56c:	4413      	add	r3, r2
 800d56e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d570:	2208      	movs	r2, #8
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	1a9b      	subs	r3, r3, r2
 800d576:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	f023 0307 	bic.w	r3, r3, #7
 800d57e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	4a15      	ldr	r2, [pc, #84]	; (800d5d8 <prvHeapInit+0xb4>)
 800d584:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d586:	4b14      	ldr	r3, [pc, #80]	; (800d5d8 <prvHeapInit+0xb4>)
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	2200      	movs	r2, #0
 800d58c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d58e:	4b12      	ldr	r3, [pc, #72]	; (800d5d8 <prvHeapInit+0xb4>)
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	2200      	movs	r2, #0
 800d594:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d59a:	683b      	ldr	r3, [r7, #0]
 800d59c:	68fa      	ldr	r2, [r7, #12]
 800d59e:	1ad2      	subs	r2, r2, r3
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d5a4:	4b0c      	ldr	r3, [pc, #48]	; (800d5d8 <prvHeapInit+0xb4>)
 800d5a6:	681a      	ldr	r2, [r3, #0]
 800d5a8:	683b      	ldr	r3, [r7, #0]
 800d5aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d5ac:	683b      	ldr	r3, [r7, #0]
 800d5ae:	685b      	ldr	r3, [r3, #4]
 800d5b0:	4a0a      	ldr	r2, [pc, #40]	; (800d5dc <prvHeapInit+0xb8>)
 800d5b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d5b4:	683b      	ldr	r3, [r7, #0]
 800d5b6:	685b      	ldr	r3, [r3, #4]
 800d5b8:	4a09      	ldr	r2, [pc, #36]	; (800d5e0 <prvHeapInit+0xbc>)
 800d5ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d5bc:	4b09      	ldr	r3, [pc, #36]	; (800d5e4 <prvHeapInit+0xc0>)
 800d5be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d5c2:	601a      	str	r2, [r3, #0]
}
 800d5c4:	bf00      	nop
 800d5c6:	3714      	adds	r7, #20
 800d5c8:	46bd      	mov	sp, r7
 800d5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ce:	4770      	bx	lr
 800d5d0:	20001efc 	.word	0x20001efc
 800d5d4:	20009efc 	.word	0x20009efc
 800d5d8:	20009f04 	.word	0x20009f04
 800d5dc:	20009f0c 	.word	0x20009f0c
 800d5e0:	20009f08 	.word	0x20009f08
 800d5e4:	20009f18 	.word	0x20009f18

0800d5e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d5e8:	b480      	push	{r7}
 800d5ea:	b085      	sub	sp, #20
 800d5ec:	af00      	add	r7, sp, #0
 800d5ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d5f0:	4b28      	ldr	r3, [pc, #160]	; (800d694 <prvInsertBlockIntoFreeList+0xac>)
 800d5f2:	60fb      	str	r3, [r7, #12]
 800d5f4:	e002      	b.n	800d5fc <prvInsertBlockIntoFreeList+0x14>
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	60fb      	str	r3, [r7, #12]
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	687a      	ldr	r2, [r7, #4]
 800d602:	429a      	cmp	r2, r3
 800d604:	d8f7      	bhi.n	800d5f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	685b      	ldr	r3, [r3, #4]
 800d60e:	68ba      	ldr	r2, [r7, #8]
 800d610:	4413      	add	r3, r2
 800d612:	687a      	ldr	r2, [r7, #4]
 800d614:	429a      	cmp	r2, r3
 800d616:	d108      	bne.n	800d62a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	685a      	ldr	r2, [r3, #4]
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	685b      	ldr	r3, [r3, #4]
 800d620:	441a      	add	r2, r3
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	685b      	ldr	r3, [r3, #4]
 800d632:	68ba      	ldr	r2, [r7, #8]
 800d634:	441a      	add	r2, r3
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	429a      	cmp	r2, r3
 800d63c:	d118      	bne.n	800d670 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	681a      	ldr	r2, [r3, #0]
 800d642:	4b15      	ldr	r3, [pc, #84]	; (800d698 <prvInsertBlockIntoFreeList+0xb0>)
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	429a      	cmp	r2, r3
 800d648:	d00d      	beq.n	800d666 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	685a      	ldr	r2, [r3, #4]
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	685b      	ldr	r3, [r3, #4]
 800d654:	441a      	add	r2, r3
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	681a      	ldr	r2, [r3, #0]
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	601a      	str	r2, [r3, #0]
 800d664:	e008      	b.n	800d678 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d666:	4b0c      	ldr	r3, [pc, #48]	; (800d698 <prvInsertBlockIntoFreeList+0xb0>)
 800d668:	681a      	ldr	r2, [r3, #0]
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	601a      	str	r2, [r3, #0]
 800d66e:	e003      	b.n	800d678 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	681a      	ldr	r2, [r3, #0]
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d678:	68fa      	ldr	r2, [r7, #12]
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	429a      	cmp	r2, r3
 800d67e:	d002      	beq.n	800d686 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	687a      	ldr	r2, [r7, #4]
 800d684:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d686:	bf00      	nop
 800d688:	3714      	adds	r7, #20
 800d68a:	46bd      	mov	sp, r7
 800d68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d690:	4770      	bx	lr
 800d692:	bf00      	nop
 800d694:	20009efc 	.word	0x20009efc
 800d698:	20009f04 	.word	0x20009f04

0800d69c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d69c:	b580      	push	{r7, lr}
 800d69e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d6a0:	2200      	movs	r2, #0
 800d6a2:	4912      	ldr	r1, [pc, #72]	; (800d6ec <MX_USB_DEVICE_Init+0x50>)
 800d6a4:	4812      	ldr	r0, [pc, #72]	; (800d6f0 <MX_USB_DEVICE_Init+0x54>)
 800d6a6:	f7fa fc8b 	bl	8007fc0 <USBD_Init>
 800d6aa:	4603      	mov	r3, r0
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d001      	beq.n	800d6b4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d6b0:	f7f4 f99a 	bl	80019e8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d6b4:	490f      	ldr	r1, [pc, #60]	; (800d6f4 <MX_USB_DEVICE_Init+0x58>)
 800d6b6:	480e      	ldr	r0, [pc, #56]	; (800d6f0 <MX_USB_DEVICE_Init+0x54>)
 800d6b8:	f7fa fcb2 	bl	8008020 <USBD_RegisterClass>
 800d6bc:	4603      	mov	r3, r0
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d001      	beq.n	800d6c6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d6c2:	f7f4 f991 	bl	80019e8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d6c6:	490c      	ldr	r1, [pc, #48]	; (800d6f8 <MX_USB_DEVICE_Init+0x5c>)
 800d6c8:	4809      	ldr	r0, [pc, #36]	; (800d6f0 <MX_USB_DEVICE_Init+0x54>)
 800d6ca:	f7fa fba3 	bl	8007e14 <USBD_CDC_RegisterInterface>
 800d6ce:	4603      	mov	r3, r0
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d001      	beq.n	800d6d8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d6d4:	f7f4 f988 	bl	80019e8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d6d8:	4805      	ldr	r0, [pc, #20]	; (800d6f0 <MX_USB_DEVICE_Init+0x54>)
 800d6da:	f7fa fcd7 	bl	800808c <USBD_Start>
 800d6de:	4603      	mov	r3, r0
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d001      	beq.n	800d6e8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d6e4:	f7f4 f980 	bl	80019e8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d6e8:	bf00      	nop
 800d6ea:	bd80      	pop	{r7, pc}
 800d6ec:	200000bc 	.word	0x200000bc
 800d6f0:	20009f1c 	.word	0x20009f1c
 800d6f4:	20000024 	.word	0x20000024
 800d6f8:	200000a8 	.word	0x200000a8

0800d6fc <init_usb_rtos_obj>:
static int8_t CDC_Receive_FS(uint8_t* pbuf, uint32_t *Len);
static int8_t CDC_TransmitCplt_FS(uint8_t *pbuf, uint32_t *Len, uint8_t epnum);

/* USER CODE BEGIN PRIVATE_FUNCTIONS_DECLARATION */
void Print_Task(void *param);
void init_usb_rtos_obj(void){
 800d6fc:	b580      	push	{r7, lr}
 800d6fe:	b082      	sub	sp, #8
 800d700:	af02      	add	r7, sp, #8
	sem_usb_tx = xSemaphoreCreateBinary();
 800d702:	2203      	movs	r2, #3
 800d704:	2100      	movs	r1, #0
 800d706:	2001      	movs	r0, #1
 800d708:	f7fc fa24 	bl	8009b54 <xQueueGenericCreate>
 800d70c:	4603      	mov	r3, r0
 800d70e:	4a12      	ldr	r2, [pc, #72]	; (800d758 <init_usb_rtos_obj+0x5c>)
 800d710:	6013      	str	r3, [r2, #0]
	msg_buf_rx = xMessageBufferCreate(768);
 800d712:	2201      	movs	r2, #1
 800d714:	2100      	movs	r1, #0
 800d716:	f44f 7040 	mov.w	r0, #768	; 0x300
 800d71a:	f7fd f811 	bl	800a740 <xStreamBufferGenericCreate>
 800d71e:	4603      	mov	r3, r0
 800d720:	4a0e      	ldr	r2, [pc, #56]	; (800d75c <init_usb_rtos_obj+0x60>)
 800d722:	6013      	str	r3, [r2, #0]
	msg_buf_tx = xMessageBufferCreate(768);
 800d724:	2201      	movs	r2, #1
 800d726:	2100      	movs	r1, #0
 800d728:	f44f 7040 	mov.w	r0, #768	; 0x300
 800d72c:	f7fd f808 	bl	800a740 <xStreamBufferGenericCreate>
 800d730:	4603      	mov	r3, r0
 800d732:	4a0b      	ldr	r2, [pc, #44]	; (800d760 <init_usb_rtos_obj+0x64>)
 800d734:	6013      	str	r3, [r2, #0]
	/*
	 *
	 */
	xTaskCreate(Print_Task,"Impressao",256, NULL, 1, NULL);
 800d736:	2300      	movs	r3, #0
 800d738:	9301      	str	r3, [sp, #4]
 800d73a:	2301      	movs	r3, #1
 800d73c:	9300      	str	r3, [sp, #0]
 800d73e:	2300      	movs	r3, #0
 800d740:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d744:	4907      	ldr	r1, [pc, #28]	; (800d764 <init_usb_rtos_obj+0x68>)
 800d746:	4808      	ldr	r0, [pc, #32]	; (800d768 <init_usb_rtos_obj+0x6c>)
 800d748:	f7fd fb99 	bl	800ae7e <xTaskCreate>
	usb_on = 1;
 800d74c:	4b07      	ldr	r3, [pc, #28]	; (800d76c <init_usb_rtos_obj+0x70>)
 800d74e:	2201      	movs	r2, #1
 800d750:	601a      	str	r2, [r3, #0]
}
 800d752:	bf00      	nop
 800d754:	46bd      	mov	sp, r7
 800d756:	bd80      	pop	{r7, pc}
 800d758:	2000b1f8 	.word	0x2000b1f8
 800d75c:	2000b1fc 	.word	0x2000b1fc
 800d760:	2000b200 	.word	0x2000b200
 800d764:	08010554 	.word	0x08010554
 800d768:	0800d7b5 	.word	0x0800d7b5
 800d76c:	2000b204 	.word	0x2000b204

0800d770 <CDC_Receiveq_FS>:
uint32_t usb_is_on(){
	return usb_on;
}


BaseType_t CDC_Receiveq_FS(char *data, TickType_t timeout){
 800d770:	b580      	push	{r7, lr}
 800d772:	b082      	sub	sp, #8
 800d774:	af00      	add	r7, sp, #0
 800d776:	6078      	str	r0, [r7, #4]
 800d778:	6039      	str	r1, [r7, #0]
	return xMessageBufferReceive(msg_buf_tx,(void *) data, 128,portMAX_DELAY);
 800d77a:	4b06      	ldr	r3, [pc, #24]	; (800d794 <CDC_Receiveq_FS+0x24>)
 800d77c:	6818      	ldr	r0, [r3, #0]
 800d77e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d782:	2280      	movs	r2, #128	; 0x80
 800d784:	6879      	ldr	r1, [r7, #4]
 800d786:	f7fd f917 	bl	800a9b8 <xStreamBufferReceive>
 800d78a:	4603      	mov	r3, r0
}
 800d78c:	4618      	mov	r0, r3
 800d78e:	3708      	adds	r7, #8
 800d790:	46bd      	mov	sp, r7
 800d792:	bd80      	pop	{r7, pc}
 800d794:	2000b200 	.word	0x2000b200

0800d798 <queue_print>:

uint8_t read_usb_cdc(char *buffer, int buf_len, TickType_t timeout){
	return xMessageBufferReceive(msg_buf_rx, buffer, buf_len, timeout);
}

void queue_print(char *data,int size){
 800d798:	b580      	push	{r7, lr}
 800d79a:	b082      	sub	sp, #8
 800d79c:	af00      	add	r7, sp, #0
 800d79e:	6078      	str	r0, [r7, #4]
 800d7a0:	6039      	str	r1, [r7, #0]
	CDC_Receiveq_FS(data,portMAX_DELAY);
 800d7a2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800d7a6:	6878      	ldr	r0, [r7, #4]
 800d7a8:	f7ff ffe2 	bl	800d770 <CDC_Receiveq_FS>
//	xMessageBufferSend(msg_buf_tx,data,size,portMAX_DELAY);
}
 800d7ac:	bf00      	nop
 800d7ae:	3708      	adds	r7, #8
 800d7b0:	46bd      	mov	sp, r7
 800d7b2:	bd80      	pop	{r7, pc}

0800d7b4 <Print_Task>:

void Print_Task(void * param){
 800d7b4:	b580      	push	{r7, lr}
 800d7b6:	f5ad 6db3 	sub.w	sp, sp, #1432	; 0x598
 800d7ba:	af00      	add	r7, sp, #0
 800d7bc:	f507 63b3 	add.w	r3, r7, #1432	; 0x598
 800d7c0:	f2a3 5394 	subw	r3, r3, #1428	; 0x594
 800d7c4:	6018      	str	r0, [r3, #0]
	char buffer[768];
	uint8_t qtd=0;
 800d7c6:	2300      	movs	r3, #0
 800d7c8:	f887 3596 	strb.w	r3, [r7, #1430]	; 0x596
	uint8_t pcInputString[128], pcIndexInput = 0,pcOutputString[512];
 800d7cc:	2300      	movs	r3, #0
 800d7ce:	f887 3597 	strb.w	r3, [r7, #1431]	; 0x597

	BaseType_t xMoreDataToFollow;


	while(1){
		qtd = xMessageBufferReceive(msg_buf_rx,(void *) buffer,sizeof(buffer),portMAX_DELAY);
 800d7d2:	4b52      	ldr	r3, [pc, #328]	; (800d91c <Print_Task+0x168>)
 800d7d4:	6818      	ldr	r0, [r3, #0]
 800d7d6:	f507 7124 	add.w	r1, r7, #656	; 0x290
 800d7da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d7de:	f44f 7240 	mov.w	r2, #768	; 0x300
 800d7e2:	f7fd f8e9 	bl	800a9b8 <xStreamBufferReceive>
 800d7e6:	4603      	mov	r3, r0
 800d7e8:	f887 3596 	strb.w	r3, [r7, #1430]	; 0x596
		xRchar = buffer[0];
 800d7ec:	f507 63b3 	add.w	r3, r7, #1432	; 0x598
 800d7f0:	f5a3 7342 	sub.w	r3, r3, #776	; 0x308
 800d7f4:	781a      	ldrb	r2, [r3, #0]
 800d7f6:	f507 63b3 	add.w	r3, r7, #1432	; 0x598
 800d7fa:	f2a3 5389 	subw	r3, r3, #1417	; 0x589
 800d7fe:	701a      	strb	r2, [r3, #0]
		if(xRchar == '\r'){
 800d800:	f507 63b3 	add.w	r3, r7, #1432	; 0x598
 800d804:	f2a3 5389 	subw	r3, r3, #1417	; 0x589
 800d808:	781b      	ldrb	r3, [r3, #0]
 800d80a:	2b0d      	cmp	r3, #13
 800d80c:	d137      	bne.n	800d87e <Print_Task+0xca>
			CDC_Transmit_FS((uint8_t *)"\n\r", 2);
 800d80e:	2102      	movs	r1, #2
 800d810:	4843      	ldr	r0, [pc, #268]	; (800d920 <Print_Task+0x16c>)
 800d812:	f000 f953 	bl	800dabc <CDC_Transmit_FS>
			pcInputString[pcIndexInput] = '\0';
 800d816:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
 800d81a:	f507 62b3 	add.w	r2, r7, #1432	; 0x598
 800d81e:	f5a2 7262 	sub.w	r2, r2, #904	; 0x388
 800d822:	2100      	movs	r1, #0
 800d824:	54d1      	strb	r1, [r2, r3]
			do{
							 /* Send the command string to the command interpreter.  Any
							 output generated by the command interpreter will be placed in the
							 pcOutputString buffer. */
				xMoreDataToFollow = FreeRTOS_CLIProcessCommand
 800d826:	f107 0110 	add.w	r1, r7, #16
 800d82a:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800d82e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d832:	4618      	mov	r0, r3
 800d834:	f7f3 fb70 	bl	8000f18 <FreeRTOS_CLIProcessCommand>
 800d838:	f8c7 0590 	str.w	r0, [r7, #1424]	; 0x590
							   MAX_OUTPUT_LENGTH/* The size of the output buffer. */
						   );

							 /* Write the output generated by the command interpreter to the
							 console. */
				CDC_Transmit_FS((uint8_t *) pcOutputString, strlen((char *) pcOutputString ) );
 800d83c:	f107 0310 	add.w	r3, r7, #16
 800d840:	4618      	mov	r0, r3
 800d842:	f7f2 fd2d 	bl	80002a0 <strlen>
 800d846:	4603      	mov	r3, r0
 800d848:	b29a      	uxth	r2, r3
 800d84a:	f107 0310 	add.w	r3, r7, #16
 800d84e:	4611      	mov	r1, r2
 800d850:	4618      	mov	r0, r3
 800d852:	f000 f933 	bl	800dabc <CDC_Transmit_FS>
			 } while( xMoreDataToFollow != pdFALSE );
 800d856:	f8d7 3590 	ldr.w	r3, [r7, #1424]	; 0x590
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d1e3      	bne.n	800d826 <Print_Task+0x72>


			CDC_Transmit_FS((uint8_t *) "\n\r# ", 4);
 800d85e:	2104      	movs	r1, #4
 800d860:	4830      	ldr	r0, [pc, #192]	; (800d924 <Print_Task+0x170>)
 800d862:	f000 f92b 	bl	800dabc <CDC_Transmit_FS>
//			CDC_Transmit_FS((uint8_t *)pcInputString, pcIndexInput);
			pcIndexInput = 0;
 800d866:	2300      	movs	r3, #0
 800d868:	f887 3597 	strb.w	r3, [r7, #1431]	; 0x597
			pcInputString[pcIndexInput] = '\0';
 800d86c:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
 800d870:	f507 62b3 	add.w	r2, r7, #1432	; 0x598
 800d874:	f5a2 7262 	sub.w	r2, r2, #904	; 0x388
 800d878:	2100      	movs	r1, #0
 800d87a:	54d1      	strb	r1, [r2, r3]
 800d87c:	e7a9      	b.n	800d7d2 <Print_Task+0x1e>
		} else {
			if( xRchar == '\0' ){
 800d87e:	f507 63b3 	add.w	r3, r7, #1432	; 0x598
 800d882:	f2a3 5389 	subw	r3, r3, #1417	; 0x589
 800d886:	781b      	ldrb	r3, [r3, #0]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d108      	bne.n	800d89e <Print_Task+0xea>
				CDC_Transmit_FS((uint8_t *) "Welcome to FreeRTOS\n\r", strlen((char *)"Welcome to FreeRTOS\n\r"));
 800d88c:	2115      	movs	r1, #21
 800d88e:	4826      	ldr	r0, [pc, #152]	; (800d928 <Print_Task+0x174>)
 800d890:	f000 f914 	bl	800dabc <CDC_Transmit_FS>
				CDC_Transmit_FS((uint8_t *)NewLine, 2);
 800d894:	2102      	movs	r1, #2
 800d896:	4825      	ldr	r0, [pc, #148]	; (800d92c <Print_Task+0x178>)
 800d898:	f000 f910 	bl	800dabc <CDC_Transmit_FS>
 800d89c:	e799      	b.n	800d7d2 <Print_Task+0x1e>
			} else if (xRchar == 0x7F ){
 800d89e:	f507 63b3 	add.w	r3, r7, #1432	; 0x598
 800d8a2:	f2a3 5389 	subw	r3, r3, #1417	; 0x589
 800d8a6:	781b      	ldrb	r3, [r3, #0]
 800d8a8:	2b7f      	cmp	r3, #127	; 0x7f
 800d8aa:	d117      	bne.n	800d8dc <Print_Task+0x128>
				/*
				 * Backspace was pressed.
				 */
				if(pcIndexInput > 0){
 800d8ac:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d08e      	beq.n	800d7d2 <Print_Task+0x1e>
					CDC_Transmit_FS(&xRchar, 1);
 800d8b4:	f107 030f 	add.w	r3, r7, #15
 800d8b8:	2101      	movs	r1, #1
 800d8ba:	4618      	mov	r0, r3
 800d8bc:	f000 f8fe 	bl	800dabc <CDC_Transmit_FS>

					pcInputString[pcIndexInput] = '\0';
 800d8c0:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
 800d8c4:	f507 62b3 	add.w	r2, r7, #1432	; 0x598
 800d8c8:	f5a2 7262 	sub.w	r2, r2, #904	; 0x388
 800d8cc:	2100      	movs	r1, #0
 800d8ce:	54d1      	strb	r1, [r2, r3]
					pcIndexInput--;
 800d8d0:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
 800d8d4:	3b01      	subs	r3, #1
 800d8d6:	f887 3597 	strb.w	r3, [r7, #1431]	; 0x597
 800d8da:	e77a      	b.n	800d7d2 <Print_Task+0x1e>
				}
			} else if(pcIndexInput < 64){
 800d8dc:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
 800d8e0:	2b3f      	cmp	r3, #63	; 0x3f
 800d8e2:	f63f af76 	bhi.w	800d7d2 <Print_Task+0x1e>
				(void) qtd;
				CDC_Transmit_FS(&xRchar, qtd);
 800d8e6:	f897 3596 	ldrb.w	r3, [r7, #1430]	; 0x596
 800d8ea:	b29a      	uxth	r2, r3
 800d8ec:	f107 030f 	add.w	r3, r7, #15
 800d8f0:	4611      	mov	r1, r2
 800d8f2:	4618      	mov	r0, r3
 800d8f4:	f000 f8e2 	bl	800dabc <CDC_Transmit_FS>
				pcInputString[pcIndexInput] = xRchar;
 800d8f8:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
 800d8fc:	f507 62b3 	add.w	r2, r7, #1432	; 0x598
 800d900:	f2a2 5289 	subw	r2, r2, #1417	; 0x589
 800d904:	7811      	ldrb	r1, [r2, #0]
 800d906:	f507 62b3 	add.w	r2, r7, #1432	; 0x598
 800d90a:	f5a2 7262 	sub.w	r2, r2, #904	; 0x388
 800d90e:	54d1      	strb	r1, [r2, r3]
				pcIndexInput++;
 800d910:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
 800d914:	3301      	adds	r3, #1
 800d916:	f887 3597 	strb.w	r3, [r7, #1431]	; 0x597
		qtd = xMessageBufferReceive(msg_buf_rx,(void *) buffer,sizeof(buffer),portMAX_DELAY);
 800d91a:	e75a      	b.n	800d7d2 <Print_Task+0x1e>
 800d91c:	2000b1fc 	.word	0x2000b1fc
 800d920:	08010560 	.word	0x08010560
 800d924:	08010564 	.word	0x08010564
 800d928:	0801056c 	.word	0x0801056c
 800d92c:	08010584 	.word	0x08010584

0800d930 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d930:	b580      	push	{r7, lr}
 800d932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d934:	2200      	movs	r2, #0
 800d936:	4905      	ldr	r1, [pc, #20]	; (800d94c <CDC_Init_FS+0x1c>)
 800d938:	4805      	ldr	r0, [pc, #20]	; (800d950 <CDC_Init_FS+0x20>)
 800d93a:	f7fa fa85 	bl	8007e48 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d93e:	4905      	ldr	r1, [pc, #20]	; (800d954 <CDC_Init_FS+0x24>)
 800d940:	4803      	ldr	r0, [pc, #12]	; (800d950 <CDC_Init_FS+0x20>)
 800d942:	f7fa faa3 	bl	8007e8c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d946:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d948:	4618      	mov	r0, r3
 800d94a:	bd80      	pop	{r7, pc}
 800d94c:	2000a9f8 	.word	0x2000a9f8
 800d950:	20009f1c 	.word	0x20009f1c
 800d954:	2000a1f8 	.word	0x2000a1f8

0800d958 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d958:	b480      	push	{r7}
 800d95a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d95c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d95e:	4618      	mov	r0, r3
 800d960:	46bd      	mov	sp, r7
 800d962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d966:	4770      	bx	lr

0800d968 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d968:	b580      	push	{r7, lr}
 800d96a:	b084      	sub	sp, #16
 800d96c:	af00      	add	r7, sp, #0
 800d96e:	4603      	mov	r3, r0
 800d970:	6039      	str	r1, [r7, #0]
 800d972:	71fb      	strb	r3, [r7, #7]
 800d974:	4613      	mov	r3, r2
 800d976:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  portBASE_TYPE yield = pdFALSE;
 800d978:	2300      	movs	r3, #0
 800d97a:	60fb      	str	r3, [r7, #12]
  char data = 0;
 800d97c:	2300      	movs	r3, #0
 800d97e:	72fb      	strb	r3, [r7, #11]
  switch(cmd)
 800d980:	79fb      	ldrb	r3, [r7, #7]
 800d982:	2b23      	cmp	r3, #35	; 0x23
 800d984:	d85f      	bhi.n	800da46 <CDC_Control_FS+0xde>
 800d986:	a201      	add	r2, pc, #4	; (adr r2, 800d98c <CDC_Control_FS+0x24>)
 800d988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d98c:	0800da47 	.word	0x0800da47
 800d990:	0800da47 	.word	0x0800da47
 800d994:	0800da47 	.word	0x0800da47
 800d998:	0800da47 	.word	0x0800da47
 800d99c:	0800da47 	.word	0x0800da47
 800d9a0:	0800da47 	.word	0x0800da47
 800d9a4:	0800da47 	.word	0x0800da47
 800d9a8:	0800da47 	.word	0x0800da47
 800d9ac:	0800da47 	.word	0x0800da47
 800d9b0:	0800da47 	.word	0x0800da47
 800d9b4:	0800da47 	.word	0x0800da47
 800d9b8:	0800da47 	.word	0x0800da47
 800d9bc:	0800da47 	.word	0x0800da47
 800d9c0:	0800da47 	.word	0x0800da47
 800d9c4:	0800da47 	.word	0x0800da47
 800d9c8:	0800da47 	.word	0x0800da47
 800d9cc:	0800da47 	.word	0x0800da47
 800d9d0:	0800da47 	.word	0x0800da47
 800d9d4:	0800da47 	.word	0x0800da47
 800d9d8:	0800da47 	.word	0x0800da47
 800d9dc:	0800da47 	.word	0x0800da47
 800d9e0:	0800da47 	.word	0x0800da47
 800d9e4:	0800da47 	.word	0x0800da47
 800d9e8:	0800da47 	.word	0x0800da47
 800d9ec:	0800da47 	.word	0x0800da47
 800d9f0:	0800da47 	.word	0x0800da47
 800d9f4:	0800da47 	.word	0x0800da47
 800d9f8:	0800da47 	.word	0x0800da47
 800d9fc:	0800da47 	.word	0x0800da47
 800da00:	0800da47 	.word	0x0800da47
 800da04:	0800da47 	.word	0x0800da47
 800da08:	0800da47 	.word	0x0800da47
 800da0c:	0800da47 	.word	0x0800da47
 800da10:	0800da47 	.word	0x0800da47
 800da14:	0800da1d 	.word	0x0800da1d
 800da18:	0800da47 	.word	0x0800da47
    case CDC_GET_LINE_CODING:

    break;

    case CDC_SET_CONTROL_LINE_STATE:
  	  xMessageBufferSendFromISR(msg_buf_rx, &data, 1, &yield);
 800da1c:	4b0e      	ldr	r3, [pc, #56]	; (800da58 <CDC_Control_FS+0xf0>)
 800da1e:	6818      	ldr	r0, [r3, #0]
 800da20:	f107 030c 	add.w	r3, r7, #12
 800da24:	f107 010b 	add.w	r1, r7, #11
 800da28:	2201      	movs	r2, #1
 800da2a:	f7fc ff17 	bl	800a85c <xStreamBufferSendFromISR>
  	  portYIELD_FROM_ISR(yield);
 800da2e:	68fb      	ldr	r3, [r7, #12]
 800da30:	2b00      	cmp	r3, #0
 800da32:	d00a      	beq.n	800da4a <CDC_Control_FS+0xe2>
 800da34:	4b09      	ldr	r3, [pc, #36]	; (800da5c <CDC_Control_FS+0xf4>)
 800da36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800da3a:	601a      	str	r2, [r3, #0]
 800da3c:	f3bf 8f4f 	dsb	sy
 800da40:	f3bf 8f6f 	isb	sy

    break;
 800da44:	e001      	b.n	800da4a <CDC_Control_FS+0xe2>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800da46:	bf00      	nop
 800da48:	e000      	b.n	800da4c <CDC_Control_FS+0xe4>
    break;
 800da4a:	bf00      	nop
  }

  return (USBD_OK);
 800da4c:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800da4e:	4618      	mov	r0, r3
 800da50:	3710      	adds	r7, #16
 800da52:	46bd      	mov	sp, r7
 800da54:	bd80      	pop	{r7, pc}
 800da56:	bf00      	nop
 800da58:	2000b1fc 	.word	0x2000b1fc
 800da5c:	e000ed04 	.word	0xe000ed04

0800da60 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800da60:	b580      	push	{r7, lr}
 800da62:	b084      	sub	sp, #16
 800da64:	af00      	add	r7, sp, #0
 800da66:	6078      	str	r0, [r7, #4]
 800da68:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	portBASE_TYPE yield = pdFALSE;
 800da6a:	2300      	movs	r3, #0
 800da6c:	60fb      	str	r3, [r7, #12]
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800da6e:	6879      	ldr	r1, [r7, #4]
 800da70:	480f      	ldr	r0, [pc, #60]	; (800dab0 <CDC_Receive_FS+0x50>)
 800da72:	f7fa fa0b 	bl	8007e8c <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800da76:	480e      	ldr	r0, [pc, #56]	; (800dab0 <CDC_Receive_FS+0x50>)
 800da78:	f7fa fa6c 	bl	8007f54 <USBD_CDC_ReceivePacket>

	  xMessageBufferSendFromISR(msg_buf_rx, Buf, *Len, &yield);
 800da7c:	4b0d      	ldr	r3, [pc, #52]	; (800dab4 <CDC_Receive_FS+0x54>)
 800da7e:	6818      	ldr	r0, [r3, #0]
 800da80:	683b      	ldr	r3, [r7, #0]
 800da82:	681a      	ldr	r2, [r3, #0]
 800da84:	f107 030c 	add.w	r3, r7, #12
 800da88:	6879      	ldr	r1, [r7, #4]
 800da8a:	f7fc fee7 	bl	800a85c <xStreamBufferSendFromISR>
	  portYIELD_FROM_ISR(yield);
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	2b00      	cmp	r3, #0
 800da92:	d007      	beq.n	800daa4 <CDC_Receive_FS+0x44>
 800da94:	4b08      	ldr	r3, [pc, #32]	; (800dab8 <CDC_Receive_FS+0x58>)
 800da96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800da9a:	601a      	str	r2, [r3, #0]
 800da9c:	f3bf 8f4f 	dsb	sy
 800daa0:	f3bf 8f6f 	isb	sy

	return (USBD_OK);
 800daa4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800daa6:	4618      	mov	r0, r3
 800daa8:	3710      	adds	r7, #16
 800daaa:	46bd      	mov	sp, r7
 800daac:	bd80      	pop	{r7, pc}
 800daae:	bf00      	nop
 800dab0:	20009f1c 	.word	0x20009f1c
 800dab4:	2000b1fc 	.word	0x2000b1fc
 800dab8:	e000ed04 	.word	0xe000ed04

0800dabc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800dabc:	b580      	push	{r7, lr}
 800dabe:	b084      	sub	sp, #16
 800dac0:	af00      	add	r7, sp, #0
 800dac2:	6078      	str	r0, [r7, #4]
 800dac4:	460b      	mov	r3, r1
 800dac6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800dac8:	2300      	movs	r3, #0
 800daca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */

  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800dacc:	4b10      	ldr	r3, [pc, #64]	; (800db10 <CDC_Transmit_FS+0x54>)
 800dace:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800dad2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800dad4:	68bb      	ldr	r3, [r7, #8]
 800dad6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d001      	beq.n	800dae2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800dade:	2301      	movs	r3, #1
 800dae0:	e012      	b.n	800db08 <CDC_Transmit_FS+0x4c>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800dae2:	887b      	ldrh	r3, [r7, #2]
 800dae4:	461a      	mov	r2, r3
 800dae6:	6879      	ldr	r1, [r7, #4]
 800dae8:	4809      	ldr	r0, [pc, #36]	; (800db10 <CDC_Transmit_FS+0x54>)
 800daea:	f7fa f9ad 	bl	8007e48 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800daee:	4808      	ldr	r0, [pc, #32]	; (800db10 <CDC_Transmit_FS+0x54>)
 800daf0:	f7fa f9ea 	bl	8007ec8 <USBD_CDC_TransmitPacket>
 800daf4:	4603      	mov	r3, r0
 800daf6:	73fb      	strb	r3, [r7, #15]
  xSemaphoreTake(sem_usb_tx, portMAX_DELAY);
 800daf8:	4b06      	ldr	r3, [pc, #24]	; (800db14 <CDC_Transmit_FS+0x58>)
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800db00:	4618      	mov	r0, r3
 800db02:	f7fc fb8b 	bl	800a21c <xQueueSemaphoreTake>
  /* USER CODE END 7 */
  return result;
 800db06:	7bfb      	ldrb	r3, [r7, #15]
}
 800db08:	4618      	mov	r0, r3
 800db0a:	3710      	adds	r7, #16
 800db0c:	46bd      	mov	sp, r7
 800db0e:	bd80      	pop	{r7, pc}
 800db10:	20009f1c 	.word	0x20009f1c
 800db14:	2000b1f8 	.word	0x2000b1f8

0800db18 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800db18:	b580      	push	{r7, lr}
 800db1a:	b086      	sub	sp, #24
 800db1c:	af00      	add	r7, sp, #0
 800db1e:	60f8      	str	r0, [r7, #12]
 800db20:	60b9      	str	r1, [r7, #8]
 800db22:	4613      	mov	r3, r2
 800db24:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800db26:	2300      	movs	r3, #0
 800db28:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  portBASE_TYPE tmp = pdFALSE;
 800db2a:	2300      	movs	r3, #0
 800db2c:	613b      	str	r3, [r7, #16]
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  xSemaphoreGiveFromISR(sem_usb_tx, &tmp);
 800db2e:	4b0b      	ldr	r3, [pc, #44]	; (800db5c <CDC_TransmitCplt_FS+0x44>)
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	f107 0210 	add.w	r2, r7, #16
 800db36:	4611      	mov	r1, r2
 800db38:	4618      	mov	r0, r3
 800db3a:	f7fc fa02 	bl	8009f42 <xQueueGiveFromISR>
  portYIELD_FROM_ISR(&tmp);
 800db3e:	4b08      	ldr	r3, [pc, #32]	; (800db60 <CDC_TransmitCplt_FS+0x48>)
 800db40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800db44:	601a      	str	r2, [r3, #0]
 800db46:	f3bf 8f4f 	dsb	sy
 800db4a:	f3bf 8f6f 	isb	sy
  /* USER CODE END 13 */
  return result;
 800db4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800db52:	4618      	mov	r0, r3
 800db54:	3718      	adds	r7, #24
 800db56:	46bd      	mov	sp, r7
 800db58:	bd80      	pop	{r7, pc}
 800db5a:	bf00      	nop
 800db5c:	2000b1f8 	.word	0x2000b1f8
 800db60:	e000ed04 	.word	0xe000ed04

0800db64 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db64:	b480      	push	{r7}
 800db66:	b083      	sub	sp, #12
 800db68:	af00      	add	r7, sp, #0
 800db6a:	4603      	mov	r3, r0
 800db6c:	6039      	str	r1, [r7, #0]
 800db6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800db70:	683b      	ldr	r3, [r7, #0]
 800db72:	2212      	movs	r2, #18
 800db74:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800db76:	4b03      	ldr	r3, [pc, #12]	; (800db84 <USBD_FS_DeviceDescriptor+0x20>)
}
 800db78:	4618      	mov	r0, r3
 800db7a:	370c      	adds	r7, #12
 800db7c:	46bd      	mov	sp, r7
 800db7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db82:	4770      	bx	lr
 800db84:	200000d8 	.word	0x200000d8

0800db88 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db88:	b480      	push	{r7}
 800db8a:	b083      	sub	sp, #12
 800db8c:	af00      	add	r7, sp, #0
 800db8e:	4603      	mov	r3, r0
 800db90:	6039      	str	r1, [r7, #0]
 800db92:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800db94:	683b      	ldr	r3, [r7, #0]
 800db96:	2204      	movs	r2, #4
 800db98:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800db9a:	4b03      	ldr	r3, [pc, #12]	; (800dba8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800db9c:	4618      	mov	r0, r3
 800db9e:	370c      	adds	r7, #12
 800dba0:	46bd      	mov	sp, r7
 800dba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba6:	4770      	bx	lr
 800dba8:	200000ec 	.word	0x200000ec

0800dbac <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dbac:	b580      	push	{r7, lr}
 800dbae:	b082      	sub	sp, #8
 800dbb0:	af00      	add	r7, sp, #0
 800dbb2:	4603      	mov	r3, r0
 800dbb4:	6039      	str	r1, [r7, #0]
 800dbb6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dbb8:	79fb      	ldrb	r3, [r7, #7]
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d105      	bne.n	800dbca <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dbbe:	683a      	ldr	r2, [r7, #0]
 800dbc0:	4907      	ldr	r1, [pc, #28]	; (800dbe0 <USBD_FS_ProductStrDescriptor+0x34>)
 800dbc2:	4808      	ldr	r0, [pc, #32]	; (800dbe4 <USBD_FS_ProductStrDescriptor+0x38>)
 800dbc4:	f7fb fc0e 	bl	80093e4 <USBD_GetString>
 800dbc8:	e004      	b.n	800dbd4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dbca:	683a      	ldr	r2, [r7, #0]
 800dbcc:	4904      	ldr	r1, [pc, #16]	; (800dbe0 <USBD_FS_ProductStrDescriptor+0x34>)
 800dbce:	4805      	ldr	r0, [pc, #20]	; (800dbe4 <USBD_FS_ProductStrDescriptor+0x38>)
 800dbd0:	f7fb fc08 	bl	80093e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dbd4:	4b02      	ldr	r3, [pc, #8]	; (800dbe0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800dbd6:	4618      	mov	r0, r3
 800dbd8:	3708      	adds	r7, #8
 800dbda:	46bd      	mov	sp, r7
 800dbdc:	bd80      	pop	{r7, pc}
 800dbde:	bf00      	nop
 800dbe0:	2000b208 	.word	0x2000b208
 800dbe4:	08010588 	.word	0x08010588

0800dbe8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dbe8:	b580      	push	{r7, lr}
 800dbea:	b082      	sub	sp, #8
 800dbec:	af00      	add	r7, sp, #0
 800dbee:	4603      	mov	r3, r0
 800dbf0:	6039      	str	r1, [r7, #0]
 800dbf2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800dbf4:	683a      	ldr	r2, [r7, #0]
 800dbf6:	4904      	ldr	r1, [pc, #16]	; (800dc08 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800dbf8:	4804      	ldr	r0, [pc, #16]	; (800dc0c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800dbfa:	f7fb fbf3 	bl	80093e4 <USBD_GetString>
  return USBD_StrDesc;
 800dbfe:	4b02      	ldr	r3, [pc, #8]	; (800dc08 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800dc00:	4618      	mov	r0, r3
 800dc02:	3708      	adds	r7, #8
 800dc04:	46bd      	mov	sp, r7
 800dc06:	bd80      	pop	{r7, pc}
 800dc08:	2000b208 	.word	0x2000b208
 800dc0c:	080105a0 	.word	0x080105a0

0800dc10 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc10:	b580      	push	{r7, lr}
 800dc12:	b082      	sub	sp, #8
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	4603      	mov	r3, r0
 800dc18:	6039      	str	r1, [r7, #0]
 800dc1a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800dc1c:	683b      	ldr	r3, [r7, #0]
 800dc1e:	221a      	movs	r2, #26
 800dc20:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800dc22:	f000 f843 	bl	800dcac <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800dc26:	4b02      	ldr	r3, [pc, #8]	; (800dc30 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800dc28:	4618      	mov	r0, r3
 800dc2a:	3708      	adds	r7, #8
 800dc2c:	46bd      	mov	sp, r7
 800dc2e:	bd80      	pop	{r7, pc}
 800dc30:	200000f0 	.word	0x200000f0

0800dc34 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc34:	b580      	push	{r7, lr}
 800dc36:	b082      	sub	sp, #8
 800dc38:	af00      	add	r7, sp, #0
 800dc3a:	4603      	mov	r3, r0
 800dc3c:	6039      	str	r1, [r7, #0]
 800dc3e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800dc40:	79fb      	ldrb	r3, [r7, #7]
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d105      	bne.n	800dc52 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dc46:	683a      	ldr	r2, [r7, #0]
 800dc48:	4907      	ldr	r1, [pc, #28]	; (800dc68 <USBD_FS_ConfigStrDescriptor+0x34>)
 800dc4a:	4808      	ldr	r0, [pc, #32]	; (800dc6c <USBD_FS_ConfigStrDescriptor+0x38>)
 800dc4c:	f7fb fbca 	bl	80093e4 <USBD_GetString>
 800dc50:	e004      	b.n	800dc5c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dc52:	683a      	ldr	r2, [r7, #0]
 800dc54:	4904      	ldr	r1, [pc, #16]	; (800dc68 <USBD_FS_ConfigStrDescriptor+0x34>)
 800dc56:	4805      	ldr	r0, [pc, #20]	; (800dc6c <USBD_FS_ConfigStrDescriptor+0x38>)
 800dc58:	f7fb fbc4 	bl	80093e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dc5c:	4b02      	ldr	r3, [pc, #8]	; (800dc68 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800dc5e:	4618      	mov	r0, r3
 800dc60:	3708      	adds	r7, #8
 800dc62:	46bd      	mov	sp, r7
 800dc64:	bd80      	pop	{r7, pc}
 800dc66:	bf00      	nop
 800dc68:	2000b208 	.word	0x2000b208
 800dc6c:	080105b4 	.word	0x080105b4

0800dc70 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	b082      	sub	sp, #8
 800dc74:	af00      	add	r7, sp, #0
 800dc76:	4603      	mov	r3, r0
 800dc78:	6039      	str	r1, [r7, #0]
 800dc7a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dc7c:	79fb      	ldrb	r3, [r7, #7]
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d105      	bne.n	800dc8e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dc82:	683a      	ldr	r2, [r7, #0]
 800dc84:	4907      	ldr	r1, [pc, #28]	; (800dca4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800dc86:	4808      	ldr	r0, [pc, #32]	; (800dca8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dc88:	f7fb fbac 	bl	80093e4 <USBD_GetString>
 800dc8c:	e004      	b.n	800dc98 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dc8e:	683a      	ldr	r2, [r7, #0]
 800dc90:	4904      	ldr	r1, [pc, #16]	; (800dca4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800dc92:	4805      	ldr	r0, [pc, #20]	; (800dca8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dc94:	f7fb fba6 	bl	80093e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dc98:	4b02      	ldr	r3, [pc, #8]	; (800dca4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800dc9a:	4618      	mov	r0, r3
 800dc9c:	3708      	adds	r7, #8
 800dc9e:	46bd      	mov	sp, r7
 800dca0:	bd80      	pop	{r7, pc}
 800dca2:	bf00      	nop
 800dca4:	2000b208 	.word	0x2000b208
 800dca8:	080105c0 	.word	0x080105c0

0800dcac <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800dcac:	b580      	push	{r7, lr}
 800dcae:	b084      	sub	sp, #16
 800dcb0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800dcb2:	4b0f      	ldr	r3, [pc, #60]	; (800dcf0 <Get_SerialNum+0x44>)
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800dcb8:	4b0e      	ldr	r3, [pc, #56]	; (800dcf4 <Get_SerialNum+0x48>)
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800dcbe:	4b0e      	ldr	r3, [pc, #56]	; (800dcf8 <Get_SerialNum+0x4c>)
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800dcc4:	68fa      	ldr	r2, [r7, #12]
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	4413      	add	r3, r2
 800dcca:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d009      	beq.n	800dce6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800dcd2:	2208      	movs	r2, #8
 800dcd4:	4909      	ldr	r1, [pc, #36]	; (800dcfc <Get_SerialNum+0x50>)
 800dcd6:	68f8      	ldr	r0, [r7, #12]
 800dcd8:	f000 f814 	bl	800dd04 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800dcdc:	2204      	movs	r2, #4
 800dcde:	4908      	ldr	r1, [pc, #32]	; (800dd00 <Get_SerialNum+0x54>)
 800dce0:	68b8      	ldr	r0, [r7, #8]
 800dce2:	f000 f80f 	bl	800dd04 <IntToUnicode>
  }
}
 800dce6:	bf00      	nop
 800dce8:	3710      	adds	r7, #16
 800dcea:	46bd      	mov	sp, r7
 800dcec:	bd80      	pop	{r7, pc}
 800dcee:	bf00      	nop
 800dcf0:	1fff7a10 	.word	0x1fff7a10
 800dcf4:	1fff7a14 	.word	0x1fff7a14
 800dcf8:	1fff7a18 	.word	0x1fff7a18
 800dcfc:	200000f2 	.word	0x200000f2
 800dd00:	20000102 	.word	0x20000102

0800dd04 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800dd04:	b480      	push	{r7}
 800dd06:	b087      	sub	sp, #28
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	60f8      	str	r0, [r7, #12]
 800dd0c:	60b9      	str	r1, [r7, #8]
 800dd0e:	4613      	mov	r3, r2
 800dd10:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800dd12:	2300      	movs	r3, #0
 800dd14:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800dd16:	2300      	movs	r3, #0
 800dd18:	75fb      	strb	r3, [r7, #23]
 800dd1a:	e027      	b.n	800dd6c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	0f1b      	lsrs	r3, r3, #28
 800dd20:	2b09      	cmp	r3, #9
 800dd22:	d80b      	bhi.n	800dd3c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	0f1b      	lsrs	r3, r3, #28
 800dd28:	b2da      	uxtb	r2, r3
 800dd2a:	7dfb      	ldrb	r3, [r7, #23]
 800dd2c:	005b      	lsls	r3, r3, #1
 800dd2e:	4619      	mov	r1, r3
 800dd30:	68bb      	ldr	r3, [r7, #8]
 800dd32:	440b      	add	r3, r1
 800dd34:	3230      	adds	r2, #48	; 0x30
 800dd36:	b2d2      	uxtb	r2, r2
 800dd38:	701a      	strb	r2, [r3, #0]
 800dd3a:	e00a      	b.n	800dd52 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	0f1b      	lsrs	r3, r3, #28
 800dd40:	b2da      	uxtb	r2, r3
 800dd42:	7dfb      	ldrb	r3, [r7, #23]
 800dd44:	005b      	lsls	r3, r3, #1
 800dd46:	4619      	mov	r1, r3
 800dd48:	68bb      	ldr	r3, [r7, #8]
 800dd4a:	440b      	add	r3, r1
 800dd4c:	3237      	adds	r2, #55	; 0x37
 800dd4e:	b2d2      	uxtb	r2, r2
 800dd50:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	011b      	lsls	r3, r3, #4
 800dd56:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800dd58:	7dfb      	ldrb	r3, [r7, #23]
 800dd5a:	005b      	lsls	r3, r3, #1
 800dd5c:	3301      	adds	r3, #1
 800dd5e:	68ba      	ldr	r2, [r7, #8]
 800dd60:	4413      	add	r3, r2
 800dd62:	2200      	movs	r2, #0
 800dd64:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800dd66:	7dfb      	ldrb	r3, [r7, #23]
 800dd68:	3301      	adds	r3, #1
 800dd6a:	75fb      	strb	r3, [r7, #23]
 800dd6c:	7dfa      	ldrb	r2, [r7, #23]
 800dd6e:	79fb      	ldrb	r3, [r7, #7]
 800dd70:	429a      	cmp	r2, r3
 800dd72:	d3d3      	bcc.n	800dd1c <IntToUnicode+0x18>
  }
}
 800dd74:	bf00      	nop
 800dd76:	bf00      	nop
 800dd78:	371c      	adds	r7, #28
 800dd7a:	46bd      	mov	sp, r7
 800dd7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd80:	4770      	bx	lr
	...

0800dd84 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800dd84:	b580      	push	{r7, lr}
 800dd86:	b08a      	sub	sp, #40	; 0x28
 800dd88:	af00      	add	r7, sp, #0
 800dd8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800dd8c:	f107 0314 	add.w	r3, r7, #20
 800dd90:	2200      	movs	r2, #0
 800dd92:	601a      	str	r2, [r3, #0]
 800dd94:	605a      	str	r2, [r3, #4]
 800dd96:	609a      	str	r2, [r3, #8]
 800dd98:	60da      	str	r2, [r3, #12]
 800dd9a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800dda4:	d13a      	bne.n	800de1c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800dda6:	2300      	movs	r3, #0
 800dda8:	613b      	str	r3, [r7, #16]
 800ddaa:	4b1e      	ldr	r3, [pc, #120]	; (800de24 <HAL_PCD_MspInit+0xa0>)
 800ddac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ddae:	4a1d      	ldr	r2, [pc, #116]	; (800de24 <HAL_PCD_MspInit+0xa0>)
 800ddb0:	f043 0301 	orr.w	r3, r3, #1
 800ddb4:	6313      	str	r3, [r2, #48]	; 0x30
 800ddb6:	4b1b      	ldr	r3, [pc, #108]	; (800de24 <HAL_PCD_MspInit+0xa0>)
 800ddb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ddba:	f003 0301 	and.w	r3, r3, #1
 800ddbe:	613b      	str	r3, [r7, #16]
 800ddc0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ddc2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800ddc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ddc8:	2302      	movs	r3, #2
 800ddca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ddcc:	2300      	movs	r3, #0
 800ddce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ddd0:	2303      	movs	r3, #3
 800ddd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ddd4:	230a      	movs	r3, #10
 800ddd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ddd8:	f107 0314 	add.w	r3, r7, #20
 800dddc:	4619      	mov	r1, r3
 800ddde:	4812      	ldr	r0, [pc, #72]	; (800de28 <HAL_PCD_MspInit+0xa4>)
 800dde0:	f7f5 f8ee 	bl	8002fc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800dde4:	4b0f      	ldr	r3, [pc, #60]	; (800de24 <HAL_PCD_MspInit+0xa0>)
 800dde6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dde8:	4a0e      	ldr	r2, [pc, #56]	; (800de24 <HAL_PCD_MspInit+0xa0>)
 800ddea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ddee:	6353      	str	r3, [r2, #52]	; 0x34
 800ddf0:	2300      	movs	r3, #0
 800ddf2:	60fb      	str	r3, [r7, #12]
 800ddf4:	4b0b      	ldr	r3, [pc, #44]	; (800de24 <HAL_PCD_MspInit+0xa0>)
 800ddf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ddf8:	4a0a      	ldr	r2, [pc, #40]	; (800de24 <HAL_PCD_MspInit+0xa0>)
 800ddfa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ddfe:	6453      	str	r3, [r2, #68]	; 0x44
 800de00:	4b08      	ldr	r3, [pc, #32]	; (800de24 <HAL_PCD_MspInit+0xa0>)
 800de02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800de04:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800de08:	60fb      	str	r3, [r7, #12]
 800de0a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800de0c:	2200      	movs	r2, #0
 800de0e:	2105      	movs	r1, #5
 800de10:	2043      	movs	r0, #67	; 0x43
 800de12:	f7f4 fd2e 	bl	8002872 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800de16:	2043      	movs	r0, #67	; 0x43
 800de18:	f7f4 fd47 	bl	80028aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800de1c:	bf00      	nop
 800de1e:	3728      	adds	r7, #40	; 0x28
 800de20:	46bd      	mov	sp, r7
 800de22:	bd80      	pop	{r7, pc}
 800de24:	40023800 	.word	0x40023800
 800de28:	40020000 	.word	0x40020000

0800de2c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de2c:	b580      	push	{r7, lr}
 800de2e:	b082      	sub	sp, #8
 800de30:	af00      	add	r7, sp, #0
 800de32:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800de40:	4619      	mov	r1, r3
 800de42:	4610      	mov	r0, r2
 800de44:	f7fa f96f 	bl	8008126 <USBD_LL_SetupStage>
}
 800de48:	bf00      	nop
 800de4a:	3708      	adds	r7, #8
 800de4c:	46bd      	mov	sp, r7
 800de4e:	bd80      	pop	{r7, pc}

0800de50 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de50:	b580      	push	{r7, lr}
 800de52:	b082      	sub	sp, #8
 800de54:	af00      	add	r7, sp, #0
 800de56:	6078      	str	r0, [r7, #4]
 800de58:	460b      	mov	r3, r1
 800de5a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800de62:	78fa      	ldrb	r2, [r7, #3]
 800de64:	6879      	ldr	r1, [r7, #4]
 800de66:	4613      	mov	r3, r2
 800de68:	00db      	lsls	r3, r3, #3
 800de6a:	4413      	add	r3, r2
 800de6c:	009b      	lsls	r3, r3, #2
 800de6e:	440b      	add	r3, r1
 800de70:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800de74:	681a      	ldr	r2, [r3, #0]
 800de76:	78fb      	ldrb	r3, [r7, #3]
 800de78:	4619      	mov	r1, r3
 800de7a:	f7fa f9a9 	bl	80081d0 <USBD_LL_DataOutStage>
}
 800de7e:	bf00      	nop
 800de80:	3708      	adds	r7, #8
 800de82:	46bd      	mov	sp, r7
 800de84:	bd80      	pop	{r7, pc}

0800de86 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de86:	b580      	push	{r7, lr}
 800de88:	b082      	sub	sp, #8
 800de8a:	af00      	add	r7, sp, #0
 800de8c:	6078      	str	r0, [r7, #4]
 800de8e:	460b      	mov	r3, r1
 800de90:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800de98:	78fa      	ldrb	r2, [r7, #3]
 800de9a:	6879      	ldr	r1, [r7, #4]
 800de9c:	4613      	mov	r3, r2
 800de9e:	00db      	lsls	r3, r3, #3
 800dea0:	4413      	add	r3, r2
 800dea2:	009b      	lsls	r3, r3, #2
 800dea4:	440b      	add	r3, r1
 800dea6:	334c      	adds	r3, #76	; 0x4c
 800dea8:	681a      	ldr	r2, [r3, #0]
 800deaa:	78fb      	ldrb	r3, [r7, #3]
 800deac:	4619      	mov	r1, r3
 800deae:	f7fa fa42 	bl	8008336 <USBD_LL_DataInStage>
}
 800deb2:	bf00      	nop
 800deb4:	3708      	adds	r7, #8
 800deb6:	46bd      	mov	sp, r7
 800deb8:	bd80      	pop	{r7, pc}

0800deba <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800deba:	b580      	push	{r7, lr}
 800debc:	b082      	sub	sp, #8
 800debe:	af00      	add	r7, sp, #0
 800dec0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800dec8:	4618      	mov	r0, r3
 800deca:	f7fa fb76 	bl	80085ba <USBD_LL_SOF>
}
 800dece:	bf00      	nop
 800ded0:	3708      	adds	r7, #8
 800ded2:	46bd      	mov	sp, r7
 800ded4:	bd80      	pop	{r7, pc}

0800ded6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ded6:	b580      	push	{r7, lr}
 800ded8:	b084      	sub	sp, #16
 800deda:	af00      	add	r7, sp, #0
 800dedc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800dede:	2301      	movs	r3, #1
 800dee0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	68db      	ldr	r3, [r3, #12]
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d102      	bne.n	800def0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800deea:	2300      	movs	r3, #0
 800deec:	73fb      	strb	r3, [r7, #15]
 800deee:	e008      	b.n	800df02 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	68db      	ldr	r3, [r3, #12]
 800def4:	2b02      	cmp	r3, #2
 800def6:	d102      	bne.n	800defe <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800def8:	2301      	movs	r3, #1
 800defa:	73fb      	strb	r3, [r7, #15]
 800defc:	e001      	b.n	800df02 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800defe:	f7f3 fd73 	bl	80019e8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800df08:	7bfa      	ldrb	r2, [r7, #15]
 800df0a:	4611      	mov	r1, r2
 800df0c:	4618      	mov	r0, r3
 800df0e:	f7fa fb16 	bl	800853e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800df18:	4618      	mov	r0, r3
 800df1a:	f7fa fabe 	bl	800849a <USBD_LL_Reset>
}
 800df1e:	bf00      	nop
 800df20:	3710      	adds	r7, #16
 800df22:	46bd      	mov	sp, r7
 800df24:	bd80      	pop	{r7, pc}
	...

0800df28 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df28:	b580      	push	{r7, lr}
 800df2a:	b082      	sub	sp, #8
 800df2c:	af00      	add	r7, sp, #0
 800df2e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800df36:	4618      	mov	r0, r3
 800df38:	f7fa fb11 	bl	800855e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	687a      	ldr	r2, [r7, #4]
 800df48:	6812      	ldr	r2, [r2, #0]
 800df4a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800df4e:	f043 0301 	orr.w	r3, r3, #1
 800df52:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	6a1b      	ldr	r3, [r3, #32]
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d005      	beq.n	800df68 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800df5c:	4b04      	ldr	r3, [pc, #16]	; (800df70 <HAL_PCD_SuspendCallback+0x48>)
 800df5e:	691b      	ldr	r3, [r3, #16]
 800df60:	4a03      	ldr	r2, [pc, #12]	; (800df70 <HAL_PCD_SuspendCallback+0x48>)
 800df62:	f043 0306 	orr.w	r3, r3, #6
 800df66:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800df68:	bf00      	nop
 800df6a:	3708      	adds	r7, #8
 800df6c:	46bd      	mov	sp, r7
 800df6e:	bd80      	pop	{r7, pc}
 800df70:	e000ed00 	.word	0xe000ed00

0800df74 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df74:	b580      	push	{r7, lr}
 800df76:	b082      	sub	sp, #8
 800df78:	af00      	add	r7, sp, #0
 800df7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800df82:	4618      	mov	r0, r3
 800df84:	f7fa fb01 	bl	800858a <USBD_LL_Resume>
}
 800df88:	bf00      	nop
 800df8a:	3708      	adds	r7, #8
 800df8c:	46bd      	mov	sp, r7
 800df8e:	bd80      	pop	{r7, pc}

0800df90 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df90:	b580      	push	{r7, lr}
 800df92:	b082      	sub	sp, #8
 800df94:	af00      	add	r7, sp, #0
 800df96:	6078      	str	r0, [r7, #4]
 800df98:	460b      	mov	r3, r1
 800df9a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800dfa2:	78fa      	ldrb	r2, [r7, #3]
 800dfa4:	4611      	mov	r1, r2
 800dfa6:	4618      	mov	r0, r3
 800dfa8:	f7fa fb59 	bl	800865e <USBD_LL_IsoOUTIncomplete>
}
 800dfac:	bf00      	nop
 800dfae:	3708      	adds	r7, #8
 800dfb0:	46bd      	mov	sp, r7
 800dfb2:	bd80      	pop	{r7, pc}

0800dfb4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dfb4:	b580      	push	{r7, lr}
 800dfb6:	b082      	sub	sp, #8
 800dfb8:	af00      	add	r7, sp, #0
 800dfba:	6078      	str	r0, [r7, #4]
 800dfbc:	460b      	mov	r3, r1
 800dfbe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800dfc6:	78fa      	ldrb	r2, [r7, #3]
 800dfc8:	4611      	mov	r1, r2
 800dfca:	4618      	mov	r0, r3
 800dfcc:	f7fa fb15 	bl	80085fa <USBD_LL_IsoINIncomplete>
}
 800dfd0:	bf00      	nop
 800dfd2:	3708      	adds	r7, #8
 800dfd4:	46bd      	mov	sp, r7
 800dfd6:	bd80      	pop	{r7, pc}

0800dfd8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dfd8:	b580      	push	{r7, lr}
 800dfda:	b082      	sub	sp, #8
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800dfe6:	4618      	mov	r0, r3
 800dfe8:	f7fa fb6b 	bl	80086c2 <USBD_LL_DevConnected>
}
 800dfec:	bf00      	nop
 800dfee:	3708      	adds	r7, #8
 800dff0:	46bd      	mov	sp, r7
 800dff2:	bd80      	pop	{r7, pc}

0800dff4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dff4:	b580      	push	{r7, lr}
 800dff6:	b082      	sub	sp, #8
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e002:	4618      	mov	r0, r3
 800e004:	f7fa fb68 	bl	80086d8 <USBD_LL_DevDisconnected>
}
 800e008:	bf00      	nop
 800e00a:	3708      	adds	r7, #8
 800e00c:	46bd      	mov	sp, r7
 800e00e:	bd80      	pop	{r7, pc}

0800e010 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e010:	b580      	push	{r7, lr}
 800e012:	b082      	sub	sp, #8
 800e014:	af00      	add	r7, sp, #0
 800e016:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	781b      	ldrb	r3, [r3, #0]
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d13c      	bne.n	800e09a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e020:	4a20      	ldr	r2, [pc, #128]	; (800e0a4 <USBD_LL_Init+0x94>)
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	4a1e      	ldr	r2, [pc, #120]	; (800e0a4 <USBD_LL_Init+0x94>)
 800e02c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e030:	4b1c      	ldr	r3, [pc, #112]	; (800e0a4 <USBD_LL_Init+0x94>)
 800e032:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e036:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e038:	4b1a      	ldr	r3, [pc, #104]	; (800e0a4 <USBD_LL_Init+0x94>)
 800e03a:	2204      	movs	r2, #4
 800e03c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e03e:	4b19      	ldr	r3, [pc, #100]	; (800e0a4 <USBD_LL_Init+0x94>)
 800e040:	2202      	movs	r2, #2
 800e042:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e044:	4b17      	ldr	r3, [pc, #92]	; (800e0a4 <USBD_LL_Init+0x94>)
 800e046:	2200      	movs	r2, #0
 800e048:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e04a:	4b16      	ldr	r3, [pc, #88]	; (800e0a4 <USBD_LL_Init+0x94>)
 800e04c:	2202      	movs	r2, #2
 800e04e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e050:	4b14      	ldr	r3, [pc, #80]	; (800e0a4 <USBD_LL_Init+0x94>)
 800e052:	2200      	movs	r2, #0
 800e054:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e056:	4b13      	ldr	r3, [pc, #76]	; (800e0a4 <USBD_LL_Init+0x94>)
 800e058:	2200      	movs	r2, #0
 800e05a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e05c:	4b11      	ldr	r3, [pc, #68]	; (800e0a4 <USBD_LL_Init+0x94>)
 800e05e:	2200      	movs	r2, #0
 800e060:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e062:	4b10      	ldr	r3, [pc, #64]	; (800e0a4 <USBD_LL_Init+0x94>)
 800e064:	2200      	movs	r2, #0
 800e066:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e068:	4b0e      	ldr	r3, [pc, #56]	; (800e0a4 <USBD_LL_Init+0x94>)
 800e06a:	2200      	movs	r2, #0
 800e06c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e06e:	480d      	ldr	r0, [pc, #52]	; (800e0a4 <USBD_LL_Init+0x94>)
 800e070:	f7f5 f95d 	bl	800332e <HAL_PCD_Init>
 800e074:	4603      	mov	r3, r0
 800e076:	2b00      	cmp	r3, #0
 800e078:	d001      	beq.n	800e07e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e07a:	f7f3 fcb5 	bl	80019e8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e07e:	2180      	movs	r1, #128	; 0x80
 800e080:	4808      	ldr	r0, [pc, #32]	; (800e0a4 <USBD_LL_Init+0x94>)
 800e082:	f7f6 fbb4 	bl	80047ee <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e086:	2240      	movs	r2, #64	; 0x40
 800e088:	2100      	movs	r1, #0
 800e08a:	4806      	ldr	r0, [pc, #24]	; (800e0a4 <USBD_LL_Init+0x94>)
 800e08c:	f7f6 fb68 	bl	8004760 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e090:	2280      	movs	r2, #128	; 0x80
 800e092:	2101      	movs	r1, #1
 800e094:	4803      	ldr	r0, [pc, #12]	; (800e0a4 <USBD_LL_Init+0x94>)
 800e096:	f7f6 fb63 	bl	8004760 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e09a:	2300      	movs	r3, #0
}
 800e09c:	4618      	mov	r0, r3
 800e09e:	3708      	adds	r7, #8
 800e0a0:	46bd      	mov	sp, r7
 800e0a2:	bd80      	pop	{r7, pc}
 800e0a4:	2000b408 	.word	0x2000b408

0800e0a8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e0a8:	b580      	push	{r7, lr}
 800e0aa:	b084      	sub	sp, #16
 800e0ac:	af00      	add	r7, sp, #0
 800e0ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e0b0:	2300      	movs	r3, #0
 800e0b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e0b4:	2300      	movs	r3, #0
 800e0b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e0be:	4618      	mov	r0, r3
 800e0c0:	f7f5 fa52 	bl	8003568 <HAL_PCD_Start>
 800e0c4:	4603      	mov	r3, r0
 800e0c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e0c8:	7bfb      	ldrb	r3, [r7, #15]
 800e0ca:	4618      	mov	r0, r3
 800e0cc:	f000 f942 	bl	800e354 <USBD_Get_USB_Status>
 800e0d0:	4603      	mov	r3, r0
 800e0d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e0d4:	7bbb      	ldrb	r3, [r7, #14]
}
 800e0d6:	4618      	mov	r0, r3
 800e0d8:	3710      	adds	r7, #16
 800e0da:	46bd      	mov	sp, r7
 800e0dc:	bd80      	pop	{r7, pc}

0800e0de <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e0de:	b580      	push	{r7, lr}
 800e0e0:	b084      	sub	sp, #16
 800e0e2:	af00      	add	r7, sp, #0
 800e0e4:	6078      	str	r0, [r7, #4]
 800e0e6:	4608      	mov	r0, r1
 800e0e8:	4611      	mov	r1, r2
 800e0ea:	461a      	mov	r2, r3
 800e0ec:	4603      	mov	r3, r0
 800e0ee:	70fb      	strb	r3, [r7, #3]
 800e0f0:	460b      	mov	r3, r1
 800e0f2:	70bb      	strb	r3, [r7, #2]
 800e0f4:	4613      	mov	r3, r2
 800e0f6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e0f8:	2300      	movs	r3, #0
 800e0fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e0fc:	2300      	movs	r3, #0
 800e0fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e106:	78bb      	ldrb	r3, [r7, #2]
 800e108:	883a      	ldrh	r2, [r7, #0]
 800e10a:	78f9      	ldrb	r1, [r7, #3]
 800e10c:	f7f5 ff23 	bl	8003f56 <HAL_PCD_EP_Open>
 800e110:	4603      	mov	r3, r0
 800e112:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e114:	7bfb      	ldrb	r3, [r7, #15]
 800e116:	4618      	mov	r0, r3
 800e118:	f000 f91c 	bl	800e354 <USBD_Get_USB_Status>
 800e11c:	4603      	mov	r3, r0
 800e11e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e120:	7bbb      	ldrb	r3, [r7, #14]
}
 800e122:	4618      	mov	r0, r3
 800e124:	3710      	adds	r7, #16
 800e126:	46bd      	mov	sp, r7
 800e128:	bd80      	pop	{r7, pc}

0800e12a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e12a:	b580      	push	{r7, lr}
 800e12c:	b084      	sub	sp, #16
 800e12e:	af00      	add	r7, sp, #0
 800e130:	6078      	str	r0, [r7, #4]
 800e132:	460b      	mov	r3, r1
 800e134:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e136:	2300      	movs	r3, #0
 800e138:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e13a:	2300      	movs	r3, #0
 800e13c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e144:	78fa      	ldrb	r2, [r7, #3]
 800e146:	4611      	mov	r1, r2
 800e148:	4618      	mov	r0, r3
 800e14a:	f7f5 ff6c 	bl	8004026 <HAL_PCD_EP_Close>
 800e14e:	4603      	mov	r3, r0
 800e150:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e152:	7bfb      	ldrb	r3, [r7, #15]
 800e154:	4618      	mov	r0, r3
 800e156:	f000 f8fd 	bl	800e354 <USBD_Get_USB_Status>
 800e15a:	4603      	mov	r3, r0
 800e15c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e15e:	7bbb      	ldrb	r3, [r7, #14]
}
 800e160:	4618      	mov	r0, r3
 800e162:	3710      	adds	r7, #16
 800e164:	46bd      	mov	sp, r7
 800e166:	bd80      	pop	{r7, pc}

0800e168 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e168:	b580      	push	{r7, lr}
 800e16a:	b084      	sub	sp, #16
 800e16c:	af00      	add	r7, sp, #0
 800e16e:	6078      	str	r0, [r7, #4]
 800e170:	460b      	mov	r3, r1
 800e172:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e174:	2300      	movs	r3, #0
 800e176:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e178:	2300      	movs	r3, #0
 800e17a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e182:	78fa      	ldrb	r2, [r7, #3]
 800e184:	4611      	mov	r1, r2
 800e186:	4618      	mov	r0, r3
 800e188:	f7f6 f844 	bl	8004214 <HAL_PCD_EP_SetStall>
 800e18c:	4603      	mov	r3, r0
 800e18e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e190:	7bfb      	ldrb	r3, [r7, #15]
 800e192:	4618      	mov	r0, r3
 800e194:	f000 f8de 	bl	800e354 <USBD_Get_USB_Status>
 800e198:	4603      	mov	r3, r0
 800e19a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e19c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e19e:	4618      	mov	r0, r3
 800e1a0:	3710      	adds	r7, #16
 800e1a2:	46bd      	mov	sp, r7
 800e1a4:	bd80      	pop	{r7, pc}

0800e1a6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e1a6:	b580      	push	{r7, lr}
 800e1a8:	b084      	sub	sp, #16
 800e1aa:	af00      	add	r7, sp, #0
 800e1ac:	6078      	str	r0, [r7, #4]
 800e1ae:	460b      	mov	r3, r1
 800e1b0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1b2:	2300      	movs	r3, #0
 800e1b4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1b6:	2300      	movs	r3, #0
 800e1b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e1c0:	78fa      	ldrb	r2, [r7, #3]
 800e1c2:	4611      	mov	r1, r2
 800e1c4:	4618      	mov	r0, r3
 800e1c6:	f7f6 f889 	bl	80042dc <HAL_PCD_EP_ClrStall>
 800e1ca:	4603      	mov	r3, r0
 800e1cc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e1ce:	7bfb      	ldrb	r3, [r7, #15]
 800e1d0:	4618      	mov	r0, r3
 800e1d2:	f000 f8bf 	bl	800e354 <USBD_Get_USB_Status>
 800e1d6:	4603      	mov	r3, r0
 800e1d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e1da:	7bbb      	ldrb	r3, [r7, #14]
}
 800e1dc:	4618      	mov	r0, r3
 800e1de:	3710      	adds	r7, #16
 800e1e0:	46bd      	mov	sp, r7
 800e1e2:	bd80      	pop	{r7, pc}

0800e1e4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e1e4:	b480      	push	{r7}
 800e1e6:	b085      	sub	sp, #20
 800e1e8:	af00      	add	r7, sp, #0
 800e1ea:	6078      	str	r0, [r7, #4]
 800e1ec:	460b      	mov	r3, r1
 800e1ee:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e1f6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e1f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	da0b      	bge.n	800e218 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e200:	78fb      	ldrb	r3, [r7, #3]
 800e202:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e206:	68f9      	ldr	r1, [r7, #12]
 800e208:	4613      	mov	r3, r2
 800e20a:	00db      	lsls	r3, r3, #3
 800e20c:	4413      	add	r3, r2
 800e20e:	009b      	lsls	r3, r3, #2
 800e210:	440b      	add	r3, r1
 800e212:	333e      	adds	r3, #62	; 0x3e
 800e214:	781b      	ldrb	r3, [r3, #0]
 800e216:	e00b      	b.n	800e230 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e218:	78fb      	ldrb	r3, [r7, #3]
 800e21a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e21e:	68f9      	ldr	r1, [r7, #12]
 800e220:	4613      	mov	r3, r2
 800e222:	00db      	lsls	r3, r3, #3
 800e224:	4413      	add	r3, r2
 800e226:	009b      	lsls	r3, r3, #2
 800e228:	440b      	add	r3, r1
 800e22a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800e22e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e230:	4618      	mov	r0, r3
 800e232:	3714      	adds	r7, #20
 800e234:	46bd      	mov	sp, r7
 800e236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e23a:	4770      	bx	lr

0800e23c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e23c:	b580      	push	{r7, lr}
 800e23e:	b084      	sub	sp, #16
 800e240:	af00      	add	r7, sp, #0
 800e242:	6078      	str	r0, [r7, #4]
 800e244:	460b      	mov	r3, r1
 800e246:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e248:	2300      	movs	r3, #0
 800e24a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e24c:	2300      	movs	r3, #0
 800e24e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e256:	78fa      	ldrb	r2, [r7, #3]
 800e258:	4611      	mov	r1, r2
 800e25a:	4618      	mov	r0, r3
 800e25c:	f7f5 fe56 	bl	8003f0c <HAL_PCD_SetAddress>
 800e260:	4603      	mov	r3, r0
 800e262:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e264:	7bfb      	ldrb	r3, [r7, #15]
 800e266:	4618      	mov	r0, r3
 800e268:	f000 f874 	bl	800e354 <USBD_Get_USB_Status>
 800e26c:	4603      	mov	r3, r0
 800e26e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e270:	7bbb      	ldrb	r3, [r7, #14]
}
 800e272:	4618      	mov	r0, r3
 800e274:	3710      	adds	r7, #16
 800e276:	46bd      	mov	sp, r7
 800e278:	bd80      	pop	{r7, pc}

0800e27a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e27a:	b580      	push	{r7, lr}
 800e27c:	b086      	sub	sp, #24
 800e27e:	af00      	add	r7, sp, #0
 800e280:	60f8      	str	r0, [r7, #12]
 800e282:	607a      	str	r2, [r7, #4]
 800e284:	603b      	str	r3, [r7, #0]
 800e286:	460b      	mov	r3, r1
 800e288:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e28a:	2300      	movs	r3, #0
 800e28c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e28e:	2300      	movs	r3, #0
 800e290:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e292:	68fb      	ldr	r3, [r7, #12]
 800e294:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e298:	7af9      	ldrb	r1, [r7, #11]
 800e29a:	683b      	ldr	r3, [r7, #0]
 800e29c:	687a      	ldr	r2, [r7, #4]
 800e29e:	f7f5 ff6f 	bl	8004180 <HAL_PCD_EP_Transmit>
 800e2a2:	4603      	mov	r3, r0
 800e2a4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e2a6:	7dfb      	ldrb	r3, [r7, #23]
 800e2a8:	4618      	mov	r0, r3
 800e2aa:	f000 f853 	bl	800e354 <USBD_Get_USB_Status>
 800e2ae:	4603      	mov	r3, r0
 800e2b0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e2b2:	7dbb      	ldrb	r3, [r7, #22]
}
 800e2b4:	4618      	mov	r0, r3
 800e2b6:	3718      	adds	r7, #24
 800e2b8:	46bd      	mov	sp, r7
 800e2ba:	bd80      	pop	{r7, pc}

0800e2bc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b086      	sub	sp, #24
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	60f8      	str	r0, [r7, #12]
 800e2c4:	607a      	str	r2, [r7, #4]
 800e2c6:	603b      	str	r3, [r7, #0]
 800e2c8:	460b      	mov	r3, r1
 800e2ca:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e2d0:	2300      	movs	r3, #0
 800e2d2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e2da:	7af9      	ldrb	r1, [r7, #11]
 800e2dc:	683b      	ldr	r3, [r7, #0]
 800e2de:	687a      	ldr	r2, [r7, #4]
 800e2e0:	f7f5 feeb 	bl	80040ba <HAL_PCD_EP_Receive>
 800e2e4:	4603      	mov	r3, r0
 800e2e6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e2e8:	7dfb      	ldrb	r3, [r7, #23]
 800e2ea:	4618      	mov	r0, r3
 800e2ec:	f000 f832 	bl	800e354 <USBD_Get_USB_Status>
 800e2f0:	4603      	mov	r3, r0
 800e2f2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e2f4:	7dbb      	ldrb	r3, [r7, #22]
}
 800e2f6:	4618      	mov	r0, r3
 800e2f8:	3718      	adds	r7, #24
 800e2fa:	46bd      	mov	sp, r7
 800e2fc:	bd80      	pop	{r7, pc}

0800e2fe <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e2fe:	b580      	push	{r7, lr}
 800e300:	b082      	sub	sp, #8
 800e302:	af00      	add	r7, sp, #0
 800e304:	6078      	str	r0, [r7, #4]
 800e306:	460b      	mov	r3, r1
 800e308:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e310:	78fa      	ldrb	r2, [r7, #3]
 800e312:	4611      	mov	r1, r2
 800e314:	4618      	mov	r0, r3
 800e316:	f7f5 ff1b 	bl	8004150 <HAL_PCD_EP_GetRxCount>
 800e31a:	4603      	mov	r3, r0
}
 800e31c:	4618      	mov	r0, r3
 800e31e:	3708      	adds	r7, #8
 800e320:	46bd      	mov	sp, r7
 800e322:	bd80      	pop	{r7, pc}

0800e324 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e324:	b480      	push	{r7}
 800e326:	b083      	sub	sp, #12
 800e328:	af00      	add	r7, sp, #0
 800e32a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e32c:	4b03      	ldr	r3, [pc, #12]	; (800e33c <USBD_static_malloc+0x18>)
}
 800e32e:	4618      	mov	r0, r3
 800e330:	370c      	adds	r7, #12
 800e332:	46bd      	mov	sp, r7
 800e334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e338:	4770      	bx	lr
 800e33a:	bf00      	nop
 800e33c:	2000b914 	.word	0x2000b914

0800e340 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e340:	b480      	push	{r7}
 800e342:	b083      	sub	sp, #12
 800e344:	af00      	add	r7, sp, #0
 800e346:	6078      	str	r0, [r7, #4]

}
 800e348:	bf00      	nop
 800e34a:	370c      	adds	r7, #12
 800e34c:	46bd      	mov	sp, r7
 800e34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e352:	4770      	bx	lr

0800e354 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e354:	b480      	push	{r7}
 800e356:	b085      	sub	sp, #20
 800e358:	af00      	add	r7, sp, #0
 800e35a:	4603      	mov	r3, r0
 800e35c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e35e:	2300      	movs	r3, #0
 800e360:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e362:	79fb      	ldrb	r3, [r7, #7]
 800e364:	2b03      	cmp	r3, #3
 800e366:	d817      	bhi.n	800e398 <USBD_Get_USB_Status+0x44>
 800e368:	a201      	add	r2, pc, #4	; (adr r2, 800e370 <USBD_Get_USB_Status+0x1c>)
 800e36a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e36e:	bf00      	nop
 800e370:	0800e381 	.word	0x0800e381
 800e374:	0800e387 	.word	0x0800e387
 800e378:	0800e38d 	.word	0x0800e38d
 800e37c:	0800e393 	.word	0x0800e393
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e380:	2300      	movs	r3, #0
 800e382:	73fb      	strb	r3, [r7, #15]
    break;
 800e384:	e00b      	b.n	800e39e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e386:	2303      	movs	r3, #3
 800e388:	73fb      	strb	r3, [r7, #15]
    break;
 800e38a:	e008      	b.n	800e39e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e38c:	2301      	movs	r3, #1
 800e38e:	73fb      	strb	r3, [r7, #15]
    break;
 800e390:	e005      	b.n	800e39e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e392:	2303      	movs	r3, #3
 800e394:	73fb      	strb	r3, [r7, #15]
    break;
 800e396:	e002      	b.n	800e39e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e398:	2303      	movs	r3, #3
 800e39a:	73fb      	strb	r3, [r7, #15]
    break;
 800e39c:	bf00      	nop
  }
  return usb_status;
 800e39e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3a0:	4618      	mov	r0, r3
 800e3a2:	3714      	adds	r7, #20
 800e3a4:	46bd      	mov	sp, r7
 800e3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3aa:	4770      	bx	lr

0800e3ac <arm_cfft_radix8by2_f32>:
 800e3ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3b0:	ed2d 8b08 	vpush	{d8-d11}
 800e3b4:	f8b0 e000 	ldrh.w	lr, [r0]
 800e3b8:	6842      	ldr	r2, [r0, #4]
 800e3ba:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 800e3be:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 800e3c2:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800e3c6:	4607      	mov	r7, r0
 800e3c8:	ea4f 038c 	mov.w	r3, ip, lsl #2
 800e3cc:	f000 80af 	beq.w	800e52e <arm_cfft_radix8by2_f32+0x182>
 800e3d0:	3310      	adds	r3, #16
 800e3d2:	18ce      	adds	r6, r1, r3
 800e3d4:	3210      	adds	r2, #16
 800e3d6:	4443      	add	r3, r8
 800e3d8:	f101 0510 	add.w	r5, r1, #16
 800e3dc:	f108 0410 	add.w	r4, r8, #16
 800e3e0:	ed54 1a04 	vldr	s3, [r4, #-16]
 800e3e4:	ed13 4a04 	vldr	s8, [r3, #-16]
 800e3e8:	ed53 3a03 	vldr	s7, [r3, #-12]
 800e3ec:	ed53 5a02 	vldr	s11, [r3, #-8]
 800e3f0:	ed13 5a01 	vldr	s10, [r3, #-4]
 800e3f4:	ed54 6a03 	vldr	s13, [r4, #-12]
 800e3f8:	ed14 0a02 	vldr	s0, [r4, #-8]
 800e3fc:	ed16 2a04 	vldr	s4, [r6, #-16]
 800e400:	ed56 2a03 	vldr	s5, [r6, #-12]
 800e404:	ed15 6a03 	vldr	s12, [r5, #-12]
 800e408:	ed15 7a01 	vldr	s14, [r5, #-4]
 800e40c:	ed15 3a04 	vldr	s6, [r5, #-16]
 800e410:	ed54 7a01 	vldr	s15, [r4, #-4]
 800e414:	ed56 0a02 	vldr	s1, [r6, #-8]
 800e418:	ed16 1a01 	vldr	s2, [r6, #-4]
 800e41c:	ed55 4a02 	vldr	s9, [r5, #-8]
 800e420:	ee73 ba21 	vadd.f32	s23, s6, s3
 800e424:	ee36 ba26 	vadd.f32	s22, s12, s13
 800e428:	ee37 aa27 	vadd.f32	s20, s14, s15
 800e42c:	ee72 9a04 	vadd.f32	s19, s4, s8
 800e430:	ee32 9aa3 	vadd.f32	s18, s5, s7
 800e434:	ee31 8a05 	vadd.f32	s16, s2, s10
 800e438:	ee74 aa80 	vadd.f32	s21, s9, s0
 800e43c:	ee70 8aa5 	vadd.f32	s17, s1, s11
 800e440:	ed45 ba04 	vstr	s23, [r5, #-16]
 800e444:	ed05 ba03 	vstr	s22, [r5, #-12]
 800e448:	ed45 aa02 	vstr	s21, [r5, #-8]
 800e44c:	ed05 aa01 	vstr	s20, [r5, #-4]
 800e450:	ed06 8a01 	vstr	s16, [r6, #-4]
 800e454:	ed46 9a04 	vstr	s19, [r6, #-16]
 800e458:	ed06 9a03 	vstr	s18, [r6, #-12]
 800e45c:	ed46 8a02 	vstr	s17, [r6, #-8]
 800e460:	ee76 6a66 	vsub.f32	s13, s12, s13
 800e464:	ee73 3ae2 	vsub.f32	s7, s7, s5
 800e468:	ed12 6a03 	vldr	s12, [r2, #-12]
 800e46c:	ed52 2a04 	vldr	s5, [r2, #-16]
 800e470:	ee33 3a61 	vsub.f32	s6, s6, s3
 800e474:	ee34 4a42 	vsub.f32	s8, s8, s4
 800e478:	ee26 8a86 	vmul.f32	s16, s13, s12
 800e47c:	ee24 2a06 	vmul.f32	s4, s8, s12
 800e480:	ee63 1a22 	vmul.f32	s3, s6, s5
 800e484:	ee24 4a22 	vmul.f32	s8, s8, s5
 800e488:	ee23 3a06 	vmul.f32	s6, s6, s12
 800e48c:	ee66 6aa2 	vmul.f32	s13, s13, s5
 800e490:	ee23 6a86 	vmul.f32	s12, s7, s12
 800e494:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800e498:	ee36 6a04 	vadd.f32	s12, s12, s8
 800e49c:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800e4a0:	ee72 3a63 	vsub.f32	s7, s4, s7
 800e4a4:	ee71 2a88 	vadd.f32	s5, s3, s16
 800e4a8:	ed44 6a03 	vstr	s13, [r4, #-12]
 800e4ac:	ed44 2a04 	vstr	s5, [r4, #-16]
 800e4b0:	ed43 3a04 	vstr	s7, [r3, #-16]
 800e4b4:	ed03 6a03 	vstr	s12, [r3, #-12]
 800e4b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e4bc:	ee75 6ae0 	vsub.f32	s13, s11, s1
 800e4c0:	ed12 7a01 	vldr	s14, [r2, #-4]
 800e4c4:	ed52 5a02 	vldr	s11, [r2, #-8]
 800e4c8:	ee35 6a41 	vsub.f32	s12, s10, s2
 800e4cc:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800e4d0:	ee67 3a87 	vmul.f32	s7, s15, s14
 800e4d4:	ee26 5a87 	vmul.f32	s10, s13, s14
 800e4d8:	ee24 4aa5 	vmul.f32	s8, s9, s11
 800e4dc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e4e0:	ee64 4a87 	vmul.f32	s9, s9, s14
 800e4e4:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800e4e8:	ee26 7a07 	vmul.f32	s14, s12, s14
 800e4ec:	ee26 6a25 	vmul.f32	s12, s12, s11
 800e4f0:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800e4f4:	ee74 5a23 	vadd.f32	s11, s8, s7
 800e4f8:	ee35 6a46 	vsub.f32	s12, s10, s12
 800e4fc:	ee37 7a26 	vadd.f32	s14, s14, s13
 800e500:	f1be 0e01 	subs.w	lr, lr, #1
 800e504:	ed44 5a02 	vstr	s11, [r4, #-8]
 800e508:	f105 0510 	add.w	r5, r5, #16
 800e50c:	ed44 7a01 	vstr	s15, [r4, #-4]
 800e510:	f106 0610 	add.w	r6, r6, #16
 800e514:	ed03 6a02 	vstr	s12, [r3, #-8]
 800e518:	ed03 7a01 	vstr	s14, [r3, #-4]
 800e51c:	f102 0210 	add.w	r2, r2, #16
 800e520:	f104 0410 	add.w	r4, r4, #16
 800e524:	f103 0310 	add.w	r3, r3, #16
 800e528:	f47f af5a 	bne.w	800e3e0 <arm_cfft_radix8by2_f32+0x34>
 800e52c:	687a      	ldr	r2, [r7, #4]
 800e52e:	fa1f f48c 	uxth.w	r4, ip
 800e532:	4608      	mov	r0, r1
 800e534:	2302      	movs	r3, #2
 800e536:	4621      	mov	r1, r4
 800e538:	f000 fc00 	bl	800ed3c <arm_radix8_butterfly_f32>
 800e53c:	ecbd 8b08 	vpop	{d8-d11}
 800e540:	4640      	mov	r0, r8
 800e542:	4621      	mov	r1, r4
 800e544:	687a      	ldr	r2, [r7, #4]
 800e546:	2302      	movs	r3, #2
 800e548:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e54c:	f000 bbf6 	b.w	800ed3c <arm_radix8_butterfly_f32>

0800e550 <arm_cfft_radix8by4_f32>:
 800e550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e554:	ed2d 8b0a 	vpush	{d8-d12}
 800e558:	8802      	ldrh	r2, [r0, #0]
 800e55a:	ed91 6a00 	vldr	s12, [r1]
 800e55e:	b08f      	sub	sp, #60	; 0x3c
 800e560:	460f      	mov	r7, r1
 800e562:	0852      	lsrs	r2, r2, #1
 800e564:	0093      	lsls	r3, r2, #2
 800e566:	900c      	str	r0, [sp, #48]	; 0x30
 800e568:	9103      	str	r1, [sp, #12]
 800e56a:	6841      	ldr	r1, [r0, #4]
 800e56c:	ed97 7a01 	vldr	s14, [r7, #4]
 800e570:	4638      	mov	r0, r7
 800e572:	4418      	add	r0, r3
 800e574:	4606      	mov	r6, r0
 800e576:	9009      	str	r0, [sp, #36]	; 0x24
 800e578:	4418      	add	r0, r3
 800e57a:	edd0 6a00 	vldr	s13, [r0]
 800e57e:	edd6 3a00 	vldr	s7, [r6]
 800e582:	edd6 2a01 	vldr	s5, [r6, #4]
 800e586:	edd0 7a01 	vldr	s15, [r0, #4]
 800e58a:	900a      	str	r0, [sp, #40]	; 0x28
 800e58c:	ee76 5a26 	vadd.f32	s11, s12, s13
 800e590:	4604      	mov	r4, r0
 800e592:	4625      	mov	r5, r4
 800e594:	441c      	add	r4, r3
 800e596:	ed94 4a00 	vldr	s8, [r4]
 800e59a:	ed94 5a01 	vldr	s10, [r4, #4]
 800e59e:	9401      	str	r4, [sp, #4]
 800e5a0:	ee75 4aa3 	vadd.f32	s9, s11, s7
 800e5a4:	4630      	mov	r0, r6
 800e5a6:	ee74 4a24 	vadd.f32	s9, s8, s9
 800e5aa:	463e      	mov	r6, r7
 800e5ac:	ee14 ea90 	vmov	lr, s9
 800e5b0:	ee76 6a66 	vsub.f32	s13, s12, s13
 800e5b4:	f846 eb08 	str.w	lr, [r6], #8
 800e5b8:	ee37 6a27 	vadd.f32	s12, s14, s15
 800e5bc:	edd0 4a01 	vldr	s9, [r0, #4]
 800e5c0:	9604      	str	r6, [sp, #16]
 800e5c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e5c6:	9e01      	ldr	r6, [sp, #4]
 800e5c8:	ee32 3aa6 	vadd.f32	s6, s5, s13
 800e5cc:	ed96 2a01 	vldr	s4, [r6, #4]
 800e5d0:	ee36 7a24 	vadd.f32	s14, s12, s9
 800e5d4:	ee75 5ae3 	vsub.f32	s11, s11, s7
 800e5d8:	ee77 4ae3 	vsub.f32	s9, s15, s7
 800e5dc:	ee36 6a62 	vsub.f32	s12, s12, s5
 800e5e0:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800e5e4:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800e5e8:	ee73 3a45 	vsub.f32	s7, s6, s10
 800e5ec:	4604      	mov	r4, r0
 800e5ee:	ee36 6a45 	vsub.f32	s12, s12, s10
 800e5f2:	ee75 6a26 	vadd.f32	s13, s10, s13
 800e5f6:	46a3      	mov	fp, r4
 800e5f8:	ee37 7a02 	vadd.f32	s14, s14, s4
 800e5fc:	ee34 5a84 	vadd.f32	s10, s9, s8
 800e600:	ee13 8a90 	vmov	r8, s7
 800e604:	46a4      	mov	ip, r4
 800e606:	ee75 5ac4 	vsub.f32	s11, s11, s8
 800e60a:	ed87 7a01 	vstr	s14, [r7, #4]
 800e60e:	f84b 8b08 	str.w	r8, [fp], #8
 800e612:	f1ac 0704 	sub.w	r7, ip, #4
 800e616:	ed8c 5a01 	vstr	s10, [ip, #4]
 800e61a:	f101 0c08 	add.w	ip, r1, #8
 800e61e:	462c      	mov	r4, r5
 800e620:	f8cd c014 	str.w	ip, [sp, #20]
 800e624:	ee15 ca90 	vmov	ip, s11
 800e628:	f844 cb08 	str.w	ip, [r4], #8
 800e62c:	9407      	str	r4, [sp, #28]
 800e62e:	f101 0410 	add.w	r4, r1, #16
 800e632:	ed85 6a01 	vstr	s12, [r5, #4]
 800e636:	0852      	lsrs	r2, r2, #1
 800e638:	9402      	str	r4, [sp, #8]
 800e63a:	462c      	mov	r4, r5
 800e63c:	f101 0518 	add.w	r5, r1, #24
 800e640:	920b      	str	r2, [sp, #44]	; 0x2c
 800e642:	46b2      	mov	sl, r6
 800e644:	9506      	str	r5, [sp, #24]
 800e646:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800e64a:	3a02      	subs	r2, #2
 800e64c:	ee16 5a90 	vmov	r5, s13
 800e650:	46b6      	mov	lr, r6
 800e652:	4630      	mov	r0, r6
 800e654:	0852      	lsrs	r2, r2, #1
 800e656:	f84a 5b08 	str.w	r5, [sl], #8
 800e65a:	f1a0 0604 	sub.w	r6, r0, #4
 800e65e:	edce 7a01 	vstr	s15, [lr, #4]
 800e662:	9208      	str	r2, [sp, #32]
 800e664:	f000 8130 	beq.w	800e8c8 <arm_cfft_radix8by4_f32+0x378>
 800e668:	4691      	mov	r9, r2
 800e66a:	9a03      	ldr	r2, [sp, #12]
 800e66c:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e670:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800e674:	3b08      	subs	r3, #8
 800e676:	f102 0510 	add.w	r5, r2, #16
 800e67a:	f101 0c20 	add.w	ip, r1, #32
 800e67e:	f1a4 020c 	sub.w	r2, r4, #12
 800e682:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 800e686:	4433      	add	r3, r6
 800e688:	3410      	adds	r4, #16
 800e68a:	4650      	mov	r0, sl
 800e68c:	4659      	mov	r1, fp
 800e68e:	ed55 3a02 	vldr	s7, [r5, #-8]
 800e692:	ed14 5a02 	vldr	s10, [r4, #-8]
 800e696:	ed91 7a00 	vldr	s14, [r1]
 800e69a:	edd0 7a00 	vldr	s15, [r0]
 800e69e:	ed15 4a01 	vldr	s8, [r5, #-4]
 800e6a2:	ed54 5a01 	vldr	s11, [r4, #-4]
 800e6a6:	edd0 6a01 	vldr	s13, [r0, #4]
 800e6aa:	ed91 6a01 	vldr	s12, [r1, #4]
 800e6ae:	ee33 8a85 	vadd.f32	s16, s7, s10
 800e6b2:	ee34 0a25 	vadd.f32	s0, s8, s11
 800e6b6:	ee78 4a07 	vadd.f32	s9, s16, s14
 800e6ba:	ee74 5a65 	vsub.f32	s11, s8, s11
 800e6be:	ee77 4aa4 	vadd.f32	s9, s15, s9
 800e6c2:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800e6c6:	ed45 4a02 	vstr	s9, [r5, #-8]
 800e6ca:	edd1 4a01 	vldr	s9, [r1, #4]
 800e6ce:	ed90 4a01 	vldr	s8, [r0, #4]
 800e6d2:	ee70 4a24 	vadd.f32	s9, s0, s9
 800e6d6:	ee76 aa05 	vadd.f32	s21, s12, s10
 800e6da:	ee74 4a84 	vadd.f32	s9, s9, s8
 800e6de:	ee35 aac7 	vsub.f32	s20, s11, s14
 800e6e2:	ed45 4a01 	vstr	s9, [r5, #-4]
 800e6e6:	edd6 1a00 	vldr	s3, [r6]
 800e6ea:	edd7 0a00 	vldr	s1, [r7]
 800e6ee:	ed92 4a02 	vldr	s8, [r2, #8]
 800e6f2:	edd3 3a02 	vldr	s7, [r3, #8]
 800e6f6:	ed93 2a01 	vldr	s4, [r3, #4]
 800e6fa:	ed16 1a01 	vldr	s2, [r6, #-4]
 800e6fe:	edd2 2a01 	vldr	s5, [r2, #4]
 800e702:	ed57 9a01 	vldr	s19, [r7, #-4]
 800e706:	ee70 4aa1 	vadd.f32	s9, s1, s3
 800e70a:	ee39 3a81 	vadd.f32	s6, s19, s2
 800e70e:	ee74 8a84 	vadd.f32	s17, s9, s8
 800e712:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800e716:	ee73 8aa8 	vadd.f32	s17, s7, s17
 800e71a:	ee7a aae6 	vsub.f32	s21, s21, s13
 800e71e:	ee18 aa90 	vmov	sl, s17
 800e722:	f847 a908 	str.w	sl, [r7], #-8
 800e726:	edd2 8a01 	vldr	s17, [r2, #4]
 800e72a:	ed93 9a01 	vldr	s18, [r3, #4]
 800e72e:	ee73 8a28 	vadd.f32	s17, s6, s17
 800e732:	ee3a aa27 	vadd.f32	s20, s20, s15
 800e736:	ee78 8a89 	vadd.f32	s17, s17, s18
 800e73a:	ee74 0a63 	vsub.f32	s1, s8, s7
 800e73e:	edc7 8a01 	vstr	s17, [r7, #4]
 800e742:	ed18 ba02 	vldr	s22, [r8, #-8]
 800e746:	ed58 8a01 	vldr	s17, [r8, #-4]
 800e74a:	ee39 1ac1 	vsub.f32	s2, s19, s2
 800e74e:	ee6a ba28 	vmul.f32	s23, s20, s17
 800e752:	ee2a ca8b 	vmul.f32	s24, s21, s22
 800e756:	ee71 9ae2 	vsub.f32	s19, s3, s5
 800e75a:	ee30 9a81 	vadd.f32	s18, s1, s2
 800e75e:	ee79 9a82 	vadd.f32	s19, s19, s4
 800e762:	ee3c ca2b 	vadd.f32	s24, s24, s23
 800e766:	ee6a aaa8 	vmul.f32	s21, s21, s17
 800e76a:	ee69 baa8 	vmul.f32	s23, s19, s17
 800e76e:	ee2a aa0b 	vmul.f32	s20, s20, s22
 800e772:	ee69 9a8b 	vmul.f32	s19, s19, s22
 800e776:	ee69 8a28 	vmul.f32	s17, s18, s17
 800e77a:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800e77e:	ee1c aa10 	vmov	sl, s24
 800e782:	ee78 8aa9 	vadd.f32	s17, s17, s19
 800e786:	f841 ab08 	str.w	sl, [r1], #8
 800e78a:	ee3a aa6a 	vsub.f32	s20, s20, s21
 800e78e:	ee3b bacb 	vsub.f32	s22, s23, s22
 800e792:	ee34 4ac4 	vsub.f32	s8, s9, s8
 800e796:	ee33 3a62 	vsub.f32	s6, s6, s5
 800e79a:	ed01 aa01 	vstr	s20, [r1, #-4]
 800e79e:	edc2 8a01 	vstr	s17, [r2, #4]
 800e7a2:	ed82 ba02 	vstr	s22, [r2, #8]
 800e7a6:	ed5c 4a04 	vldr	s9, [ip, #-16]
 800e7aa:	ee74 3a63 	vsub.f32	s7, s8, s7
 800e7ae:	ee38 8a47 	vsub.f32	s16, s16, s14
 800e7b2:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800e7b6:	ee30 0a46 	vsub.f32	s0, s0, s12
 800e7ba:	ee33 3a42 	vsub.f32	s6, s6, s4
 800e7be:	ee38 8a67 	vsub.f32	s16, s16, s15
 800e7c2:	ee30 0a66 	vsub.f32	s0, s0, s13
 800e7c6:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 800e7ca:	ee63 8a04 	vmul.f32	s17, s6, s8
 800e7ce:	ee28 aa24 	vmul.f32	s20, s16, s9
 800e7d2:	ee60 9a04 	vmul.f32	s19, s0, s8
 800e7d6:	ee28 8a04 	vmul.f32	s16, s16, s8
 800e7da:	ee20 0a24 	vmul.f32	s0, s0, s9
 800e7de:	ee63 3a84 	vmul.f32	s7, s7, s8
 800e7e2:	ee39 4a68 	vsub.f32	s8, s18, s17
 800e7e6:	ee7a 9a29 	vadd.f32	s19, s20, s19
 800e7ea:	ee14 aa10 	vmov	sl, s8
 800e7ee:	ee30 0a48 	vsub.f32	s0, s0, s16
 800e7f2:	ee63 4a24 	vmul.f32	s9, s6, s9
 800e7f6:	ed44 9a02 	vstr	s19, [r4, #-8]
 800e7fa:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800e7fe:	ed04 0a01 	vstr	s0, [r4, #-4]
 800e802:	f846 a908 	str.w	sl, [r6], #-8
 800e806:	ee35 6a46 	vsub.f32	s12, s10, s12
 800e80a:	ee35 7a87 	vadd.f32	s14, s11, s14
 800e80e:	edc6 3a01 	vstr	s7, [r6, #4]
 800e812:	ee76 6a86 	vadd.f32	s13, s13, s12
 800e816:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e81a:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 800e81e:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 800e822:	ee67 5a86 	vmul.f32	s11, s15, s12
 800e826:	ee26 5a87 	vmul.f32	s10, s13, s14
 800e82a:	ee72 2a62 	vsub.f32	s5, s4, s5
 800e82e:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800e832:	ee72 2ae1 	vsub.f32	s5, s5, s3
 800e836:	ee75 5a25 	vadd.f32	s11, s10, s11
 800e83a:	ee62 0a86 	vmul.f32	s1, s5, s12
 800e83e:	ee66 6a86 	vmul.f32	s13, s13, s12
 800e842:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e846:	ee21 6a06 	vmul.f32	s12, s2, s12
 800e84a:	ee62 2a87 	vmul.f32	s5, s5, s14
 800e84e:	ee21 1a07 	vmul.f32	s2, s2, s14
 800e852:	ee15 aa90 	vmov	sl, s11
 800e856:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e85a:	f840 ab08 	str.w	sl, [r0], #8
 800e85e:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800e862:	ee76 2a22 	vadd.f32	s5, s12, s5
 800e866:	f1b9 0901 	subs.w	r9, r9, #1
 800e86a:	ed40 7a01 	vstr	s15, [r0, #-4]
 800e86e:	f105 0508 	add.w	r5, r5, #8
 800e872:	ed83 1a02 	vstr	s2, [r3, #8]
 800e876:	edc3 2a01 	vstr	s5, [r3, #4]
 800e87a:	f108 0808 	add.w	r8, r8, #8
 800e87e:	f1a2 0208 	sub.w	r2, r2, #8
 800e882:	f10c 0c10 	add.w	ip, ip, #16
 800e886:	f104 0408 	add.w	r4, r4, #8
 800e88a:	f10e 0e18 	add.w	lr, lr, #24
 800e88e:	f1a3 0308 	sub.w	r3, r3, #8
 800e892:	f47f aefc 	bne.w	800e68e <arm_cfft_radix8by4_f32+0x13e>
 800e896:	9908      	ldr	r1, [sp, #32]
 800e898:	9802      	ldr	r0, [sp, #8]
 800e89a:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 800e89e:	00cb      	lsls	r3, r1, #3
 800e8a0:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800e8a4:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800e8a8:	9102      	str	r1, [sp, #8]
 800e8aa:	9904      	ldr	r1, [sp, #16]
 800e8ac:	4419      	add	r1, r3
 800e8ae:	9104      	str	r1, [sp, #16]
 800e8b0:	9905      	ldr	r1, [sp, #20]
 800e8b2:	4419      	add	r1, r3
 800e8b4:	9105      	str	r1, [sp, #20]
 800e8b6:	9907      	ldr	r1, [sp, #28]
 800e8b8:	449b      	add	fp, r3
 800e8ba:	4419      	add	r1, r3
 800e8bc:	449a      	add	sl, r3
 800e8be:	9b06      	ldr	r3, [sp, #24]
 800e8c0:	9107      	str	r1, [sp, #28]
 800e8c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e8c6:	9306      	str	r3, [sp, #24]
 800e8c8:	9a04      	ldr	r2, [sp, #16]
 800e8ca:	9807      	ldr	r0, [sp, #28]
 800e8cc:	edd2 3a00 	vldr	s7, [r2]
 800e8d0:	ed90 4a00 	vldr	s8, [r0]
 800e8d4:	eddb 7a00 	vldr	s15, [fp]
 800e8d8:	ed9a 3a00 	vldr	s6, [sl]
 800e8dc:	edd2 4a01 	vldr	s9, [r2, #4]
 800e8e0:	ed90 7a01 	vldr	s14, [r0, #4]
 800e8e4:	ed9b 2a01 	vldr	s4, [fp, #4]
 800e8e8:	edda 5a01 	vldr	s11, [sl, #4]
 800e8ec:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 800e8f0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800e8f2:	ee73 6a84 	vadd.f32	s13, s7, s8
 800e8f6:	ee34 6a87 	vadd.f32	s12, s9, s14
 800e8fa:	ee36 5aa7 	vadd.f32	s10, s13, s15
 800e8fe:	ee34 7ac7 	vsub.f32	s14, s9, s14
 800e902:	ee33 5a05 	vadd.f32	s10, s6, s10
 800e906:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800e90a:	ed82 5a00 	vstr	s10, [r2]
 800e90e:	ed9b 5a01 	vldr	s10, [fp, #4]
 800e912:	edda 4a01 	vldr	s9, [sl, #4]
 800e916:	ee36 5a05 	vadd.f32	s10, s12, s10
 800e91a:	ee72 3a04 	vadd.f32	s7, s4, s8
 800e91e:	ee35 5a24 	vadd.f32	s10, s10, s9
 800e922:	ee77 4a67 	vsub.f32	s9, s14, s15
 800e926:	ed82 5a01 	vstr	s10, [r2, #4]
 800e92a:	9a05      	ldr	r2, [sp, #20]
 800e92c:	ee34 5a83 	vadd.f32	s10, s9, s6
 800e930:	edd2 1a00 	vldr	s3, [r2]
 800e934:	edd2 2a01 	vldr	s5, [r2, #4]
 800e938:	9a02      	ldr	r2, [sp, #8]
 800e93a:	ee73 3ae5 	vsub.f32	s7, s7, s11
 800e93e:	ee36 6a42 	vsub.f32	s12, s12, s4
 800e942:	ee63 4aa1 	vmul.f32	s9, s7, s3
 800e946:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800e94a:	ee65 2a22 	vmul.f32	s5, s10, s5
 800e94e:	ee25 5a21 	vmul.f32	s10, s10, s3
 800e952:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800e956:	ee35 5a63 	vsub.f32	s10, s10, s7
 800e95a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800e95e:	edcb 2a00 	vstr	s5, [fp]
 800e962:	ed8b 5a01 	vstr	s10, [fp, #4]
 800e966:	edd2 3a01 	vldr	s7, [r2, #4]
 800e96a:	ed92 5a00 	vldr	s10, [r2]
 800e96e:	9a06      	ldr	r2, [sp, #24]
 800e970:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800e974:	ee36 6a65 	vsub.f32	s12, s12, s11
 800e978:	ee66 4a85 	vmul.f32	s9, s13, s10
 800e97c:	ee26 5a05 	vmul.f32	s10, s12, s10
 800e980:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800e984:	ee26 6a23 	vmul.f32	s12, s12, s7
 800e988:	ee75 6a66 	vsub.f32	s13, s10, s13
 800e98c:	ee34 6a86 	vadd.f32	s12, s9, s12
 800e990:	ee34 4a42 	vsub.f32	s8, s8, s4
 800e994:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e998:	edc0 6a01 	vstr	s13, [r0, #4]
 800e99c:	ed80 6a00 	vstr	s12, [r0]
 800e9a0:	ed92 6a01 	vldr	s12, [r2, #4]
 800e9a4:	9803      	ldr	r0, [sp, #12]
 800e9a6:	ee77 7a43 	vsub.f32	s15, s14, s6
 800e9aa:	ee75 5a84 	vadd.f32	s11, s11, s8
 800e9ae:	ed92 7a00 	vldr	s14, [r2]
 800e9b2:	ee65 6a87 	vmul.f32	s13, s11, s14
 800e9b6:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e9ba:	ee65 5a86 	vmul.f32	s11, s11, s12
 800e9be:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e9c2:	ee77 5a65 	vsub.f32	s11, s14, s11
 800e9c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e9ca:	edca 5a01 	vstr	s11, [sl, #4]
 800e9ce:	edca 7a00 	vstr	s15, [sl]
 800e9d2:	6872      	ldr	r2, [r6, #4]
 800e9d4:	4621      	mov	r1, r4
 800e9d6:	2304      	movs	r3, #4
 800e9d8:	f000 f9b0 	bl	800ed3c <arm_radix8_butterfly_f32>
 800e9dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e9de:	6872      	ldr	r2, [r6, #4]
 800e9e0:	4621      	mov	r1, r4
 800e9e2:	2304      	movs	r3, #4
 800e9e4:	f000 f9aa 	bl	800ed3c <arm_radix8_butterfly_f32>
 800e9e8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e9ea:	6872      	ldr	r2, [r6, #4]
 800e9ec:	4621      	mov	r1, r4
 800e9ee:	2304      	movs	r3, #4
 800e9f0:	f000 f9a4 	bl	800ed3c <arm_radix8_butterfly_f32>
 800e9f4:	9801      	ldr	r0, [sp, #4]
 800e9f6:	6872      	ldr	r2, [r6, #4]
 800e9f8:	4621      	mov	r1, r4
 800e9fa:	2304      	movs	r3, #4
 800e9fc:	b00f      	add	sp, #60	; 0x3c
 800e9fe:	ecbd 8b0a 	vpop	{d8-d12}
 800ea02:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea06:	f000 b999 	b.w	800ed3c <arm_radix8_butterfly_f32>
 800ea0a:	bf00      	nop

0800ea0c <arm_cfft_f32>:
 800ea0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea10:	2a01      	cmp	r2, #1
 800ea12:	4606      	mov	r6, r0
 800ea14:	4617      	mov	r7, r2
 800ea16:	460c      	mov	r4, r1
 800ea18:	4698      	mov	r8, r3
 800ea1a:	8805      	ldrh	r5, [r0, #0]
 800ea1c:	d054      	beq.n	800eac8 <arm_cfft_f32+0xbc>
 800ea1e:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800ea22:	d04c      	beq.n	800eabe <arm_cfft_f32+0xb2>
 800ea24:	d916      	bls.n	800ea54 <arm_cfft_f32+0x48>
 800ea26:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800ea2a:	d01a      	beq.n	800ea62 <arm_cfft_f32+0x56>
 800ea2c:	d95c      	bls.n	800eae8 <arm_cfft_f32+0xdc>
 800ea2e:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800ea32:	d044      	beq.n	800eabe <arm_cfft_f32+0xb2>
 800ea34:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800ea38:	d105      	bne.n	800ea46 <arm_cfft_f32+0x3a>
 800ea3a:	4620      	mov	r0, r4
 800ea3c:	4629      	mov	r1, r5
 800ea3e:	6872      	ldr	r2, [r6, #4]
 800ea40:	2301      	movs	r3, #1
 800ea42:	f000 f97b 	bl	800ed3c <arm_radix8_butterfly_f32>
 800ea46:	f1b8 0f00 	cmp.w	r8, #0
 800ea4a:	d111      	bne.n	800ea70 <arm_cfft_f32+0x64>
 800ea4c:	2f01      	cmp	r7, #1
 800ea4e:	d016      	beq.n	800ea7e <arm_cfft_f32+0x72>
 800ea50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea54:	2d20      	cmp	r5, #32
 800ea56:	d032      	beq.n	800eabe <arm_cfft_f32+0xb2>
 800ea58:	d94a      	bls.n	800eaf0 <arm_cfft_f32+0xe4>
 800ea5a:	2d40      	cmp	r5, #64	; 0x40
 800ea5c:	d0ed      	beq.n	800ea3a <arm_cfft_f32+0x2e>
 800ea5e:	2d80      	cmp	r5, #128	; 0x80
 800ea60:	d1f1      	bne.n	800ea46 <arm_cfft_f32+0x3a>
 800ea62:	4630      	mov	r0, r6
 800ea64:	4621      	mov	r1, r4
 800ea66:	f7ff fca1 	bl	800e3ac <arm_cfft_radix8by2_f32>
 800ea6a:	f1b8 0f00 	cmp.w	r8, #0
 800ea6e:	d0ed      	beq.n	800ea4c <arm_cfft_f32+0x40>
 800ea70:	4620      	mov	r0, r4
 800ea72:	89b1      	ldrh	r1, [r6, #12]
 800ea74:	68b2      	ldr	r2, [r6, #8]
 800ea76:	f7f1 fbb3 	bl	80001e0 <arm_bitreversal_32>
 800ea7a:	2f01      	cmp	r7, #1
 800ea7c:	d1e8      	bne.n	800ea50 <arm_cfft_f32+0x44>
 800ea7e:	ee07 5a90 	vmov	s15, r5
 800ea82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ea86:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800ea8a:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 800ea8e:	2d00      	cmp	r5, #0
 800ea90:	d0de      	beq.n	800ea50 <arm_cfft_f32+0x44>
 800ea92:	f104 0108 	add.w	r1, r4, #8
 800ea96:	2300      	movs	r3, #0
 800ea98:	3301      	adds	r3, #1
 800ea9a:	429d      	cmp	r5, r3
 800ea9c:	f101 0108 	add.w	r1, r1, #8
 800eaa0:	ed11 7a04 	vldr	s14, [r1, #-16]
 800eaa4:	ed51 7a03 	vldr	s15, [r1, #-12]
 800eaa8:	ee27 7a26 	vmul.f32	s14, s14, s13
 800eaac:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800eab0:	ed01 7a04 	vstr	s14, [r1, #-16]
 800eab4:	ed41 7a03 	vstr	s15, [r1, #-12]
 800eab8:	d1ee      	bne.n	800ea98 <arm_cfft_f32+0x8c>
 800eaba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eabe:	4630      	mov	r0, r6
 800eac0:	4621      	mov	r1, r4
 800eac2:	f7ff fd45 	bl	800e550 <arm_cfft_radix8by4_f32>
 800eac6:	e7be      	b.n	800ea46 <arm_cfft_f32+0x3a>
 800eac8:	b1ad      	cbz	r5, 800eaf6 <arm_cfft_f32+0xea>
 800eaca:	f101 030c 	add.w	r3, r1, #12
 800eace:	2200      	movs	r2, #0
 800ead0:	ed53 7a02 	vldr	s15, [r3, #-8]
 800ead4:	3201      	adds	r2, #1
 800ead6:	eef1 7a67 	vneg.f32	s15, s15
 800eada:	4295      	cmp	r5, r2
 800eadc:	ed43 7a02 	vstr	s15, [r3, #-8]
 800eae0:	f103 0308 	add.w	r3, r3, #8
 800eae4:	d1f4      	bne.n	800ead0 <arm_cfft_f32+0xc4>
 800eae6:	e79a      	b.n	800ea1e <arm_cfft_f32+0x12>
 800eae8:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800eaec:	d0a5      	beq.n	800ea3a <arm_cfft_f32+0x2e>
 800eaee:	e7aa      	b.n	800ea46 <arm_cfft_f32+0x3a>
 800eaf0:	2d10      	cmp	r5, #16
 800eaf2:	d0b6      	beq.n	800ea62 <arm_cfft_f32+0x56>
 800eaf4:	e7a7      	b.n	800ea46 <arm_cfft_f32+0x3a>
 800eaf6:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800eafa:	d894      	bhi.n	800ea26 <arm_cfft_f32+0x1a>
 800eafc:	e7aa      	b.n	800ea54 <arm_cfft_f32+0x48>
 800eafe:	bf00      	nop

0800eb00 <arm_cmplx_mag_f32>:
 800eb00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb04:	ea5f 0892 	movs.w	r8, r2, lsr #2
 800eb08:	b084      	sub	sp, #16
 800eb0a:	d07f      	beq.n	800ec0c <arm_cmplx_mag_f32+0x10c>
 800eb0c:	2700      	movs	r7, #0
 800eb0e:	f100 0420 	add.w	r4, r0, #32
 800eb12:	f101 0510 	add.w	r5, r1, #16
 800eb16:	4646      	mov	r6, r8
 800eb18:	e05a      	b.n	800ebd0 <arm_cmplx_mag_f32+0xd0>
 800eb1a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800eb1e:	eeb4 0a40 	vcmp.f32	s0, s0
 800eb22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb26:	f040 80a4 	bne.w	800ec72 <arm_cmplx_mag_f32+0x172>
 800eb2a:	ed05 0a04 	vstr	s0, [r5, #-16]
 800eb2e:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 800eb32:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 800eb36:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800eb3a:	ee20 0a00 	vmul.f32	s0, s0, s0
 800eb3e:	ee77 7a80 	vadd.f32	s15, s15, s0
 800eb42:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800eb46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb4a:	f2c0 808f 	blt.w	800ec6c <arm_cmplx_mag_f32+0x16c>
 800eb4e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800eb52:	eeb4 0a40 	vcmp.f32	s0, s0
 800eb56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb5a:	f040 80af 	bne.w	800ecbc <arm_cmplx_mag_f32+0x1bc>
 800eb5e:	ed05 0a03 	vstr	s0, [r5, #-12]
 800eb62:	ed54 7a04 	vldr	s15, [r4, #-16]
 800eb66:	ed14 0a03 	vldr	s0, [r4, #-12]
 800eb6a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800eb6e:	ee20 0a00 	vmul.f32	s0, s0, s0
 800eb72:	ee77 7a80 	vadd.f32	s15, s15, s0
 800eb76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800eb7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb7e:	db72      	blt.n	800ec66 <arm_cmplx_mag_f32+0x166>
 800eb80:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800eb84:	eeb4 0a40 	vcmp.f32	s0, s0
 800eb88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb8c:	f040 808c 	bne.w	800eca8 <arm_cmplx_mag_f32+0x1a8>
 800eb90:	ed05 0a02 	vstr	s0, [r5, #-8]
 800eb94:	ed54 7a02 	vldr	s15, [r4, #-8]
 800eb98:	ed14 0a01 	vldr	s0, [r4, #-4]
 800eb9c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800eba0:	ee20 0a00 	vmul.f32	s0, s0, s0
 800eba4:	ee77 7a80 	vadd.f32	s15, s15, s0
 800eba8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ebac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebb0:	db20      	blt.n	800ebf4 <arm_cmplx_mag_f32+0xf4>
 800ebb2:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800ebb6:	eeb4 0a40 	vcmp.f32	s0, s0
 800ebba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebbe:	d169      	bne.n	800ec94 <arm_cmplx_mag_f32+0x194>
 800ebc0:	3e01      	subs	r6, #1
 800ebc2:	ed05 0a01 	vstr	s0, [r5, #-4]
 800ebc6:	f104 0420 	add.w	r4, r4, #32
 800ebca:	f105 0510 	add.w	r5, r5, #16
 800ebce:	d019      	beq.n	800ec04 <arm_cmplx_mag_f32+0x104>
 800ebd0:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 800ebd4:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 800ebd8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ebdc:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ebe0:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ebe4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ebe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebec:	da95      	bge.n	800eb1a <arm_cmplx_mag_f32+0x1a>
 800ebee:	f845 7c10 	str.w	r7, [r5, #-16]
 800ebf2:	e79c      	b.n	800eb2e <arm_cmplx_mag_f32+0x2e>
 800ebf4:	3e01      	subs	r6, #1
 800ebf6:	f845 7c04 	str.w	r7, [r5, #-4]
 800ebfa:	f104 0420 	add.w	r4, r4, #32
 800ebfe:	f105 0510 	add.w	r5, r5, #16
 800ec02:	d1e5      	bne.n	800ebd0 <arm_cmplx_mag_f32+0xd0>
 800ec04:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 800ec08:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 800ec0c:	f012 0503 	ands.w	r5, r2, #3
 800ec10:	d026      	beq.n	800ec60 <arm_cmplx_mag_f32+0x160>
 800ec12:	2600      	movs	r6, #0
 800ec14:	f100 0408 	add.w	r4, r0, #8
 800ec18:	e00c      	b.n	800ec34 <arm_cmplx_mag_f32+0x134>
 800ec1a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800ec1e:	eeb4 0a40 	vcmp.f32	s0, s0
 800ec22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec26:	d12e      	bne.n	800ec86 <arm_cmplx_mag_f32+0x186>
 800ec28:	3d01      	subs	r5, #1
 800ec2a:	ed01 0a01 	vstr	s0, [r1, #-4]
 800ec2e:	f104 0408 	add.w	r4, r4, #8
 800ec32:	d015      	beq.n	800ec60 <arm_cmplx_mag_f32+0x160>
 800ec34:	ed54 7a02 	vldr	s15, [r4, #-8]
 800ec38:	ed14 0a01 	vldr	s0, [r4, #-4]
 800ec3c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ec40:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ec44:	3104      	adds	r1, #4
 800ec46:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ec4a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ec4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec52:	dae2      	bge.n	800ec1a <arm_cmplx_mag_f32+0x11a>
 800ec54:	3d01      	subs	r5, #1
 800ec56:	f841 6c04 	str.w	r6, [r1, #-4]
 800ec5a:	f104 0408 	add.w	r4, r4, #8
 800ec5e:	d1e9      	bne.n	800ec34 <arm_cmplx_mag_f32+0x134>
 800ec60:	b004      	add	sp, #16
 800ec62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec66:	f845 7c08 	str.w	r7, [r5, #-8]
 800ec6a:	e793      	b.n	800eb94 <arm_cmplx_mag_f32+0x94>
 800ec6c:	f845 7c0c 	str.w	r7, [r5, #-12]
 800ec70:	e777      	b.n	800eb62 <arm_cmplx_mag_f32+0x62>
 800ec72:	eeb0 0a67 	vmov.f32	s0, s15
 800ec76:	9203      	str	r2, [sp, #12]
 800ec78:	9102      	str	r1, [sp, #8]
 800ec7a:	9001      	str	r0, [sp, #4]
 800ec7c:	f001 f968 	bl	800ff50 <sqrtf>
 800ec80:	a801      	add	r0, sp, #4
 800ec82:	c807      	ldmia	r0, {r0, r1, r2}
 800ec84:	e751      	b.n	800eb2a <arm_cmplx_mag_f32+0x2a>
 800ec86:	eeb0 0a67 	vmov.f32	s0, s15
 800ec8a:	9101      	str	r1, [sp, #4]
 800ec8c:	f001 f960 	bl	800ff50 <sqrtf>
 800ec90:	9901      	ldr	r1, [sp, #4]
 800ec92:	e7c9      	b.n	800ec28 <arm_cmplx_mag_f32+0x128>
 800ec94:	eeb0 0a67 	vmov.f32	s0, s15
 800ec98:	9203      	str	r2, [sp, #12]
 800ec9a:	9102      	str	r1, [sp, #8]
 800ec9c:	9001      	str	r0, [sp, #4]
 800ec9e:	f001 f957 	bl	800ff50 <sqrtf>
 800eca2:	a801      	add	r0, sp, #4
 800eca4:	c807      	ldmia	r0, {r0, r1, r2}
 800eca6:	e78b      	b.n	800ebc0 <arm_cmplx_mag_f32+0xc0>
 800eca8:	eeb0 0a67 	vmov.f32	s0, s15
 800ecac:	9203      	str	r2, [sp, #12]
 800ecae:	9102      	str	r1, [sp, #8]
 800ecb0:	9001      	str	r0, [sp, #4]
 800ecb2:	f001 f94d 	bl	800ff50 <sqrtf>
 800ecb6:	a801      	add	r0, sp, #4
 800ecb8:	c807      	ldmia	r0, {r0, r1, r2}
 800ecba:	e769      	b.n	800eb90 <arm_cmplx_mag_f32+0x90>
 800ecbc:	eeb0 0a67 	vmov.f32	s0, s15
 800ecc0:	9203      	str	r2, [sp, #12]
 800ecc2:	9102      	str	r1, [sp, #8]
 800ecc4:	9001      	str	r0, [sp, #4]
 800ecc6:	f001 f943 	bl	800ff50 <sqrtf>
 800ecca:	a801      	add	r0, sp, #4
 800eccc:	c807      	ldmia	r0, {r0, r1, r2}
 800ecce:	e746      	b.n	800eb5e <arm_cmplx_mag_f32+0x5e>

0800ecd0 <arm_scale_f32>:
 800ecd0:	b470      	push	{r4, r5, r6}
 800ecd2:	0896      	lsrs	r6, r2, #2
 800ecd4:	d025      	beq.n	800ed22 <arm_scale_f32+0x52>
 800ecd6:	f100 0410 	add.w	r4, r0, #16
 800ecda:	f101 0310 	add.w	r3, r1, #16
 800ecde:	4635      	mov	r5, r6
 800ece0:	ed14 6a04 	vldr	s12, [r4, #-16]
 800ece4:	ed54 6a03 	vldr	s13, [r4, #-12]
 800ece8:	ed14 7a02 	vldr	s14, [r4, #-8]
 800ecec:	ed54 7a01 	vldr	s15, [r4, #-4]
 800ecf0:	ee26 6a00 	vmul.f32	s12, s12, s0
 800ecf4:	ee66 6a80 	vmul.f32	s13, s13, s0
 800ecf8:	ee27 7a00 	vmul.f32	s14, s14, s0
 800ecfc:	ee67 7a80 	vmul.f32	s15, s15, s0
 800ed00:	3d01      	subs	r5, #1
 800ed02:	ed03 6a04 	vstr	s12, [r3, #-16]
 800ed06:	ed43 6a03 	vstr	s13, [r3, #-12]
 800ed0a:	ed03 7a02 	vstr	s14, [r3, #-8]
 800ed0e:	ed43 7a01 	vstr	s15, [r3, #-4]
 800ed12:	f104 0410 	add.w	r4, r4, #16
 800ed16:	f103 0310 	add.w	r3, r3, #16
 800ed1a:	d1e1      	bne.n	800ece0 <arm_scale_f32+0x10>
 800ed1c:	0136      	lsls	r6, r6, #4
 800ed1e:	4430      	add	r0, r6
 800ed20:	4431      	add	r1, r6
 800ed22:	f012 0203 	ands.w	r2, r2, #3
 800ed26:	d007      	beq.n	800ed38 <arm_scale_f32+0x68>
 800ed28:	ecf0 7a01 	vldmia	r0!, {s15}
 800ed2c:	ee67 7a80 	vmul.f32	s15, s15, s0
 800ed30:	3a01      	subs	r2, #1
 800ed32:	ece1 7a01 	vstmia	r1!, {s15}
 800ed36:	d1f7      	bne.n	800ed28 <arm_scale_f32+0x58>
 800ed38:	bc70      	pop	{r4, r5, r6}
 800ed3a:	4770      	bx	lr

0800ed3c <arm_radix8_butterfly_f32>:
 800ed3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed40:	ed2d 8b10 	vpush	{d8-d15}
 800ed44:	b09d      	sub	sp, #116	; 0x74
 800ed46:	461c      	mov	r4, r3
 800ed48:	ed9f bac8 	vldr	s22, [pc, #800]	; 800f06c <arm_radix8_butterfly_f32+0x330>
 800ed4c:	921a      	str	r2, [sp, #104]	; 0x68
 800ed4e:	1d03      	adds	r3, r0, #4
 800ed50:	4682      	mov	sl, r0
 800ed52:	4689      	mov	r9, r1
 800ed54:	468b      	mov	fp, r1
 800ed56:	931b      	str	r3, [sp, #108]	; 0x6c
 800ed58:	9400      	str	r4, [sp, #0]
 800ed5a:	469e      	mov	lr, r3
 800ed5c:	ea4f 03db 	mov.w	r3, fp, lsr #3
 800ed60:	005a      	lsls	r2, r3, #1
 800ed62:	18d6      	adds	r6, r2, r3
 800ed64:	18f5      	adds	r5, r6, r3
 800ed66:	9203      	str	r2, [sp, #12]
 800ed68:	195a      	adds	r2, r3, r5
 800ed6a:	18d0      	adds	r0, r2, r3
 800ed6c:	00df      	lsls	r7, r3, #3
 800ed6e:	1819      	adds	r1, r3, r0
 800ed70:	463c      	mov	r4, r7
 800ed72:	9701      	str	r7, [sp, #4]
 800ed74:	4457      	add	r7, sl
 800ed76:	930c      	str	r3, [sp, #48]	; 0x30
 800ed78:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 800ed7c:	011b      	lsls	r3, r3, #4
 800ed7e:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 800ed82:	eb07 0c04 	add.w	ip, r7, r4
 800ed86:	9c00      	ldr	r4, [sp, #0]
 800ed88:	9302      	str	r3, [sp, #8]
 800ed8a:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 800ed8e:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 800ed92:	3204      	adds	r2, #4
 800ed94:	3104      	adds	r1, #4
 800ed96:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 800ed9a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800ed9e:	f04f 0800 	mov.w	r8, #0
 800eda2:	eddc 7a00 	vldr	s15, [ip]
 800eda6:	edd7 6a00 	vldr	s13, [r7]
 800edaa:	edd6 3a00 	vldr	s7, [r6]
 800edae:	ed5e aa01 	vldr	s21, [lr, #-4]
 800edb2:	edd5 4a00 	vldr	s9, [r5]
 800edb6:	ed90 2a00 	vldr	s4, [r0]
 800edba:	ed12 7a01 	vldr	s14, [r2, #-4]
 800edbe:	ed51 0a01 	vldr	s1, [r1, #-4]
 800edc2:	ee77 8a82 	vadd.f32	s17, s15, s4
 800edc6:	ee33 4aa0 	vadd.f32	s8, s7, s1
 800edca:	ee76 1a87 	vadd.f32	s3, s13, s14
 800edce:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 800edd2:	ee31 6a84 	vadd.f32	s12, s3, s8
 800edd6:	ee33 5a28 	vadd.f32	s10, s6, s17
 800edda:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800edde:	ee75 6a06 	vadd.f32	s13, s10, s12
 800ede2:	ee35 5a46 	vsub.f32	s10, s10, s12
 800ede6:	ed4e 6a01 	vstr	s13, [lr, #-4]
 800edea:	ed85 5a00 	vstr	s10, [r5]
 800edee:	ed96 1a01 	vldr	s2, [r6, #4]
 800edf2:	edd7 5a01 	vldr	s11, [r7, #4]
 800edf6:	ed92 aa00 	vldr	s20, [r2]
 800edfa:	ed91 6a00 	vldr	s12, [r1]
 800edfe:	ed9e 9a00 	vldr	s18, [lr]
 800ee02:	ed95 5a01 	vldr	s10, [r5, #4]
 800ee06:	eddc 6a01 	vldr	s13, [ip, #4]
 800ee0a:	edd0 9a01 	vldr	s19, [r0, #4]
 800ee0e:	ee73 0ae0 	vsub.f32	s1, s7, s1
 800ee12:	ee71 2a46 	vsub.f32	s5, s2, s12
 800ee16:	ee75 3aca 	vsub.f32	s7, s11, s20
 800ee1a:	ee37 0a60 	vsub.f32	s0, s14, s1
 800ee1e:	ee33 8aa2 	vadd.f32	s16, s7, s5
 800ee22:	ee37 7a20 	vadd.f32	s14, s14, s1
 800ee26:	ee73 2ae2 	vsub.f32	s5, s7, s5
 800ee2a:	ee37 2ac2 	vsub.f32	s4, s15, s4
 800ee2e:	ee79 3a05 	vadd.f32	s7, s18, s10
 800ee32:	ee60 0a0b 	vmul.f32	s1, s0, s22
 800ee36:	ee39 5a45 	vsub.f32	s10, s18, s10
 800ee3a:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 800ee3e:	ee36 9aa9 	vadd.f32	s18, s13, s19
 800ee42:	ee75 5a8a 	vadd.f32	s11, s11, s20
 800ee46:	ee31 6a06 	vadd.f32	s12, s2, s12
 800ee4a:	ee76 6ae9 	vsub.f32	s13, s13, s19
 800ee4e:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800ee52:	ee62 2a8b 	vmul.f32	s5, s5, s22
 800ee56:	ee67 7a0b 	vmul.f32	s15, s14, s22
 800ee5a:	ee33 3a68 	vsub.f32	s6, s6, s17
 800ee5e:	ee36 0a88 	vadd.f32	s0, s13, s16
 800ee62:	ee75 8a86 	vadd.f32	s17, s11, s12
 800ee66:	ee36 7ac8 	vsub.f32	s14, s13, s16
 800ee6a:	ee71 1ac4 	vsub.f32	s3, s3, s8
 800ee6e:	ee75 6a62 	vsub.f32	s13, s10, s5
 800ee72:	ee33 4ac9 	vsub.f32	s8, s7, s18
 800ee76:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800ee7a:	ee33 1a89 	vadd.f32	s2, s7, s18
 800ee7e:	ee74 5ae0 	vsub.f32	s11, s9, s1
 800ee82:	ee74 3aa0 	vadd.f32	s7, s9, s1
 800ee86:	ee75 4a22 	vadd.f32	s9, s10, s5
 800ee8a:	ee32 5a27 	vadd.f32	s10, s4, s15
 800ee8e:	ee72 7a67 	vsub.f32	s15, s4, s15
 800ee92:	ee33 8a06 	vadd.f32	s16, s6, s12
 800ee96:	ee75 2a87 	vadd.f32	s5, s11, s14
 800ee9a:	ee31 9a28 	vadd.f32	s18, s2, s17
 800ee9e:	ee33 6a46 	vsub.f32	s12, s6, s12
 800eea2:	ee74 0a61 	vsub.f32	s1, s8, s3
 800eea6:	ee33 2a80 	vadd.f32	s4, s7, s0
 800eeaa:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800eeae:	ee34 3ac5 	vsub.f32	s6, s9, s10
 800eeb2:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800eeb6:	ee31 1a68 	vsub.f32	s2, s2, s17
 800eeba:	ee34 4a21 	vadd.f32	s8, s8, s3
 800eebe:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800eec2:	ee74 4a85 	vadd.f32	s9, s9, s10
 800eec6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800eeca:	44d8      	add	r8, fp
 800eecc:	45c1      	cmp	r9, r8
 800eece:	ed8e 9a00 	vstr	s18, [lr]
 800eed2:	ed85 1a01 	vstr	s2, [r5, #4]
 800eed6:	449e      	add	lr, r3
 800eed8:	ed8c 8a00 	vstr	s16, [ip]
 800eedc:	441d      	add	r5, r3
 800eede:	ed80 6a00 	vstr	s12, [r0]
 800eee2:	edcc 0a01 	vstr	s1, [ip, #4]
 800eee6:	ed80 4a01 	vstr	s8, [r0, #4]
 800eeea:	449c      	add	ip, r3
 800eeec:	ed87 2a00 	vstr	s4, [r7]
 800eef0:	4418      	add	r0, r3
 800eef2:	ed41 3a01 	vstr	s7, [r1, #-4]
 800eef6:	ed42 2a01 	vstr	s5, [r2, #-4]
 800eefa:	ed86 7a00 	vstr	s14, [r6]
 800eefe:	ed87 3a01 	vstr	s6, [r7, #4]
 800ef02:	edc1 4a00 	vstr	s9, [r1]
 800ef06:	441f      	add	r7, r3
 800ef08:	edc2 5a00 	vstr	s11, [r2]
 800ef0c:	4419      	add	r1, r3
 800ef0e:	edc6 6a01 	vstr	s13, [r6, #4]
 800ef12:	441a      	add	r2, r3
 800ef14:	441e      	add	r6, r3
 800ef16:	f63f af44 	bhi.w	800eda2 <arm_radix8_butterfly_f32+0x66>
 800ef1a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ef1c:	2907      	cmp	r1, #7
 800ef1e:	4620      	mov	r0, r4
 800ef20:	f240 81e9 	bls.w	800f2f6 <arm_radix8_butterfly_f32+0x5ba>
 800ef24:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 800ef28:	193e      	adds	r6, r7, r4
 800ef2a:	1935      	adds	r5, r6, r4
 800ef2c:	9c03      	ldr	r4, [sp, #12]
 800ef2e:	9000      	str	r0, [sp, #0]
 800ef30:	4622      	mov	r2, r4
 800ef32:	3201      	adds	r2, #1
 800ef34:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800ef38:	9900      	ldr	r1, [sp, #0]
 800ef3a:	1828      	adds	r0, r5, r0
 800ef3c:	eb00 0e01 	add.w	lr, r0, r1
 800ef40:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ef42:	440a      	add	r2, r1
 800ef44:	eb04 0c01 	add.w	ip, r4, r1
 800ef48:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 800ef4c:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 800ef50:	9a00      	ldr	r2, [sp, #0]
 800ef52:	940f      	str	r4, [sp, #60]	; 0x3c
 800ef54:	00ed      	lsls	r5, r5, #3
 800ef56:	9511      	str	r5, [sp, #68]	; 0x44
 800ef58:	00d5      	lsls	r5, r2, #3
 800ef5a:	950d      	str	r5, [sp, #52]	; 0x34
 800ef5c:	9d01      	ldr	r5, [sp, #4]
 800ef5e:	3508      	adds	r5, #8
 800ef60:	9516      	str	r5, [sp, #88]	; 0x58
 800ef62:	9d02      	ldr	r5, [sp, #8]
 800ef64:	3508      	adds	r5, #8
 800ef66:	0114      	lsls	r4, r2, #4
 800ef68:	9517      	str	r5, [sp, #92]	; 0x5c
 800ef6a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ef6c:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800ef6e:	940e      	str	r4, [sp, #56]	; 0x38
 800ef70:	00c0      	lsls	r0, r0, #3
 800ef72:	9010      	str	r0, [sp, #64]	; 0x40
 800ef74:	18aa      	adds	r2, r5, r2
 800ef76:	9207      	str	r2, [sp, #28]
 800ef78:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ef7a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800ef7c:	18aa      	adds	r2, r5, r2
 800ef7e:	9208      	str	r2, [sp, #32]
 800ef80:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ef82:	18aa      	adds	r2, r5, r2
 800ef84:	9209      	str	r2, [sp, #36]	; 0x24
 800ef86:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800ef8a:	f10e 0204 	add.w	r2, lr, #4
 800ef8e:	920a      	str	r2, [sp, #40]	; 0x28
 800ef90:	00c9      	lsls	r1, r1, #3
 800ef92:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ef94:	310c      	adds	r1, #12
 800ef96:	00f6      	lsls	r6, r6, #3
 800ef98:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 800ef9c:	9114      	str	r1, [sp, #80]	; 0x50
 800ef9e:	18a9      	adds	r1, r5, r2
 800efa0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800efa2:	9612      	str	r6, [sp, #72]	; 0x48
 800efa4:	00ff      	lsls	r7, r7, #3
 800efa6:	19ae      	adds	r6, r5, r6
 800efa8:	3008      	adds	r0, #8
 800efaa:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800efae:	9606      	str	r6, [sp, #24]
 800efb0:	9019      	str	r0, [sp, #100]	; 0x64
 800efb2:	18aa      	adds	r2, r5, r2
 800efb4:	0164      	lsls	r4, r4, #5
 800efb6:	19ee      	adds	r6, r5, r7
 800efb8:	f10c 000c 	add.w	r0, ip, #12
 800efbc:	9713      	str	r7, [sp, #76]	; 0x4c
 800efbe:	9604      	str	r6, [sp, #16]
 800efc0:	9015      	str	r0, [sp, #84]	; 0x54
 800efc2:	9103      	str	r1, [sp, #12]
 800efc4:	9205      	str	r2, [sp, #20]
 800efc6:	f104 0208 	add.w	r2, r4, #8
 800efca:	9218      	str	r2, [sp, #96]	; 0x60
 800efcc:	f04f 0801 	mov.w	r8, #1
 800efd0:	2200      	movs	r2, #0
 800efd2:	f102 0108 	add.w	r1, r2, #8
 800efd6:	460f      	mov	r7, r1
 800efd8:	910b      	str	r1, [sp, #44]	; 0x2c
 800efda:	9918      	ldr	r1, [sp, #96]	; 0x60
 800efdc:	188e      	adds	r6, r1, r2
 800efde:	9916      	ldr	r1, [sp, #88]	; 0x58
 800efe0:	188d      	adds	r5, r1, r2
 800efe2:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800efe4:	188c      	adds	r4, r1, r2
 800efe6:	9919      	ldr	r1, [sp, #100]	; 0x64
 800efe8:	1888      	adds	r0, r1, r2
 800efea:	9914      	ldr	r1, [sp, #80]	; 0x50
 800efec:	eb01 0c02 	add.w	ip, r1, r2
 800eff0:	9915      	ldr	r1, [sp, #84]	; 0x54
 800eff2:	440a      	add	r2, r1
 800eff4:	9903      	ldr	r1, [sp, #12]
 800eff6:	edd1 fa00 	vldr	s31, [r1]
 800effa:	9905      	ldr	r1, [sp, #20]
 800effc:	ed91 fa00 	vldr	s30, [r1]
 800f000:	9904      	ldr	r1, [sp, #16]
 800f002:	edd1 ea00 	vldr	s29, [r1]
 800f006:	9906      	ldr	r1, [sp, #24]
 800f008:	ed91 ea00 	vldr	s28, [r1]
 800f00c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f00e:	edd1 da00 	vldr	s27, [r1]
 800f012:	9908      	ldr	r1, [sp, #32]
 800f014:	ed91 da00 	vldr	s26, [r1]
 800f018:	9907      	ldr	r1, [sp, #28]
 800f01a:	edd1 ca00 	vldr	s25, [r1]
 800f01e:	9903      	ldr	r1, [sp, #12]
 800f020:	ed91 ca01 	vldr	s24, [r1, #4]
 800f024:	9905      	ldr	r1, [sp, #20]
 800f026:	edd1 ba01 	vldr	s23, [r1, #4]
 800f02a:	9904      	ldr	r1, [sp, #16]
 800f02c:	edd1 aa01 	vldr	s21, [r1, #4]
 800f030:	9906      	ldr	r1, [sp, #24]
 800f032:	ed91 aa01 	vldr	s20, [r1, #4]
 800f036:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f038:	edd1 7a01 	vldr	s15, [r1, #4]
 800f03c:	9908      	ldr	r1, [sp, #32]
 800f03e:	edcd 7a00 	vstr	s15, [sp]
 800f042:	edd1 7a01 	vldr	s15, [r1, #4]
 800f046:	9907      	ldr	r1, [sp, #28]
 800f048:	edcd 7a01 	vstr	s15, [sp, #4]
 800f04c:	edd1 7a01 	vldr	s15, [r1, #4]
 800f050:	eb0a 0e07 	add.w	lr, sl, r7
 800f054:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800f056:	edcd 7a02 	vstr	s15, [sp, #8]
 800f05a:	eb0c 010a 	add.w	r1, ip, sl
 800f05e:	4456      	add	r6, sl
 800f060:	4455      	add	r5, sl
 800f062:	4454      	add	r4, sl
 800f064:	4450      	add	r0, sl
 800f066:	4452      	add	r2, sl
 800f068:	46c4      	mov	ip, r8
 800f06a:	e001      	b.n	800f070 <arm_radix8_butterfly_f32+0x334>
 800f06c:	3f3504f3 	.word	0x3f3504f3
 800f070:	ed96 5a00 	vldr	s10, [r6]
 800f074:	ed52 9a01 	vldr	s19, [r2, #-4]
 800f078:	ed11 6a01 	vldr	s12, [r1, #-4]
 800f07c:	edd0 7a00 	vldr	s15, [r0]
 800f080:	ed17 7a01 	vldr	s14, [r7, #-4]
 800f084:	edde 3a00 	vldr	s7, [lr]
 800f088:	ed94 3a00 	vldr	s6, [r4]
 800f08c:	ed95 2a00 	vldr	s4, [r5]
 800f090:	ed9e 0a01 	vldr	s0, [lr, #4]
 800f094:	ee33 8a85 	vadd.f32	s16, s7, s10
 800f098:	ee32 1a06 	vadd.f32	s2, s4, s12
 800f09c:	ee33 4a29 	vadd.f32	s8, s6, s19
 800f0a0:	ee77 4a87 	vadd.f32	s9, s15, s14
 800f0a4:	ee78 1a04 	vadd.f32	s3, s16, s8
 800f0a8:	ee71 6a24 	vadd.f32	s13, s2, s9
 800f0ac:	ee32 2a46 	vsub.f32	s4, s4, s12
 800f0b0:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800f0b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f0b8:	ed8e 6a00 	vstr	s12, [lr]
 800f0bc:	edd0 8a01 	vldr	s17, [r0, #4]
 800f0c0:	ed95 9a01 	vldr	s18, [r5, #4]
 800f0c4:	edd1 2a00 	vldr	s5, [r1]
 800f0c8:	ed97 7a00 	vldr	s14, [r7]
 800f0cc:	edd4 0a01 	vldr	s1, [r4, #4]
 800f0d0:	ed96 6a01 	vldr	s12, [r6, #4]
 800f0d4:	edd2 5a00 	vldr	s11, [r2]
 800f0d8:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800f0dc:	ee33 3a69 	vsub.f32	s6, s6, s19
 800f0e0:	ee39 5a62 	vsub.f32	s10, s18, s5
 800f0e4:	ee78 9ac7 	vsub.f32	s19, s17, s14
 800f0e8:	ee38 4a44 	vsub.f32	s8, s16, s8
 800f0ec:	ee38 7a87 	vadd.f32	s14, s17, s14
 800f0f0:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800f0f4:	ee79 2a22 	vadd.f32	s5, s18, s5
 800f0f8:	ee75 8a69 	vsub.f32	s17, s10, s19
 800f0fc:	ee32 9a27 	vadd.f32	s18, s4, s15
 800f100:	ee35 5a29 	vadd.f32	s10, s10, s19
 800f104:	ee72 7a67 	vsub.f32	s15, s4, s15
 800f108:	ee30 2a06 	vadd.f32	s4, s0, s12
 800f10c:	ee69 9a0b 	vmul.f32	s19, s18, s22
 800f110:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800f114:	ee32 9a08 	vadd.f32	s18, s4, s16
 800f118:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800f11c:	ee32 2a48 	vsub.f32	s4, s4, s16
 800f120:	ee71 4a64 	vsub.f32	s9, s2, s9
 800f124:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800f128:	ee32 1a87 	vadd.f32	s2, s5, s14
 800f12c:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800f130:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800f134:	ee30 6a46 	vsub.f32	s12, s0, s12
 800f138:	ee73 0a29 	vadd.f32	s1, s6, s19
 800f13c:	ee36 0a28 	vadd.f32	s0, s12, s17
 800f140:	ee33 3a69 	vsub.f32	s6, s6, s19
 800f144:	ee32 7a64 	vsub.f32	s14, s4, s9
 800f148:	ee73 9aa7 	vadd.f32	s19, s7, s15
 800f14c:	ee36 6a68 	vsub.f32	s12, s12, s17
 800f150:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800f154:	ee75 8a85 	vadd.f32	s17, s11, s10
 800f158:	ee74 3a22 	vadd.f32	s7, s8, s5
 800f15c:	ee35 5ac5 	vsub.f32	s10, s11, s10
 800f160:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800f164:	ee79 1a41 	vsub.f32	s3, s18, s2
 800f168:	ee39 8aa8 	vadd.f32	s16, s19, s17
 800f16c:	ee76 5a43 	vsub.f32	s11, s12, s6
 800f170:	ee74 2a62 	vsub.f32	s5, s8, s5
 800f174:	ee72 4a24 	vadd.f32	s9, s4, s9
 800f178:	ee30 4a60 	vsub.f32	s8, s0, s1
 800f17c:	ee79 8ae8 	vsub.f32	s17, s19, s17
 800f180:	ee30 0a20 	vadd.f32	s0, s0, s1
 800f184:	ee77 9a85 	vadd.f32	s19, s15, s10
 800f188:	ee36 6a03 	vadd.f32	s12, s12, s6
 800f18c:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800f190:	ee2e 2a21 	vmul.f32	s4, s28, s3
 800f194:	ee2e 5a26 	vmul.f32	s10, s28, s13
 800f198:	ee6f 0a23 	vmul.f32	s1, s30, s7
 800f19c:	ee2a 3a21 	vmul.f32	s6, s20, s3
 800f1a0:	ee39 1a01 	vadd.f32	s2, s18, s2
 800f1a4:	ee6a 6a26 	vmul.f32	s13, s20, s13
 800f1a8:	ee2b 9a87 	vmul.f32	s18, s23, s14
 800f1ac:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 800f1b0:	ee2f 7a07 	vmul.f32	s14, s30, s14
 800f1b4:	ee6f 1a84 	vmul.f32	s3, s31, s8
 800f1b8:	ee35 3a03 	vadd.f32	s6, s10, s6
 800f1bc:	ee72 6a66 	vsub.f32	s13, s4, s13
 800f1c0:	ee2c 5a04 	vmul.f32	s10, s24, s8
 800f1c4:	ee2f 2a88 	vmul.f32	s4, s31, s16
 800f1c8:	ed9d 4a02 	vldr	s8, [sp, #8]
 800f1cc:	ed8e 1a01 	vstr	s2, [lr, #4]
 800f1d0:	ee77 3a63 	vsub.f32	s7, s14, s7
 800f1d4:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800f1d8:	ed9d 7a01 	vldr	s14, [sp, #4]
 800f1dc:	ed86 3a00 	vstr	s6, [r6]
 800f1e0:	ee30 9a89 	vadd.f32	s18, s1, s18
 800f1e4:	ee32 2a05 	vadd.f32	s4, s4, s10
 800f1e8:	ee6d 0a22 	vmul.f32	s1, s26, s5
 800f1ec:	ee31 8ac8 	vsub.f32	s16, s3, s16
 800f1f0:	ee67 2a22 	vmul.f32	s5, s14, s5
 800f1f4:	ee64 1a00 	vmul.f32	s3, s8, s0
 800f1f8:	ee27 7a24 	vmul.f32	s14, s14, s9
 800f1fc:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 800f200:	ee6d 4a24 	vmul.f32	s9, s26, s9
 800f204:	ee64 8a28 	vmul.f32	s17, s8, s17
 800f208:	ed9d 4a00 	vldr	s8, [sp]
 800f20c:	edc6 6a01 	vstr	s13, [r6, #4]
 800f210:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800f214:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 800f218:	ee64 9a29 	vmul.f32	s19, s8, s19
 800f21c:	ee24 4a25 	vmul.f32	s8, s8, s11
 800f220:	ee30 7a87 	vadd.f32	s14, s1, s14
 800f224:	ee74 4a84 	vadd.f32	s9, s9, s8
 800f228:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 800f22c:	ee2a 4a86 	vmul.f32	s8, s21, s12
 800f230:	ee2c 0a80 	vmul.f32	s0, s25, s0
 800f234:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 800f238:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 800f23c:	ee2e 6a86 	vmul.f32	s12, s29, s12
 800f240:	ee75 1a21 	vadd.f32	s3, s10, s3
 800f244:	ee30 0a68 	vsub.f32	s0, s0, s17
 800f248:	ee75 9ae9 	vsub.f32	s19, s11, s19
 800f24c:	ee70 0a84 	vadd.f32	s1, s1, s8
 800f250:	ee36 6a67 	vsub.f32	s12, s12, s15
 800f254:	44dc      	add	ip, fp
 800f256:	45e1      	cmp	r9, ip
 800f258:	ed84 9a00 	vstr	s18, [r4]
 800f25c:	edc4 3a01 	vstr	s7, [r4, #4]
 800f260:	449e      	add	lr, r3
 800f262:	ed02 7a01 	vstr	s14, [r2, #-4]
 800f266:	edc2 2a00 	vstr	s5, [r2]
 800f26a:	441e      	add	r6, r3
 800f26c:	ed85 2a00 	vstr	s4, [r5]
 800f270:	ed85 8a01 	vstr	s16, [r5, #4]
 800f274:	441c      	add	r4, r3
 800f276:	ed47 1a01 	vstr	s3, [r7, #-4]
 800f27a:	ed87 0a00 	vstr	s0, [r7]
 800f27e:	441a      	add	r2, r3
 800f280:	ed41 4a01 	vstr	s9, [r1, #-4]
 800f284:	edc1 9a00 	vstr	s19, [r1]
 800f288:	441d      	add	r5, r3
 800f28a:	edc0 0a00 	vstr	s1, [r0]
 800f28e:	441f      	add	r7, r3
 800f290:	ed80 6a01 	vstr	s12, [r0, #4]
 800f294:	4419      	add	r1, r3
 800f296:	4418      	add	r0, r3
 800f298:	f63f aeea 	bhi.w	800f070 <arm_radix8_butterfly_f32+0x334>
 800f29c:	9a03      	ldr	r2, [sp, #12]
 800f29e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800f2a0:	440a      	add	r2, r1
 800f2a2:	9203      	str	r2, [sp, #12]
 800f2a4:	990e      	ldr	r1, [sp, #56]	; 0x38
 800f2a6:	9a05      	ldr	r2, [sp, #20]
 800f2a8:	440a      	add	r2, r1
 800f2aa:	9205      	str	r2, [sp, #20]
 800f2ac:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800f2ae:	9a04      	ldr	r2, [sp, #16]
 800f2b0:	440a      	add	r2, r1
 800f2b2:	9204      	str	r2, [sp, #16]
 800f2b4:	9912      	ldr	r1, [sp, #72]	; 0x48
 800f2b6:	9a06      	ldr	r2, [sp, #24]
 800f2b8:	440a      	add	r2, r1
 800f2ba:	9206      	str	r2, [sp, #24]
 800f2bc:	9911      	ldr	r1, [sp, #68]	; 0x44
 800f2be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f2c0:	440a      	add	r2, r1
 800f2c2:	9209      	str	r2, [sp, #36]	; 0x24
 800f2c4:	9910      	ldr	r1, [sp, #64]	; 0x40
 800f2c6:	9a08      	ldr	r2, [sp, #32]
 800f2c8:	440a      	add	r2, r1
 800f2ca:	9208      	str	r2, [sp, #32]
 800f2cc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800f2ce:	9a07      	ldr	r2, [sp, #28]
 800f2d0:	440a      	add	r2, r1
 800f2d2:	9207      	str	r2, [sp, #28]
 800f2d4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f2d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f2d8:	f108 0801 	add.w	r8, r8, #1
 800f2dc:	3208      	adds	r2, #8
 800f2de:	4588      	cmp	r8, r1
 800f2e0:	920a      	str	r2, [sp, #40]	; 0x28
 800f2e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f2e4:	f47f ae75 	bne.w	800efd2 <arm_radix8_butterfly_f32+0x296>
 800f2e8:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 800f2ec:	9300      	str	r3, [sp, #0]
 800f2ee:	46c3      	mov	fp, r8
 800f2f0:	f8dd e06c 	ldr.w	lr, [sp, #108]	; 0x6c
 800f2f4:	e532      	b.n	800ed5c <arm_radix8_butterfly_f32+0x20>
 800f2f6:	b01d      	add	sp, #116	; 0x74
 800f2f8:	ecbd 8b10 	vpop	{d8-d15}
 800f2fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f300 <atoi>:
 800f300:	220a      	movs	r2, #10
 800f302:	2100      	movs	r1, #0
 800f304:	f000 ba3c 	b.w	800f780 <strtol>

0800f308 <__errno>:
 800f308:	4b01      	ldr	r3, [pc, #4]	; (800f310 <__errno+0x8>)
 800f30a:	6818      	ldr	r0, [r3, #0]
 800f30c:	4770      	bx	lr
 800f30e:	bf00      	nop
 800f310:	2000010c 	.word	0x2000010c

0800f314 <__libc_init_array>:
 800f314:	b570      	push	{r4, r5, r6, lr}
 800f316:	4d0d      	ldr	r5, [pc, #52]	; (800f34c <__libc_init_array+0x38>)
 800f318:	4c0d      	ldr	r4, [pc, #52]	; (800f350 <__libc_init_array+0x3c>)
 800f31a:	1b64      	subs	r4, r4, r5
 800f31c:	10a4      	asrs	r4, r4, #2
 800f31e:	2600      	movs	r6, #0
 800f320:	42a6      	cmp	r6, r4
 800f322:	d109      	bne.n	800f338 <__libc_init_array+0x24>
 800f324:	4d0b      	ldr	r5, [pc, #44]	; (800f354 <__libc_init_array+0x40>)
 800f326:	4c0c      	ldr	r4, [pc, #48]	; (800f358 <__libc_init_array+0x44>)
 800f328:	f000 ffb0 	bl	801028c <_init>
 800f32c:	1b64      	subs	r4, r4, r5
 800f32e:	10a4      	asrs	r4, r4, #2
 800f330:	2600      	movs	r6, #0
 800f332:	42a6      	cmp	r6, r4
 800f334:	d105      	bne.n	800f342 <__libc_init_array+0x2e>
 800f336:	bd70      	pop	{r4, r5, r6, pc}
 800f338:	f855 3b04 	ldr.w	r3, [r5], #4
 800f33c:	4798      	blx	r3
 800f33e:	3601      	adds	r6, #1
 800f340:	e7ee      	b.n	800f320 <__libc_init_array+0xc>
 800f342:	f855 3b04 	ldr.w	r3, [r5], #4
 800f346:	4798      	blx	r3
 800f348:	3601      	adds	r6, #1
 800f34a:	e7f2      	b.n	800f332 <__libc_init_array+0x1e>
 800f34c:	080113d8 	.word	0x080113d8
 800f350:	080113d8 	.word	0x080113d8
 800f354:	080113d8 	.word	0x080113d8
 800f358:	080113dc 	.word	0x080113dc

0800f35c <__itoa>:
 800f35c:	1e93      	subs	r3, r2, #2
 800f35e:	2b22      	cmp	r3, #34	; 0x22
 800f360:	b510      	push	{r4, lr}
 800f362:	460c      	mov	r4, r1
 800f364:	d904      	bls.n	800f370 <__itoa+0x14>
 800f366:	2300      	movs	r3, #0
 800f368:	700b      	strb	r3, [r1, #0]
 800f36a:	461c      	mov	r4, r3
 800f36c:	4620      	mov	r0, r4
 800f36e:	bd10      	pop	{r4, pc}
 800f370:	2a0a      	cmp	r2, #10
 800f372:	d109      	bne.n	800f388 <__itoa+0x2c>
 800f374:	2800      	cmp	r0, #0
 800f376:	da07      	bge.n	800f388 <__itoa+0x2c>
 800f378:	232d      	movs	r3, #45	; 0x2d
 800f37a:	700b      	strb	r3, [r1, #0]
 800f37c:	4240      	negs	r0, r0
 800f37e:	2101      	movs	r1, #1
 800f380:	4421      	add	r1, r4
 800f382:	f000 fa07 	bl	800f794 <__utoa>
 800f386:	e7f1      	b.n	800f36c <__itoa+0x10>
 800f388:	2100      	movs	r1, #0
 800f38a:	e7f9      	b.n	800f380 <__itoa+0x24>

0800f38c <itoa>:
 800f38c:	f7ff bfe6 	b.w	800f35c <__itoa>

0800f390 <__retarget_lock_acquire_recursive>:
 800f390:	4770      	bx	lr

0800f392 <__retarget_lock_release_recursive>:
 800f392:	4770      	bx	lr

0800f394 <memcpy>:
 800f394:	440a      	add	r2, r1
 800f396:	4291      	cmp	r1, r2
 800f398:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800f39c:	d100      	bne.n	800f3a0 <memcpy+0xc>
 800f39e:	4770      	bx	lr
 800f3a0:	b510      	push	{r4, lr}
 800f3a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f3a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f3aa:	4291      	cmp	r1, r2
 800f3ac:	d1f9      	bne.n	800f3a2 <memcpy+0xe>
 800f3ae:	bd10      	pop	{r4, pc}

0800f3b0 <memset>:
 800f3b0:	4402      	add	r2, r0
 800f3b2:	4603      	mov	r3, r0
 800f3b4:	4293      	cmp	r3, r2
 800f3b6:	d100      	bne.n	800f3ba <memset+0xa>
 800f3b8:	4770      	bx	lr
 800f3ba:	f803 1b01 	strb.w	r1, [r3], #1
 800f3be:	e7f9      	b.n	800f3b4 <memset+0x4>

0800f3c0 <sbrk_aligned>:
 800f3c0:	b570      	push	{r4, r5, r6, lr}
 800f3c2:	4e0e      	ldr	r6, [pc, #56]	; (800f3fc <sbrk_aligned+0x3c>)
 800f3c4:	460c      	mov	r4, r1
 800f3c6:	6831      	ldr	r1, [r6, #0]
 800f3c8:	4605      	mov	r5, r0
 800f3ca:	b911      	cbnz	r1, 800f3d2 <sbrk_aligned+0x12>
 800f3cc:	f000 f8f6 	bl	800f5bc <_sbrk_r>
 800f3d0:	6030      	str	r0, [r6, #0]
 800f3d2:	4621      	mov	r1, r4
 800f3d4:	4628      	mov	r0, r5
 800f3d6:	f000 f8f1 	bl	800f5bc <_sbrk_r>
 800f3da:	1c43      	adds	r3, r0, #1
 800f3dc:	d00a      	beq.n	800f3f4 <sbrk_aligned+0x34>
 800f3de:	1cc4      	adds	r4, r0, #3
 800f3e0:	f024 0403 	bic.w	r4, r4, #3
 800f3e4:	42a0      	cmp	r0, r4
 800f3e6:	d007      	beq.n	800f3f8 <sbrk_aligned+0x38>
 800f3e8:	1a21      	subs	r1, r4, r0
 800f3ea:	4628      	mov	r0, r5
 800f3ec:	f000 f8e6 	bl	800f5bc <_sbrk_r>
 800f3f0:	3001      	adds	r0, #1
 800f3f2:	d101      	bne.n	800f3f8 <sbrk_aligned+0x38>
 800f3f4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800f3f8:	4620      	mov	r0, r4
 800f3fa:	bd70      	pop	{r4, r5, r6, pc}
 800f3fc:	2000bb3c 	.word	0x2000bb3c

0800f400 <_malloc_r>:
 800f400:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f404:	1ccd      	adds	r5, r1, #3
 800f406:	f025 0503 	bic.w	r5, r5, #3
 800f40a:	3508      	adds	r5, #8
 800f40c:	2d0c      	cmp	r5, #12
 800f40e:	bf38      	it	cc
 800f410:	250c      	movcc	r5, #12
 800f412:	2d00      	cmp	r5, #0
 800f414:	4607      	mov	r7, r0
 800f416:	db01      	blt.n	800f41c <_malloc_r+0x1c>
 800f418:	42a9      	cmp	r1, r5
 800f41a:	d905      	bls.n	800f428 <_malloc_r+0x28>
 800f41c:	230c      	movs	r3, #12
 800f41e:	603b      	str	r3, [r7, #0]
 800f420:	2600      	movs	r6, #0
 800f422:	4630      	mov	r0, r6
 800f424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f428:	4e2e      	ldr	r6, [pc, #184]	; (800f4e4 <_malloc_r+0xe4>)
 800f42a:	f000 f9f5 	bl	800f818 <__malloc_lock>
 800f42e:	6833      	ldr	r3, [r6, #0]
 800f430:	461c      	mov	r4, r3
 800f432:	bb34      	cbnz	r4, 800f482 <_malloc_r+0x82>
 800f434:	4629      	mov	r1, r5
 800f436:	4638      	mov	r0, r7
 800f438:	f7ff ffc2 	bl	800f3c0 <sbrk_aligned>
 800f43c:	1c43      	adds	r3, r0, #1
 800f43e:	4604      	mov	r4, r0
 800f440:	d14d      	bne.n	800f4de <_malloc_r+0xde>
 800f442:	6834      	ldr	r4, [r6, #0]
 800f444:	4626      	mov	r6, r4
 800f446:	2e00      	cmp	r6, #0
 800f448:	d140      	bne.n	800f4cc <_malloc_r+0xcc>
 800f44a:	6823      	ldr	r3, [r4, #0]
 800f44c:	4631      	mov	r1, r6
 800f44e:	4638      	mov	r0, r7
 800f450:	eb04 0803 	add.w	r8, r4, r3
 800f454:	f000 f8b2 	bl	800f5bc <_sbrk_r>
 800f458:	4580      	cmp	r8, r0
 800f45a:	d13a      	bne.n	800f4d2 <_malloc_r+0xd2>
 800f45c:	6821      	ldr	r1, [r4, #0]
 800f45e:	3503      	adds	r5, #3
 800f460:	1a6d      	subs	r5, r5, r1
 800f462:	f025 0503 	bic.w	r5, r5, #3
 800f466:	3508      	adds	r5, #8
 800f468:	2d0c      	cmp	r5, #12
 800f46a:	bf38      	it	cc
 800f46c:	250c      	movcc	r5, #12
 800f46e:	4629      	mov	r1, r5
 800f470:	4638      	mov	r0, r7
 800f472:	f7ff ffa5 	bl	800f3c0 <sbrk_aligned>
 800f476:	3001      	adds	r0, #1
 800f478:	d02b      	beq.n	800f4d2 <_malloc_r+0xd2>
 800f47a:	6823      	ldr	r3, [r4, #0]
 800f47c:	442b      	add	r3, r5
 800f47e:	6023      	str	r3, [r4, #0]
 800f480:	e00e      	b.n	800f4a0 <_malloc_r+0xa0>
 800f482:	6822      	ldr	r2, [r4, #0]
 800f484:	1b52      	subs	r2, r2, r5
 800f486:	d41e      	bmi.n	800f4c6 <_malloc_r+0xc6>
 800f488:	2a0b      	cmp	r2, #11
 800f48a:	d916      	bls.n	800f4ba <_malloc_r+0xba>
 800f48c:	1961      	adds	r1, r4, r5
 800f48e:	42a3      	cmp	r3, r4
 800f490:	6025      	str	r5, [r4, #0]
 800f492:	bf18      	it	ne
 800f494:	6059      	strne	r1, [r3, #4]
 800f496:	6863      	ldr	r3, [r4, #4]
 800f498:	bf08      	it	eq
 800f49a:	6031      	streq	r1, [r6, #0]
 800f49c:	5162      	str	r2, [r4, r5]
 800f49e:	604b      	str	r3, [r1, #4]
 800f4a0:	4638      	mov	r0, r7
 800f4a2:	f104 060b 	add.w	r6, r4, #11
 800f4a6:	f000 f9bd 	bl	800f824 <__malloc_unlock>
 800f4aa:	f026 0607 	bic.w	r6, r6, #7
 800f4ae:	1d23      	adds	r3, r4, #4
 800f4b0:	1af2      	subs	r2, r6, r3
 800f4b2:	d0b6      	beq.n	800f422 <_malloc_r+0x22>
 800f4b4:	1b9b      	subs	r3, r3, r6
 800f4b6:	50a3      	str	r3, [r4, r2]
 800f4b8:	e7b3      	b.n	800f422 <_malloc_r+0x22>
 800f4ba:	6862      	ldr	r2, [r4, #4]
 800f4bc:	42a3      	cmp	r3, r4
 800f4be:	bf0c      	ite	eq
 800f4c0:	6032      	streq	r2, [r6, #0]
 800f4c2:	605a      	strne	r2, [r3, #4]
 800f4c4:	e7ec      	b.n	800f4a0 <_malloc_r+0xa0>
 800f4c6:	4623      	mov	r3, r4
 800f4c8:	6864      	ldr	r4, [r4, #4]
 800f4ca:	e7b2      	b.n	800f432 <_malloc_r+0x32>
 800f4cc:	4634      	mov	r4, r6
 800f4ce:	6876      	ldr	r6, [r6, #4]
 800f4d0:	e7b9      	b.n	800f446 <_malloc_r+0x46>
 800f4d2:	230c      	movs	r3, #12
 800f4d4:	603b      	str	r3, [r7, #0]
 800f4d6:	4638      	mov	r0, r7
 800f4d8:	f000 f9a4 	bl	800f824 <__malloc_unlock>
 800f4dc:	e7a1      	b.n	800f422 <_malloc_r+0x22>
 800f4de:	6025      	str	r5, [r4, #0]
 800f4e0:	e7de      	b.n	800f4a0 <_malloc_r+0xa0>
 800f4e2:	bf00      	nop
 800f4e4:	2000bb38 	.word	0x2000bb38

0800f4e8 <cleanup_glue>:
 800f4e8:	b538      	push	{r3, r4, r5, lr}
 800f4ea:	460c      	mov	r4, r1
 800f4ec:	6809      	ldr	r1, [r1, #0]
 800f4ee:	4605      	mov	r5, r0
 800f4f0:	b109      	cbz	r1, 800f4f6 <cleanup_glue+0xe>
 800f4f2:	f7ff fff9 	bl	800f4e8 <cleanup_glue>
 800f4f6:	4621      	mov	r1, r4
 800f4f8:	4628      	mov	r0, r5
 800f4fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f4fe:	f000 b997 	b.w	800f830 <_free_r>
	...

0800f504 <_reclaim_reent>:
 800f504:	4b2c      	ldr	r3, [pc, #176]	; (800f5b8 <_reclaim_reent+0xb4>)
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	4283      	cmp	r3, r0
 800f50a:	b570      	push	{r4, r5, r6, lr}
 800f50c:	4604      	mov	r4, r0
 800f50e:	d051      	beq.n	800f5b4 <_reclaim_reent+0xb0>
 800f510:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800f512:	b143      	cbz	r3, 800f526 <_reclaim_reent+0x22>
 800f514:	68db      	ldr	r3, [r3, #12]
 800f516:	2b00      	cmp	r3, #0
 800f518:	d14a      	bne.n	800f5b0 <_reclaim_reent+0xac>
 800f51a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f51c:	6819      	ldr	r1, [r3, #0]
 800f51e:	b111      	cbz	r1, 800f526 <_reclaim_reent+0x22>
 800f520:	4620      	mov	r0, r4
 800f522:	f000 f985 	bl	800f830 <_free_r>
 800f526:	6961      	ldr	r1, [r4, #20]
 800f528:	b111      	cbz	r1, 800f530 <_reclaim_reent+0x2c>
 800f52a:	4620      	mov	r0, r4
 800f52c:	f000 f980 	bl	800f830 <_free_r>
 800f530:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f532:	b111      	cbz	r1, 800f53a <_reclaim_reent+0x36>
 800f534:	4620      	mov	r0, r4
 800f536:	f000 f97b 	bl	800f830 <_free_r>
 800f53a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800f53c:	b111      	cbz	r1, 800f544 <_reclaim_reent+0x40>
 800f53e:	4620      	mov	r0, r4
 800f540:	f000 f976 	bl	800f830 <_free_r>
 800f544:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800f546:	b111      	cbz	r1, 800f54e <_reclaim_reent+0x4a>
 800f548:	4620      	mov	r0, r4
 800f54a:	f000 f971 	bl	800f830 <_free_r>
 800f54e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800f550:	b111      	cbz	r1, 800f558 <_reclaim_reent+0x54>
 800f552:	4620      	mov	r0, r4
 800f554:	f000 f96c 	bl	800f830 <_free_r>
 800f558:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800f55a:	b111      	cbz	r1, 800f562 <_reclaim_reent+0x5e>
 800f55c:	4620      	mov	r0, r4
 800f55e:	f000 f967 	bl	800f830 <_free_r>
 800f562:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800f564:	b111      	cbz	r1, 800f56c <_reclaim_reent+0x68>
 800f566:	4620      	mov	r0, r4
 800f568:	f000 f962 	bl	800f830 <_free_r>
 800f56c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f56e:	b111      	cbz	r1, 800f576 <_reclaim_reent+0x72>
 800f570:	4620      	mov	r0, r4
 800f572:	f000 f95d 	bl	800f830 <_free_r>
 800f576:	69a3      	ldr	r3, [r4, #24]
 800f578:	b1e3      	cbz	r3, 800f5b4 <_reclaim_reent+0xb0>
 800f57a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f57c:	4620      	mov	r0, r4
 800f57e:	4798      	blx	r3
 800f580:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800f582:	b1b9      	cbz	r1, 800f5b4 <_reclaim_reent+0xb0>
 800f584:	4620      	mov	r0, r4
 800f586:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f58a:	f7ff bfad 	b.w	800f4e8 <cleanup_glue>
 800f58e:	5949      	ldr	r1, [r1, r5]
 800f590:	b941      	cbnz	r1, 800f5a4 <_reclaim_reent+0xa0>
 800f592:	3504      	adds	r5, #4
 800f594:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f596:	2d80      	cmp	r5, #128	; 0x80
 800f598:	68d9      	ldr	r1, [r3, #12]
 800f59a:	d1f8      	bne.n	800f58e <_reclaim_reent+0x8a>
 800f59c:	4620      	mov	r0, r4
 800f59e:	f000 f947 	bl	800f830 <_free_r>
 800f5a2:	e7ba      	b.n	800f51a <_reclaim_reent+0x16>
 800f5a4:	680e      	ldr	r6, [r1, #0]
 800f5a6:	4620      	mov	r0, r4
 800f5a8:	f000 f942 	bl	800f830 <_free_r>
 800f5ac:	4631      	mov	r1, r6
 800f5ae:	e7ef      	b.n	800f590 <_reclaim_reent+0x8c>
 800f5b0:	2500      	movs	r5, #0
 800f5b2:	e7ef      	b.n	800f594 <_reclaim_reent+0x90>
 800f5b4:	bd70      	pop	{r4, r5, r6, pc}
 800f5b6:	bf00      	nop
 800f5b8:	2000010c 	.word	0x2000010c

0800f5bc <_sbrk_r>:
 800f5bc:	b538      	push	{r3, r4, r5, lr}
 800f5be:	4d06      	ldr	r5, [pc, #24]	; (800f5d8 <_sbrk_r+0x1c>)
 800f5c0:	2300      	movs	r3, #0
 800f5c2:	4604      	mov	r4, r0
 800f5c4:	4608      	mov	r0, r1
 800f5c6:	602b      	str	r3, [r5, #0]
 800f5c8:	f7f2 fb7e 	bl	8001cc8 <_sbrk>
 800f5cc:	1c43      	adds	r3, r0, #1
 800f5ce:	d102      	bne.n	800f5d6 <_sbrk_r+0x1a>
 800f5d0:	682b      	ldr	r3, [r5, #0]
 800f5d2:	b103      	cbz	r3, 800f5d6 <_sbrk_r+0x1a>
 800f5d4:	6023      	str	r3, [r4, #0]
 800f5d6:	bd38      	pop	{r3, r4, r5, pc}
 800f5d8:	2000bb40 	.word	0x2000bb40

0800f5dc <siprintf>:
 800f5dc:	b40e      	push	{r1, r2, r3}
 800f5de:	b500      	push	{lr}
 800f5e0:	b09c      	sub	sp, #112	; 0x70
 800f5e2:	ab1d      	add	r3, sp, #116	; 0x74
 800f5e4:	9002      	str	r0, [sp, #8]
 800f5e6:	9006      	str	r0, [sp, #24]
 800f5e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f5ec:	4809      	ldr	r0, [pc, #36]	; (800f614 <siprintf+0x38>)
 800f5ee:	9107      	str	r1, [sp, #28]
 800f5f0:	9104      	str	r1, [sp, #16]
 800f5f2:	4909      	ldr	r1, [pc, #36]	; (800f618 <siprintf+0x3c>)
 800f5f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800f5f8:	9105      	str	r1, [sp, #20]
 800f5fa:	6800      	ldr	r0, [r0, #0]
 800f5fc:	9301      	str	r3, [sp, #4]
 800f5fe:	a902      	add	r1, sp, #8
 800f600:	f000 f9be 	bl	800f980 <_svfiprintf_r>
 800f604:	9b02      	ldr	r3, [sp, #8]
 800f606:	2200      	movs	r2, #0
 800f608:	701a      	strb	r2, [r3, #0]
 800f60a:	b01c      	add	sp, #112	; 0x70
 800f60c:	f85d eb04 	ldr.w	lr, [sp], #4
 800f610:	b003      	add	sp, #12
 800f612:	4770      	bx	lr
 800f614:	2000010c 	.word	0x2000010c
 800f618:	ffff0208 	.word	0xffff0208

0800f61c <strcpy>:
 800f61c:	4603      	mov	r3, r0
 800f61e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f622:	f803 2b01 	strb.w	r2, [r3], #1
 800f626:	2a00      	cmp	r2, #0
 800f628:	d1f9      	bne.n	800f61e <strcpy+0x2>
 800f62a:	4770      	bx	lr

0800f62c <strncmp>:
 800f62c:	b510      	push	{r4, lr}
 800f62e:	b17a      	cbz	r2, 800f650 <strncmp+0x24>
 800f630:	4603      	mov	r3, r0
 800f632:	3901      	subs	r1, #1
 800f634:	1884      	adds	r4, r0, r2
 800f636:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f63a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f63e:	4290      	cmp	r0, r2
 800f640:	d101      	bne.n	800f646 <strncmp+0x1a>
 800f642:	42a3      	cmp	r3, r4
 800f644:	d101      	bne.n	800f64a <strncmp+0x1e>
 800f646:	1a80      	subs	r0, r0, r2
 800f648:	bd10      	pop	{r4, pc}
 800f64a:	2800      	cmp	r0, #0
 800f64c:	d1f3      	bne.n	800f636 <strncmp+0xa>
 800f64e:	e7fa      	b.n	800f646 <strncmp+0x1a>
 800f650:	4610      	mov	r0, r2
 800f652:	e7f9      	b.n	800f648 <strncmp+0x1c>

0800f654 <strncpy>:
 800f654:	b510      	push	{r4, lr}
 800f656:	3901      	subs	r1, #1
 800f658:	4603      	mov	r3, r0
 800f65a:	b132      	cbz	r2, 800f66a <strncpy+0x16>
 800f65c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f660:	f803 4b01 	strb.w	r4, [r3], #1
 800f664:	3a01      	subs	r2, #1
 800f666:	2c00      	cmp	r4, #0
 800f668:	d1f7      	bne.n	800f65a <strncpy+0x6>
 800f66a:	441a      	add	r2, r3
 800f66c:	2100      	movs	r1, #0
 800f66e:	4293      	cmp	r3, r2
 800f670:	d100      	bne.n	800f674 <strncpy+0x20>
 800f672:	bd10      	pop	{r4, pc}
 800f674:	f803 1b01 	strb.w	r1, [r3], #1
 800f678:	e7f9      	b.n	800f66e <strncpy+0x1a>
	...

0800f67c <_strtol_l.constprop.0>:
 800f67c:	2b01      	cmp	r3, #1
 800f67e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f682:	d001      	beq.n	800f688 <_strtol_l.constprop.0+0xc>
 800f684:	2b24      	cmp	r3, #36	; 0x24
 800f686:	d906      	bls.n	800f696 <_strtol_l.constprop.0+0x1a>
 800f688:	f7ff fe3e 	bl	800f308 <__errno>
 800f68c:	2316      	movs	r3, #22
 800f68e:	6003      	str	r3, [r0, #0]
 800f690:	2000      	movs	r0, #0
 800f692:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f696:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800f77c <_strtol_l.constprop.0+0x100>
 800f69a:	460d      	mov	r5, r1
 800f69c:	462e      	mov	r6, r5
 800f69e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f6a2:	f814 700c 	ldrb.w	r7, [r4, ip]
 800f6a6:	f017 0708 	ands.w	r7, r7, #8
 800f6aa:	d1f7      	bne.n	800f69c <_strtol_l.constprop.0+0x20>
 800f6ac:	2c2d      	cmp	r4, #45	; 0x2d
 800f6ae:	d132      	bne.n	800f716 <_strtol_l.constprop.0+0x9a>
 800f6b0:	782c      	ldrb	r4, [r5, #0]
 800f6b2:	2701      	movs	r7, #1
 800f6b4:	1cb5      	adds	r5, r6, #2
 800f6b6:	2b00      	cmp	r3, #0
 800f6b8:	d05b      	beq.n	800f772 <_strtol_l.constprop.0+0xf6>
 800f6ba:	2b10      	cmp	r3, #16
 800f6bc:	d109      	bne.n	800f6d2 <_strtol_l.constprop.0+0x56>
 800f6be:	2c30      	cmp	r4, #48	; 0x30
 800f6c0:	d107      	bne.n	800f6d2 <_strtol_l.constprop.0+0x56>
 800f6c2:	782c      	ldrb	r4, [r5, #0]
 800f6c4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800f6c8:	2c58      	cmp	r4, #88	; 0x58
 800f6ca:	d14d      	bne.n	800f768 <_strtol_l.constprop.0+0xec>
 800f6cc:	786c      	ldrb	r4, [r5, #1]
 800f6ce:	2310      	movs	r3, #16
 800f6d0:	3502      	adds	r5, #2
 800f6d2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800f6d6:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800f6da:	f04f 0c00 	mov.w	ip, #0
 800f6de:	fbb8 f9f3 	udiv	r9, r8, r3
 800f6e2:	4666      	mov	r6, ip
 800f6e4:	fb03 8a19 	mls	sl, r3, r9, r8
 800f6e8:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800f6ec:	f1be 0f09 	cmp.w	lr, #9
 800f6f0:	d816      	bhi.n	800f720 <_strtol_l.constprop.0+0xa4>
 800f6f2:	4674      	mov	r4, lr
 800f6f4:	42a3      	cmp	r3, r4
 800f6f6:	dd24      	ble.n	800f742 <_strtol_l.constprop.0+0xc6>
 800f6f8:	f1bc 0f00 	cmp.w	ip, #0
 800f6fc:	db1e      	blt.n	800f73c <_strtol_l.constprop.0+0xc0>
 800f6fe:	45b1      	cmp	r9, r6
 800f700:	d31c      	bcc.n	800f73c <_strtol_l.constprop.0+0xc0>
 800f702:	d101      	bne.n	800f708 <_strtol_l.constprop.0+0x8c>
 800f704:	45a2      	cmp	sl, r4
 800f706:	db19      	blt.n	800f73c <_strtol_l.constprop.0+0xc0>
 800f708:	fb06 4603 	mla	r6, r6, r3, r4
 800f70c:	f04f 0c01 	mov.w	ip, #1
 800f710:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f714:	e7e8      	b.n	800f6e8 <_strtol_l.constprop.0+0x6c>
 800f716:	2c2b      	cmp	r4, #43	; 0x2b
 800f718:	bf04      	itt	eq
 800f71a:	782c      	ldrbeq	r4, [r5, #0]
 800f71c:	1cb5      	addeq	r5, r6, #2
 800f71e:	e7ca      	b.n	800f6b6 <_strtol_l.constprop.0+0x3a>
 800f720:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800f724:	f1be 0f19 	cmp.w	lr, #25
 800f728:	d801      	bhi.n	800f72e <_strtol_l.constprop.0+0xb2>
 800f72a:	3c37      	subs	r4, #55	; 0x37
 800f72c:	e7e2      	b.n	800f6f4 <_strtol_l.constprop.0+0x78>
 800f72e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800f732:	f1be 0f19 	cmp.w	lr, #25
 800f736:	d804      	bhi.n	800f742 <_strtol_l.constprop.0+0xc6>
 800f738:	3c57      	subs	r4, #87	; 0x57
 800f73a:	e7db      	b.n	800f6f4 <_strtol_l.constprop.0+0x78>
 800f73c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800f740:	e7e6      	b.n	800f710 <_strtol_l.constprop.0+0x94>
 800f742:	f1bc 0f00 	cmp.w	ip, #0
 800f746:	da05      	bge.n	800f754 <_strtol_l.constprop.0+0xd8>
 800f748:	2322      	movs	r3, #34	; 0x22
 800f74a:	6003      	str	r3, [r0, #0]
 800f74c:	4646      	mov	r6, r8
 800f74e:	b942      	cbnz	r2, 800f762 <_strtol_l.constprop.0+0xe6>
 800f750:	4630      	mov	r0, r6
 800f752:	e79e      	b.n	800f692 <_strtol_l.constprop.0+0x16>
 800f754:	b107      	cbz	r7, 800f758 <_strtol_l.constprop.0+0xdc>
 800f756:	4276      	negs	r6, r6
 800f758:	2a00      	cmp	r2, #0
 800f75a:	d0f9      	beq.n	800f750 <_strtol_l.constprop.0+0xd4>
 800f75c:	f1bc 0f00 	cmp.w	ip, #0
 800f760:	d000      	beq.n	800f764 <_strtol_l.constprop.0+0xe8>
 800f762:	1e69      	subs	r1, r5, #1
 800f764:	6011      	str	r1, [r2, #0]
 800f766:	e7f3      	b.n	800f750 <_strtol_l.constprop.0+0xd4>
 800f768:	2430      	movs	r4, #48	; 0x30
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d1b1      	bne.n	800f6d2 <_strtol_l.constprop.0+0x56>
 800f76e:	2308      	movs	r3, #8
 800f770:	e7af      	b.n	800f6d2 <_strtol_l.constprop.0+0x56>
 800f772:	2c30      	cmp	r4, #48	; 0x30
 800f774:	d0a5      	beq.n	800f6c2 <_strtol_l.constprop.0+0x46>
 800f776:	230a      	movs	r3, #10
 800f778:	e7ab      	b.n	800f6d2 <_strtol_l.constprop.0+0x56>
 800f77a:	bf00      	nop
 800f77c:	08011262 	.word	0x08011262

0800f780 <strtol>:
 800f780:	4613      	mov	r3, r2
 800f782:	460a      	mov	r2, r1
 800f784:	4601      	mov	r1, r0
 800f786:	4802      	ldr	r0, [pc, #8]	; (800f790 <strtol+0x10>)
 800f788:	6800      	ldr	r0, [r0, #0]
 800f78a:	f7ff bf77 	b.w	800f67c <_strtol_l.constprop.0>
 800f78e:	bf00      	nop
 800f790:	2000010c 	.word	0x2000010c

0800f794 <__utoa>:
 800f794:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f796:	4c1f      	ldr	r4, [pc, #124]	; (800f814 <__utoa+0x80>)
 800f798:	b08b      	sub	sp, #44	; 0x2c
 800f79a:	4605      	mov	r5, r0
 800f79c:	460b      	mov	r3, r1
 800f79e:	466e      	mov	r6, sp
 800f7a0:	f104 0c20 	add.w	ip, r4, #32
 800f7a4:	6820      	ldr	r0, [r4, #0]
 800f7a6:	6861      	ldr	r1, [r4, #4]
 800f7a8:	4637      	mov	r7, r6
 800f7aa:	c703      	stmia	r7!, {r0, r1}
 800f7ac:	3408      	adds	r4, #8
 800f7ae:	4564      	cmp	r4, ip
 800f7b0:	463e      	mov	r6, r7
 800f7b2:	d1f7      	bne.n	800f7a4 <__utoa+0x10>
 800f7b4:	7921      	ldrb	r1, [r4, #4]
 800f7b6:	7139      	strb	r1, [r7, #4]
 800f7b8:	1e91      	subs	r1, r2, #2
 800f7ba:	6820      	ldr	r0, [r4, #0]
 800f7bc:	6038      	str	r0, [r7, #0]
 800f7be:	2922      	cmp	r1, #34	; 0x22
 800f7c0:	f04f 0100 	mov.w	r1, #0
 800f7c4:	d904      	bls.n	800f7d0 <__utoa+0x3c>
 800f7c6:	7019      	strb	r1, [r3, #0]
 800f7c8:	460b      	mov	r3, r1
 800f7ca:	4618      	mov	r0, r3
 800f7cc:	b00b      	add	sp, #44	; 0x2c
 800f7ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f7d0:	1e58      	subs	r0, r3, #1
 800f7d2:	4684      	mov	ip, r0
 800f7d4:	fbb5 f7f2 	udiv	r7, r5, r2
 800f7d8:	fb02 5617 	mls	r6, r2, r7, r5
 800f7dc:	3628      	adds	r6, #40	; 0x28
 800f7de:	446e      	add	r6, sp
 800f7e0:	460c      	mov	r4, r1
 800f7e2:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800f7e6:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800f7ea:	462e      	mov	r6, r5
 800f7ec:	42b2      	cmp	r2, r6
 800f7ee:	f101 0101 	add.w	r1, r1, #1
 800f7f2:	463d      	mov	r5, r7
 800f7f4:	d9ee      	bls.n	800f7d4 <__utoa+0x40>
 800f7f6:	2200      	movs	r2, #0
 800f7f8:	545a      	strb	r2, [r3, r1]
 800f7fa:	1919      	adds	r1, r3, r4
 800f7fc:	1aa5      	subs	r5, r4, r2
 800f7fe:	42aa      	cmp	r2, r5
 800f800:	dae3      	bge.n	800f7ca <__utoa+0x36>
 800f802:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800f806:	780e      	ldrb	r6, [r1, #0]
 800f808:	7006      	strb	r6, [r0, #0]
 800f80a:	3201      	adds	r2, #1
 800f80c:	f801 5901 	strb.w	r5, [r1], #-1
 800f810:	e7f4      	b.n	800f7fc <__utoa+0x68>
 800f812:	bf00      	nop
 800f814:	0801123c 	.word	0x0801123c

0800f818 <__malloc_lock>:
 800f818:	4801      	ldr	r0, [pc, #4]	; (800f820 <__malloc_lock+0x8>)
 800f81a:	f7ff bdb9 	b.w	800f390 <__retarget_lock_acquire_recursive>
 800f81e:	bf00      	nop
 800f820:	2000bb34 	.word	0x2000bb34

0800f824 <__malloc_unlock>:
 800f824:	4801      	ldr	r0, [pc, #4]	; (800f82c <__malloc_unlock+0x8>)
 800f826:	f7ff bdb4 	b.w	800f392 <__retarget_lock_release_recursive>
 800f82a:	bf00      	nop
 800f82c:	2000bb34 	.word	0x2000bb34

0800f830 <_free_r>:
 800f830:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f832:	2900      	cmp	r1, #0
 800f834:	d044      	beq.n	800f8c0 <_free_r+0x90>
 800f836:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f83a:	9001      	str	r0, [sp, #4]
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	f1a1 0404 	sub.w	r4, r1, #4
 800f842:	bfb8      	it	lt
 800f844:	18e4      	addlt	r4, r4, r3
 800f846:	f7ff ffe7 	bl	800f818 <__malloc_lock>
 800f84a:	4a1e      	ldr	r2, [pc, #120]	; (800f8c4 <_free_r+0x94>)
 800f84c:	9801      	ldr	r0, [sp, #4]
 800f84e:	6813      	ldr	r3, [r2, #0]
 800f850:	b933      	cbnz	r3, 800f860 <_free_r+0x30>
 800f852:	6063      	str	r3, [r4, #4]
 800f854:	6014      	str	r4, [r2, #0]
 800f856:	b003      	add	sp, #12
 800f858:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f85c:	f7ff bfe2 	b.w	800f824 <__malloc_unlock>
 800f860:	42a3      	cmp	r3, r4
 800f862:	d908      	bls.n	800f876 <_free_r+0x46>
 800f864:	6825      	ldr	r5, [r4, #0]
 800f866:	1961      	adds	r1, r4, r5
 800f868:	428b      	cmp	r3, r1
 800f86a:	bf01      	itttt	eq
 800f86c:	6819      	ldreq	r1, [r3, #0]
 800f86e:	685b      	ldreq	r3, [r3, #4]
 800f870:	1949      	addeq	r1, r1, r5
 800f872:	6021      	streq	r1, [r4, #0]
 800f874:	e7ed      	b.n	800f852 <_free_r+0x22>
 800f876:	461a      	mov	r2, r3
 800f878:	685b      	ldr	r3, [r3, #4]
 800f87a:	b10b      	cbz	r3, 800f880 <_free_r+0x50>
 800f87c:	42a3      	cmp	r3, r4
 800f87e:	d9fa      	bls.n	800f876 <_free_r+0x46>
 800f880:	6811      	ldr	r1, [r2, #0]
 800f882:	1855      	adds	r5, r2, r1
 800f884:	42a5      	cmp	r5, r4
 800f886:	d10b      	bne.n	800f8a0 <_free_r+0x70>
 800f888:	6824      	ldr	r4, [r4, #0]
 800f88a:	4421      	add	r1, r4
 800f88c:	1854      	adds	r4, r2, r1
 800f88e:	42a3      	cmp	r3, r4
 800f890:	6011      	str	r1, [r2, #0]
 800f892:	d1e0      	bne.n	800f856 <_free_r+0x26>
 800f894:	681c      	ldr	r4, [r3, #0]
 800f896:	685b      	ldr	r3, [r3, #4]
 800f898:	6053      	str	r3, [r2, #4]
 800f89a:	4421      	add	r1, r4
 800f89c:	6011      	str	r1, [r2, #0]
 800f89e:	e7da      	b.n	800f856 <_free_r+0x26>
 800f8a0:	d902      	bls.n	800f8a8 <_free_r+0x78>
 800f8a2:	230c      	movs	r3, #12
 800f8a4:	6003      	str	r3, [r0, #0]
 800f8a6:	e7d6      	b.n	800f856 <_free_r+0x26>
 800f8a8:	6825      	ldr	r5, [r4, #0]
 800f8aa:	1961      	adds	r1, r4, r5
 800f8ac:	428b      	cmp	r3, r1
 800f8ae:	bf04      	itt	eq
 800f8b0:	6819      	ldreq	r1, [r3, #0]
 800f8b2:	685b      	ldreq	r3, [r3, #4]
 800f8b4:	6063      	str	r3, [r4, #4]
 800f8b6:	bf04      	itt	eq
 800f8b8:	1949      	addeq	r1, r1, r5
 800f8ba:	6021      	streq	r1, [r4, #0]
 800f8bc:	6054      	str	r4, [r2, #4]
 800f8be:	e7ca      	b.n	800f856 <_free_r+0x26>
 800f8c0:	b003      	add	sp, #12
 800f8c2:	bd30      	pop	{r4, r5, pc}
 800f8c4:	2000bb38 	.word	0x2000bb38

0800f8c8 <__ssputs_r>:
 800f8c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f8cc:	688e      	ldr	r6, [r1, #8]
 800f8ce:	429e      	cmp	r6, r3
 800f8d0:	4682      	mov	sl, r0
 800f8d2:	460c      	mov	r4, r1
 800f8d4:	4690      	mov	r8, r2
 800f8d6:	461f      	mov	r7, r3
 800f8d8:	d838      	bhi.n	800f94c <__ssputs_r+0x84>
 800f8da:	898a      	ldrh	r2, [r1, #12]
 800f8dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f8e0:	d032      	beq.n	800f948 <__ssputs_r+0x80>
 800f8e2:	6825      	ldr	r5, [r4, #0]
 800f8e4:	6909      	ldr	r1, [r1, #16]
 800f8e6:	eba5 0901 	sub.w	r9, r5, r1
 800f8ea:	6965      	ldr	r5, [r4, #20]
 800f8ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f8f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f8f4:	3301      	adds	r3, #1
 800f8f6:	444b      	add	r3, r9
 800f8f8:	106d      	asrs	r5, r5, #1
 800f8fa:	429d      	cmp	r5, r3
 800f8fc:	bf38      	it	cc
 800f8fe:	461d      	movcc	r5, r3
 800f900:	0553      	lsls	r3, r2, #21
 800f902:	d531      	bpl.n	800f968 <__ssputs_r+0xa0>
 800f904:	4629      	mov	r1, r5
 800f906:	f7ff fd7b 	bl	800f400 <_malloc_r>
 800f90a:	4606      	mov	r6, r0
 800f90c:	b950      	cbnz	r0, 800f924 <__ssputs_r+0x5c>
 800f90e:	230c      	movs	r3, #12
 800f910:	f8ca 3000 	str.w	r3, [sl]
 800f914:	89a3      	ldrh	r3, [r4, #12]
 800f916:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f91a:	81a3      	strh	r3, [r4, #12]
 800f91c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f920:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f924:	6921      	ldr	r1, [r4, #16]
 800f926:	464a      	mov	r2, r9
 800f928:	f7ff fd34 	bl	800f394 <memcpy>
 800f92c:	89a3      	ldrh	r3, [r4, #12]
 800f92e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f932:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f936:	81a3      	strh	r3, [r4, #12]
 800f938:	6126      	str	r6, [r4, #16]
 800f93a:	6165      	str	r5, [r4, #20]
 800f93c:	444e      	add	r6, r9
 800f93e:	eba5 0509 	sub.w	r5, r5, r9
 800f942:	6026      	str	r6, [r4, #0]
 800f944:	60a5      	str	r5, [r4, #8]
 800f946:	463e      	mov	r6, r7
 800f948:	42be      	cmp	r6, r7
 800f94a:	d900      	bls.n	800f94e <__ssputs_r+0x86>
 800f94c:	463e      	mov	r6, r7
 800f94e:	6820      	ldr	r0, [r4, #0]
 800f950:	4632      	mov	r2, r6
 800f952:	4641      	mov	r1, r8
 800f954:	f000 faa8 	bl	800fea8 <memmove>
 800f958:	68a3      	ldr	r3, [r4, #8]
 800f95a:	1b9b      	subs	r3, r3, r6
 800f95c:	60a3      	str	r3, [r4, #8]
 800f95e:	6823      	ldr	r3, [r4, #0]
 800f960:	4433      	add	r3, r6
 800f962:	6023      	str	r3, [r4, #0]
 800f964:	2000      	movs	r0, #0
 800f966:	e7db      	b.n	800f920 <__ssputs_r+0x58>
 800f968:	462a      	mov	r2, r5
 800f96a:	f000 fab7 	bl	800fedc <_realloc_r>
 800f96e:	4606      	mov	r6, r0
 800f970:	2800      	cmp	r0, #0
 800f972:	d1e1      	bne.n	800f938 <__ssputs_r+0x70>
 800f974:	6921      	ldr	r1, [r4, #16]
 800f976:	4650      	mov	r0, sl
 800f978:	f7ff ff5a 	bl	800f830 <_free_r>
 800f97c:	e7c7      	b.n	800f90e <__ssputs_r+0x46>
	...

0800f980 <_svfiprintf_r>:
 800f980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f984:	4698      	mov	r8, r3
 800f986:	898b      	ldrh	r3, [r1, #12]
 800f988:	061b      	lsls	r3, r3, #24
 800f98a:	b09d      	sub	sp, #116	; 0x74
 800f98c:	4607      	mov	r7, r0
 800f98e:	460d      	mov	r5, r1
 800f990:	4614      	mov	r4, r2
 800f992:	d50e      	bpl.n	800f9b2 <_svfiprintf_r+0x32>
 800f994:	690b      	ldr	r3, [r1, #16]
 800f996:	b963      	cbnz	r3, 800f9b2 <_svfiprintf_r+0x32>
 800f998:	2140      	movs	r1, #64	; 0x40
 800f99a:	f7ff fd31 	bl	800f400 <_malloc_r>
 800f99e:	6028      	str	r0, [r5, #0]
 800f9a0:	6128      	str	r0, [r5, #16]
 800f9a2:	b920      	cbnz	r0, 800f9ae <_svfiprintf_r+0x2e>
 800f9a4:	230c      	movs	r3, #12
 800f9a6:	603b      	str	r3, [r7, #0]
 800f9a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f9ac:	e0d1      	b.n	800fb52 <_svfiprintf_r+0x1d2>
 800f9ae:	2340      	movs	r3, #64	; 0x40
 800f9b0:	616b      	str	r3, [r5, #20]
 800f9b2:	2300      	movs	r3, #0
 800f9b4:	9309      	str	r3, [sp, #36]	; 0x24
 800f9b6:	2320      	movs	r3, #32
 800f9b8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f9bc:	f8cd 800c 	str.w	r8, [sp, #12]
 800f9c0:	2330      	movs	r3, #48	; 0x30
 800f9c2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800fb6c <_svfiprintf_r+0x1ec>
 800f9c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f9ca:	f04f 0901 	mov.w	r9, #1
 800f9ce:	4623      	mov	r3, r4
 800f9d0:	469a      	mov	sl, r3
 800f9d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f9d6:	b10a      	cbz	r2, 800f9dc <_svfiprintf_r+0x5c>
 800f9d8:	2a25      	cmp	r2, #37	; 0x25
 800f9da:	d1f9      	bne.n	800f9d0 <_svfiprintf_r+0x50>
 800f9dc:	ebba 0b04 	subs.w	fp, sl, r4
 800f9e0:	d00b      	beq.n	800f9fa <_svfiprintf_r+0x7a>
 800f9e2:	465b      	mov	r3, fp
 800f9e4:	4622      	mov	r2, r4
 800f9e6:	4629      	mov	r1, r5
 800f9e8:	4638      	mov	r0, r7
 800f9ea:	f7ff ff6d 	bl	800f8c8 <__ssputs_r>
 800f9ee:	3001      	adds	r0, #1
 800f9f0:	f000 80aa 	beq.w	800fb48 <_svfiprintf_r+0x1c8>
 800f9f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f9f6:	445a      	add	r2, fp
 800f9f8:	9209      	str	r2, [sp, #36]	; 0x24
 800f9fa:	f89a 3000 	ldrb.w	r3, [sl]
 800f9fe:	2b00      	cmp	r3, #0
 800fa00:	f000 80a2 	beq.w	800fb48 <_svfiprintf_r+0x1c8>
 800fa04:	2300      	movs	r3, #0
 800fa06:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fa0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fa0e:	f10a 0a01 	add.w	sl, sl, #1
 800fa12:	9304      	str	r3, [sp, #16]
 800fa14:	9307      	str	r3, [sp, #28]
 800fa16:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fa1a:	931a      	str	r3, [sp, #104]	; 0x68
 800fa1c:	4654      	mov	r4, sl
 800fa1e:	2205      	movs	r2, #5
 800fa20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa24:	4851      	ldr	r0, [pc, #324]	; (800fb6c <_svfiprintf_r+0x1ec>)
 800fa26:	f7f0 fc43 	bl	80002b0 <memchr>
 800fa2a:	9a04      	ldr	r2, [sp, #16]
 800fa2c:	b9d8      	cbnz	r0, 800fa66 <_svfiprintf_r+0xe6>
 800fa2e:	06d0      	lsls	r0, r2, #27
 800fa30:	bf44      	itt	mi
 800fa32:	2320      	movmi	r3, #32
 800fa34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fa38:	0711      	lsls	r1, r2, #28
 800fa3a:	bf44      	itt	mi
 800fa3c:	232b      	movmi	r3, #43	; 0x2b
 800fa3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fa42:	f89a 3000 	ldrb.w	r3, [sl]
 800fa46:	2b2a      	cmp	r3, #42	; 0x2a
 800fa48:	d015      	beq.n	800fa76 <_svfiprintf_r+0xf6>
 800fa4a:	9a07      	ldr	r2, [sp, #28]
 800fa4c:	4654      	mov	r4, sl
 800fa4e:	2000      	movs	r0, #0
 800fa50:	f04f 0c0a 	mov.w	ip, #10
 800fa54:	4621      	mov	r1, r4
 800fa56:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fa5a:	3b30      	subs	r3, #48	; 0x30
 800fa5c:	2b09      	cmp	r3, #9
 800fa5e:	d94e      	bls.n	800fafe <_svfiprintf_r+0x17e>
 800fa60:	b1b0      	cbz	r0, 800fa90 <_svfiprintf_r+0x110>
 800fa62:	9207      	str	r2, [sp, #28]
 800fa64:	e014      	b.n	800fa90 <_svfiprintf_r+0x110>
 800fa66:	eba0 0308 	sub.w	r3, r0, r8
 800fa6a:	fa09 f303 	lsl.w	r3, r9, r3
 800fa6e:	4313      	orrs	r3, r2
 800fa70:	9304      	str	r3, [sp, #16]
 800fa72:	46a2      	mov	sl, r4
 800fa74:	e7d2      	b.n	800fa1c <_svfiprintf_r+0x9c>
 800fa76:	9b03      	ldr	r3, [sp, #12]
 800fa78:	1d19      	adds	r1, r3, #4
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	9103      	str	r1, [sp, #12]
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	bfbb      	ittet	lt
 800fa82:	425b      	neglt	r3, r3
 800fa84:	f042 0202 	orrlt.w	r2, r2, #2
 800fa88:	9307      	strge	r3, [sp, #28]
 800fa8a:	9307      	strlt	r3, [sp, #28]
 800fa8c:	bfb8      	it	lt
 800fa8e:	9204      	strlt	r2, [sp, #16]
 800fa90:	7823      	ldrb	r3, [r4, #0]
 800fa92:	2b2e      	cmp	r3, #46	; 0x2e
 800fa94:	d10c      	bne.n	800fab0 <_svfiprintf_r+0x130>
 800fa96:	7863      	ldrb	r3, [r4, #1]
 800fa98:	2b2a      	cmp	r3, #42	; 0x2a
 800fa9a:	d135      	bne.n	800fb08 <_svfiprintf_r+0x188>
 800fa9c:	9b03      	ldr	r3, [sp, #12]
 800fa9e:	1d1a      	adds	r2, r3, #4
 800faa0:	681b      	ldr	r3, [r3, #0]
 800faa2:	9203      	str	r2, [sp, #12]
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	bfb8      	it	lt
 800faa8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800faac:	3402      	adds	r4, #2
 800faae:	9305      	str	r3, [sp, #20]
 800fab0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800fb7c <_svfiprintf_r+0x1fc>
 800fab4:	7821      	ldrb	r1, [r4, #0]
 800fab6:	2203      	movs	r2, #3
 800fab8:	4650      	mov	r0, sl
 800faba:	f7f0 fbf9 	bl	80002b0 <memchr>
 800fabe:	b140      	cbz	r0, 800fad2 <_svfiprintf_r+0x152>
 800fac0:	2340      	movs	r3, #64	; 0x40
 800fac2:	eba0 000a 	sub.w	r0, r0, sl
 800fac6:	fa03 f000 	lsl.w	r0, r3, r0
 800faca:	9b04      	ldr	r3, [sp, #16]
 800facc:	4303      	orrs	r3, r0
 800face:	3401      	adds	r4, #1
 800fad0:	9304      	str	r3, [sp, #16]
 800fad2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fad6:	4826      	ldr	r0, [pc, #152]	; (800fb70 <_svfiprintf_r+0x1f0>)
 800fad8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fadc:	2206      	movs	r2, #6
 800fade:	f7f0 fbe7 	bl	80002b0 <memchr>
 800fae2:	2800      	cmp	r0, #0
 800fae4:	d038      	beq.n	800fb58 <_svfiprintf_r+0x1d8>
 800fae6:	4b23      	ldr	r3, [pc, #140]	; (800fb74 <_svfiprintf_r+0x1f4>)
 800fae8:	bb1b      	cbnz	r3, 800fb32 <_svfiprintf_r+0x1b2>
 800faea:	9b03      	ldr	r3, [sp, #12]
 800faec:	3307      	adds	r3, #7
 800faee:	f023 0307 	bic.w	r3, r3, #7
 800faf2:	3308      	adds	r3, #8
 800faf4:	9303      	str	r3, [sp, #12]
 800faf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800faf8:	4433      	add	r3, r6
 800fafa:	9309      	str	r3, [sp, #36]	; 0x24
 800fafc:	e767      	b.n	800f9ce <_svfiprintf_r+0x4e>
 800fafe:	fb0c 3202 	mla	r2, ip, r2, r3
 800fb02:	460c      	mov	r4, r1
 800fb04:	2001      	movs	r0, #1
 800fb06:	e7a5      	b.n	800fa54 <_svfiprintf_r+0xd4>
 800fb08:	2300      	movs	r3, #0
 800fb0a:	3401      	adds	r4, #1
 800fb0c:	9305      	str	r3, [sp, #20]
 800fb0e:	4619      	mov	r1, r3
 800fb10:	f04f 0c0a 	mov.w	ip, #10
 800fb14:	4620      	mov	r0, r4
 800fb16:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fb1a:	3a30      	subs	r2, #48	; 0x30
 800fb1c:	2a09      	cmp	r2, #9
 800fb1e:	d903      	bls.n	800fb28 <_svfiprintf_r+0x1a8>
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	d0c5      	beq.n	800fab0 <_svfiprintf_r+0x130>
 800fb24:	9105      	str	r1, [sp, #20]
 800fb26:	e7c3      	b.n	800fab0 <_svfiprintf_r+0x130>
 800fb28:	fb0c 2101 	mla	r1, ip, r1, r2
 800fb2c:	4604      	mov	r4, r0
 800fb2e:	2301      	movs	r3, #1
 800fb30:	e7f0      	b.n	800fb14 <_svfiprintf_r+0x194>
 800fb32:	ab03      	add	r3, sp, #12
 800fb34:	9300      	str	r3, [sp, #0]
 800fb36:	462a      	mov	r2, r5
 800fb38:	4b0f      	ldr	r3, [pc, #60]	; (800fb78 <_svfiprintf_r+0x1f8>)
 800fb3a:	a904      	add	r1, sp, #16
 800fb3c:	4638      	mov	r0, r7
 800fb3e:	f3af 8000 	nop.w
 800fb42:	1c42      	adds	r2, r0, #1
 800fb44:	4606      	mov	r6, r0
 800fb46:	d1d6      	bne.n	800faf6 <_svfiprintf_r+0x176>
 800fb48:	89ab      	ldrh	r3, [r5, #12]
 800fb4a:	065b      	lsls	r3, r3, #25
 800fb4c:	f53f af2c 	bmi.w	800f9a8 <_svfiprintf_r+0x28>
 800fb50:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fb52:	b01d      	add	sp, #116	; 0x74
 800fb54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb58:	ab03      	add	r3, sp, #12
 800fb5a:	9300      	str	r3, [sp, #0]
 800fb5c:	462a      	mov	r2, r5
 800fb5e:	4b06      	ldr	r3, [pc, #24]	; (800fb78 <_svfiprintf_r+0x1f8>)
 800fb60:	a904      	add	r1, sp, #16
 800fb62:	4638      	mov	r0, r7
 800fb64:	f000 f87a 	bl	800fc5c <_printf_i>
 800fb68:	e7eb      	b.n	800fb42 <_svfiprintf_r+0x1c2>
 800fb6a:	bf00      	nop
 800fb6c:	08011362 	.word	0x08011362
 800fb70:	0801136c 	.word	0x0801136c
 800fb74:	00000000 	.word	0x00000000
 800fb78:	0800f8c9 	.word	0x0800f8c9
 800fb7c:	08011368 	.word	0x08011368

0800fb80 <_printf_common>:
 800fb80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fb84:	4616      	mov	r6, r2
 800fb86:	4699      	mov	r9, r3
 800fb88:	688a      	ldr	r2, [r1, #8]
 800fb8a:	690b      	ldr	r3, [r1, #16]
 800fb8c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800fb90:	4293      	cmp	r3, r2
 800fb92:	bfb8      	it	lt
 800fb94:	4613      	movlt	r3, r2
 800fb96:	6033      	str	r3, [r6, #0]
 800fb98:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800fb9c:	4607      	mov	r7, r0
 800fb9e:	460c      	mov	r4, r1
 800fba0:	b10a      	cbz	r2, 800fba6 <_printf_common+0x26>
 800fba2:	3301      	adds	r3, #1
 800fba4:	6033      	str	r3, [r6, #0]
 800fba6:	6823      	ldr	r3, [r4, #0]
 800fba8:	0699      	lsls	r1, r3, #26
 800fbaa:	bf42      	ittt	mi
 800fbac:	6833      	ldrmi	r3, [r6, #0]
 800fbae:	3302      	addmi	r3, #2
 800fbb0:	6033      	strmi	r3, [r6, #0]
 800fbb2:	6825      	ldr	r5, [r4, #0]
 800fbb4:	f015 0506 	ands.w	r5, r5, #6
 800fbb8:	d106      	bne.n	800fbc8 <_printf_common+0x48>
 800fbba:	f104 0a19 	add.w	sl, r4, #25
 800fbbe:	68e3      	ldr	r3, [r4, #12]
 800fbc0:	6832      	ldr	r2, [r6, #0]
 800fbc2:	1a9b      	subs	r3, r3, r2
 800fbc4:	42ab      	cmp	r3, r5
 800fbc6:	dc26      	bgt.n	800fc16 <_printf_common+0x96>
 800fbc8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800fbcc:	1e13      	subs	r3, r2, #0
 800fbce:	6822      	ldr	r2, [r4, #0]
 800fbd0:	bf18      	it	ne
 800fbd2:	2301      	movne	r3, #1
 800fbd4:	0692      	lsls	r2, r2, #26
 800fbd6:	d42b      	bmi.n	800fc30 <_printf_common+0xb0>
 800fbd8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800fbdc:	4649      	mov	r1, r9
 800fbde:	4638      	mov	r0, r7
 800fbe0:	47c0      	blx	r8
 800fbe2:	3001      	adds	r0, #1
 800fbe4:	d01e      	beq.n	800fc24 <_printf_common+0xa4>
 800fbe6:	6823      	ldr	r3, [r4, #0]
 800fbe8:	68e5      	ldr	r5, [r4, #12]
 800fbea:	6832      	ldr	r2, [r6, #0]
 800fbec:	f003 0306 	and.w	r3, r3, #6
 800fbf0:	2b04      	cmp	r3, #4
 800fbf2:	bf08      	it	eq
 800fbf4:	1aad      	subeq	r5, r5, r2
 800fbf6:	68a3      	ldr	r3, [r4, #8]
 800fbf8:	6922      	ldr	r2, [r4, #16]
 800fbfa:	bf0c      	ite	eq
 800fbfc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fc00:	2500      	movne	r5, #0
 800fc02:	4293      	cmp	r3, r2
 800fc04:	bfc4      	itt	gt
 800fc06:	1a9b      	subgt	r3, r3, r2
 800fc08:	18ed      	addgt	r5, r5, r3
 800fc0a:	2600      	movs	r6, #0
 800fc0c:	341a      	adds	r4, #26
 800fc0e:	42b5      	cmp	r5, r6
 800fc10:	d11a      	bne.n	800fc48 <_printf_common+0xc8>
 800fc12:	2000      	movs	r0, #0
 800fc14:	e008      	b.n	800fc28 <_printf_common+0xa8>
 800fc16:	2301      	movs	r3, #1
 800fc18:	4652      	mov	r2, sl
 800fc1a:	4649      	mov	r1, r9
 800fc1c:	4638      	mov	r0, r7
 800fc1e:	47c0      	blx	r8
 800fc20:	3001      	adds	r0, #1
 800fc22:	d103      	bne.n	800fc2c <_printf_common+0xac>
 800fc24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fc28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc2c:	3501      	adds	r5, #1
 800fc2e:	e7c6      	b.n	800fbbe <_printf_common+0x3e>
 800fc30:	18e1      	adds	r1, r4, r3
 800fc32:	1c5a      	adds	r2, r3, #1
 800fc34:	2030      	movs	r0, #48	; 0x30
 800fc36:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800fc3a:	4422      	add	r2, r4
 800fc3c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800fc40:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800fc44:	3302      	adds	r3, #2
 800fc46:	e7c7      	b.n	800fbd8 <_printf_common+0x58>
 800fc48:	2301      	movs	r3, #1
 800fc4a:	4622      	mov	r2, r4
 800fc4c:	4649      	mov	r1, r9
 800fc4e:	4638      	mov	r0, r7
 800fc50:	47c0      	blx	r8
 800fc52:	3001      	adds	r0, #1
 800fc54:	d0e6      	beq.n	800fc24 <_printf_common+0xa4>
 800fc56:	3601      	adds	r6, #1
 800fc58:	e7d9      	b.n	800fc0e <_printf_common+0x8e>
	...

0800fc5c <_printf_i>:
 800fc5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fc60:	7e0f      	ldrb	r7, [r1, #24]
 800fc62:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800fc64:	2f78      	cmp	r7, #120	; 0x78
 800fc66:	4691      	mov	r9, r2
 800fc68:	4680      	mov	r8, r0
 800fc6a:	460c      	mov	r4, r1
 800fc6c:	469a      	mov	sl, r3
 800fc6e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800fc72:	d807      	bhi.n	800fc84 <_printf_i+0x28>
 800fc74:	2f62      	cmp	r7, #98	; 0x62
 800fc76:	d80a      	bhi.n	800fc8e <_printf_i+0x32>
 800fc78:	2f00      	cmp	r7, #0
 800fc7a:	f000 80d8 	beq.w	800fe2e <_printf_i+0x1d2>
 800fc7e:	2f58      	cmp	r7, #88	; 0x58
 800fc80:	f000 80a3 	beq.w	800fdca <_printf_i+0x16e>
 800fc84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fc88:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800fc8c:	e03a      	b.n	800fd04 <_printf_i+0xa8>
 800fc8e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800fc92:	2b15      	cmp	r3, #21
 800fc94:	d8f6      	bhi.n	800fc84 <_printf_i+0x28>
 800fc96:	a101      	add	r1, pc, #4	; (adr r1, 800fc9c <_printf_i+0x40>)
 800fc98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fc9c:	0800fcf5 	.word	0x0800fcf5
 800fca0:	0800fd09 	.word	0x0800fd09
 800fca4:	0800fc85 	.word	0x0800fc85
 800fca8:	0800fc85 	.word	0x0800fc85
 800fcac:	0800fc85 	.word	0x0800fc85
 800fcb0:	0800fc85 	.word	0x0800fc85
 800fcb4:	0800fd09 	.word	0x0800fd09
 800fcb8:	0800fc85 	.word	0x0800fc85
 800fcbc:	0800fc85 	.word	0x0800fc85
 800fcc0:	0800fc85 	.word	0x0800fc85
 800fcc4:	0800fc85 	.word	0x0800fc85
 800fcc8:	0800fe15 	.word	0x0800fe15
 800fccc:	0800fd39 	.word	0x0800fd39
 800fcd0:	0800fdf7 	.word	0x0800fdf7
 800fcd4:	0800fc85 	.word	0x0800fc85
 800fcd8:	0800fc85 	.word	0x0800fc85
 800fcdc:	0800fe37 	.word	0x0800fe37
 800fce0:	0800fc85 	.word	0x0800fc85
 800fce4:	0800fd39 	.word	0x0800fd39
 800fce8:	0800fc85 	.word	0x0800fc85
 800fcec:	0800fc85 	.word	0x0800fc85
 800fcf0:	0800fdff 	.word	0x0800fdff
 800fcf4:	682b      	ldr	r3, [r5, #0]
 800fcf6:	1d1a      	adds	r2, r3, #4
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	602a      	str	r2, [r5, #0]
 800fcfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fd00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fd04:	2301      	movs	r3, #1
 800fd06:	e0a3      	b.n	800fe50 <_printf_i+0x1f4>
 800fd08:	6820      	ldr	r0, [r4, #0]
 800fd0a:	6829      	ldr	r1, [r5, #0]
 800fd0c:	0606      	lsls	r6, r0, #24
 800fd0e:	f101 0304 	add.w	r3, r1, #4
 800fd12:	d50a      	bpl.n	800fd2a <_printf_i+0xce>
 800fd14:	680e      	ldr	r6, [r1, #0]
 800fd16:	602b      	str	r3, [r5, #0]
 800fd18:	2e00      	cmp	r6, #0
 800fd1a:	da03      	bge.n	800fd24 <_printf_i+0xc8>
 800fd1c:	232d      	movs	r3, #45	; 0x2d
 800fd1e:	4276      	negs	r6, r6
 800fd20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fd24:	485e      	ldr	r0, [pc, #376]	; (800fea0 <_printf_i+0x244>)
 800fd26:	230a      	movs	r3, #10
 800fd28:	e019      	b.n	800fd5e <_printf_i+0x102>
 800fd2a:	680e      	ldr	r6, [r1, #0]
 800fd2c:	602b      	str	r3, [r5, #0]
 800fd2e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800fd32:	bf18      	it	ne
 800fd34:	b236      	sxthne	r6, r6
 800fd36:	e7ef      	b.n	800fd18 <_printf_i+0xbc>
 800fd38:	682b      	ldr	r3, [r5, #0]
 800fd3a:	6820      	ldr	r0, [r4, #0]
 800fd3c:	1d19      	adds	r1, r3, #4
 800fd3e:	6029      	str	r1, [r5, #0]
 800fd40:	0601      	lsls	r1, r0, #24
 800fd42:	d501      	bpl.n	800fd48 <_printf_i+0xec>
 800fd44:	681e      	ldr	r6, [r3, #0]
 800fd46:	e002      	b.n	800fd4e <_printf_i+0xf2>
 800fd48:	0646      	lsls	r6, r0, #25
 800fd4a:	d5fb      	bpl.n	800fd44 <_printf_i+0xe8>
 800fd4c:	881e      	ldrh	r6, [r3, #0]
 800fd4e:	4854      	ldr	r0, [pc, #336]	; (800fea0 <_printf_i+0x244>)
 800fd50:	2f6f      	cmp	r7, #111	; 0x6f
 800fd52:	bf0c      	ite	eq
 800fd54:	2308      	moveq	r3, #8
 800fd56:	230a      	movne	r3, #10
 800fd58:	2100      	movs	r1, #0
 800fd5a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800fd5e:	6865      	ldr	r5, [r4, #4]
 800fd60:	60a5      	str	r5, [r4, #8]
 800fd62:	2d00      	cmp	r5, #0
 800fd64:	bfa2      	ittt	ge
 800fd66:	6821      	ldrge	r1, [r4, #0]
 800fd68:	f021 0104 	bicge.w	r1, r1, #4
 800fd6c:	6021      	strge	r1, [r4, #0]
 800fd6e:	b90e      	cbnz	r6, 800fd74 <_printf_i+0x118>
 800fd70:	2d00      	cmp	r5, #0
 800fd72:	d04d      	beq.n	800fe10 <_printf_i+0x1b4>
 800fd74:	4615      	mov	r5, r2
 800fd76:	fbb6 f1f3 	udiv	r1, r6, r3
 800fd7a:	fb03 6711 	mls	r7, r3, r1, r6
 800fd7e:	5dc7      	ldrb	r7, [r0, r7]
 800fd80:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800fd84:	4637      	mov	r7, r6
 800fd86:	42bb      	cmp	r3, r7
 800fd88:	460e      	mov	r6, r1
 800fd8a:	d9f4      	bls.n	800fd76 <_printf_i+0x11a>
 800fd8c:	2b08      	cmp	r3, #8
 800fd8e:	d10b      	bne.n	800fda8 <_printf_i+0x14c>
 800fd90:	6823      	ldr	r3, [r4, #0]
 800fd92:	07de      	lsls	r6, r3, #31
 800fd94:	d508      	bpl.n	800fda8 <_printf_i+0x14c>
 800fd96:	6923      	ldr	r3, [r4, #16]
 800fd98:	6861      	ldr	r1, [r4, #4]
 800fd9a:	4299      	cmp	r1, r3
 800fd9c:	bfde      	ittt	le
 800fd9e:	2330      	movle	r3, #48	; 0x30
 800fda0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800fda4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800fda8:	1b52      	subs	r2, r2, r5
 800fdaa:	6122      	str	r2, [r4, #16]
 800fdac:	f8cd a000 	str.w	sl, [sp]
 800fdb0:	464b      	mov	r3, r9
 800fdb2:	aa03      	add	r2, sp, #12
 800fdb4:	4621      	mov	r1, r4
 800fdb6:	4640      	mov	r0, r8
 800fdb8:	f7ff fee2 	bl	800fb80 <_printf_common>
 800fdbc:	3001      	adds	r0, #1
 800fdbe:	d14c      	bne.n	800fe5a <_printf_i+0x1fe>
 800fdc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fdc4:	b004      	add	sp, #16
 800fdc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fdca:	4835      	ldr	r0, [pc, #212]	; (800fea0 <_printf_i+0x244>)
 800fdcc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800fdd0:	6829      	ldr	r1, [r5, #0]
 800fdd2:	6823      	ldr	r3, [r4, #0]
 800fdd4:	f851 6b04 	ldr.w	r6, [r1], #4
 800fdd8:	6029      	str	r1, [r5, #0]
 800fdda:	061d      	lsls	r5, r3, #24
 800fddc:	d514      	bpl.n	800fe08 <_printf_i+0x1ac>
 800fdde:	07df      	lsls	r7, r3, #31
 800fde0:	bf44      	itt	mi
 800fde2:	f043 0320 	orrmi.w	r3, r3, #32
 800fde6:	6023      	strmi	r3, [r4, #0]
 800fde8:	b91e      	cbnz	r6, 800fdf2 <_printf_i+0x196>
 800fdea:	6823      	ldr	r3, [r4, #0]
 800fdec:	f023 0320 	bic.w	r3, r3, #32
 800fdf0:	6023      	str	r3, [r4, #0]
 800fdf2:	2310      	movs	r3, #16
 800fdf4:	e7b0      	b.n	800fd58 <_printf_i+0xfc>
 800fdf6:	6823      	ldr	r3, [r4, #0]
 800fdf8:	f043 0320 	orr.w	r3, r3, #32
 800fdfc:	6023      	str	r3, [r4, #0]
 800fdfe:	2378      	movs	r3, #120	; 0x78
 800fe00:	4828      	ldr	r0, [pc, #160]	; (800fea4 <_printf_i+0x248>)
 800fe02:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800fe06:	e7e3      	b.n	800fdd0 <_printf_i+0x174>
 800fe08:	0659      	lsls	r1, r3, #25
 800fe0a:	bf48      	it	mi
 800fe0c:	b2b6      	uxthmi	r6, r6
 800fe0e:	e7e6      	b.n	800fdde <_printf_i+0x182>
 800fe10:	4615      	mov	r5, r2
 800fe12:	e7bb      	b.n	800fd8c <_printf_i+0x130>
 800fe14:	682b      	ldr	r3, [r5, #0]
 800fe16:	6826      	ldr	r6, [r4, #0]
 800fe18:	6961      	ldr	r1, [r4, #20]
 800fe1a:	1d18      	adds	r0, r3, #4
 800fe1c:	6028      	str	r0, [r5, #0]
 800fe1e:	0635      	lsls	r5, r6, #24
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	d501      	bpl.n	800fe28 <_printf_i+0x1cc>
 800fe24:	6019      	str	r1, [r3, #0]
 800fe26:	e002      	b.n	800fe2e <_printf_i+0x1d2>
 800fe28:	0670      	lsls	r0, r6, #25
 800fe2a:	d5fb      	bpl.n	800fe24 <_printf_i+0x1c8>
 800fe2c:	8019      	strh	r1, [r3, #0]
 800fe2e:	2300      	movs	r3, #0
 800fe30:	6123      	str	r3, [r4, #16]
 800fe32:	4615      	mov	r5, r2
 800fe34:	e7ba      	b.n	800fdac <_printf_i+0x150>
 800fe36:	682b      	ldr	r3, [r5, #0]
 800fe38:	1d1a      	adds	r2, r3, #4
 800fe3a:	602a      	str	r2, [r5, #0]
 800fe3c:	681d      	ldr	r5, [r3, #0]
 800fe3e:	6862      	ldr	r2, [r4, #4]
 800fe40:	2100      	movs	r1, #0
 800fe42:	4628      	mov	r0, r5
 800fe44:	f7f0 fa34 	bl	80002b0 <memchr>
 800fe48:	b108      	cbz	r0, 800fe4e <_printf_i+0x1f2>
 800fe4a:	1b40      	subs	r0, r0, r5
 800fe4c:	6060      	str	r0, [r4, #4]
 800fe4e:	6863      	ldr	r3, [r4, #4]
 800fe50:	6123      	str	r3, [r4, #16]
 800fe52:	2300      	movs	r3, #0
 800fe54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fe58:	e7a8      	b.n	800fdac <_printf_i+0x150>
 800fe5a:	6923      	ldr	r3, [r4, #16]
 800fe5c:	462a      	mov	r2, r5
 800fe5e:	4649      	mov	r1, r9
 800fe60:	4640      	mov	r0, r8
 800fe62:	47d0      	blx	sl
 800fe64:	3001      	adds	r0, #1
 800fe66:	d0ab      	beq.n	800fdc0 <_printf_i+0x164>
 800fe68:	6823      	ldr	r3, [r4, #0]
 800fe6a:	079b      	lsls	r3, r3, #30
 800fe6c:	d413      	bmi.n	800fe96 <_printf_i+0x23a>
 800fe6e:	68e0      	ldr	r0, [r4, #12]
 800fe70:	9b03      	ldr	r3, [sp, #12]
 800fe72:	4298      	cmp	r0, r3
 800fe74:	bfb8      	it	lt
 800fe76:	4618      	movlt	r0, r3
 800fe78:	e7a4      	b.n	800fdc4 <_printf_i+0x168>
 800fe7a:	2301      	movs	r3, #1
 800fe7c:	4632      	mov	r2, r6
 800fe7e:	4649      	mov	r1, r9
 800fe80:	4640      	mov	r0, r8
 800fe82:	47d0      	blx	sl
 800fe84:	3001      	adds	r0, #1
 800fe86:	d09b      	beq.n	800fdc0 <_printf_i+0x164>
 800fe88:	3501      	adds	r5, #1
 800fe8a:	68e3      	ldr	r3, [r4, #12]
 800fe8c:	9903      	ldr	r1, [sp, #12]
 800fe8e:	1a5b      	subs	r3, r3, r1
 800fe90:	42ab      	cmp	r3, r5
 800fe92:	dcf2      	bgt.n	800fe7a <_printf_i+0x21e>
 800fe94:	e7eb      	b.n	800fe6e <_printf_i+0x212>
 800fe96:	2500      	movs	r5, #0
 800fe98:	f104 0619 	add.w	r6, r4, #25
 800fe9c:	e7f5      	b.n	800fe8a <_printf_i+0x22e>
 800fe9e:	bf00      	nop
 800fea0:	08011373 	.word	0x08011373
 800fea4:	08011384 	.word	0x08011384

0800fea8 <memmove>:
 800fea8:	4288      	cmp	r0, r1
 800feaa:	b510      	push	{r4, lr}
 800feac:	eb01 0402 	add.w	r4, r1, r2
 800feb0:	d902      	bls.n	800feb8 <memmove+0x10>
 800feb2:	4284      	cmp	r4, r0
 800feb4:	4623      	mov	r3, r4
 800feb6:	d807      	bhi.n	800fec8 <memmove+0x20>
 800feb8:	1e43      	subs	r3, r0, #1
 800feba:	42a1      	cmp	r1, r4
 800febc:	d008      	beq.n	800fed0 <memmove+0x28>
 800febe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fec2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fec6:	e7f8      	b.n	800feba <memmove+0x12>
 800fec8:	4402      	add	r2, r0
 800feca:	4601      	mov	r1, r0
 800fecc:	428a      	cmp	r2, r1
 800fece:	d100      	bne.n	800fed2 <memmove+0x2a>
 800fed0:	bd10      	pop	{r4, pc}
 800fed2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fed6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800feda:	e7f7      	b.n	800fecc <memmove+0x24>

0800fedc <_realloc_r>:
 800fedc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fee0:	4680      	mov	r8, r0
 800fee2:	4614      	mov	r4, r2
 800fee4:	460e      	mov	r6, r1
 800fee6:	b921      	cbnz	r1, 800fef2 <_realloc_r+0x16>
 800fee8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800feec:	4611      	mov	r1, r2
 800feee:	f7ff ba87 	b.w	800f400 <_malloc_r>
 800fef2:	b92a      	cbnz	r2, 800ff00 <_realloc_r+0x24>
 800fef4:	f7ff fc9c 	bl	800f830 <_free_r>
 800fef8:	4625      	mov	r5, r4
 800fefa:	4628      	mov	r0, r5
 800fefc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff00:	f000 f81b 	bl	800ff3a <_malloc_usable_size_r>
 800ff04:	4284      	cmp	r4, r0
 800ff06:	4607      	mov	r7, r0
 800ff08:	d802      	bhi.n	800ff10 <_realloc_r+0x34>
 800ff0a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ff0e:	d812      	bhi.n	800ff36 <_realloc_r+0x5a>
 800ff10:	4621      	mov	r1, r4
 800ff12:	4640      	mov	r0, r8
 800ff14:	f7ff fa74 	bl	800f400 <_malloc_r>
 800ff18:	4605      	mov	r5, r0
 800ff1a:	2800      	cmp	r0, #0
 800ff1c:	d0ed      	beq.n	800fefa <_realloc_r+0x1e>
 800ff1e:	42bc      	cmp	r4, r7
 800ff20:	4622      	mov	r2, r4
 800ff22:	4631      	mov	r1, r6
 800ff24:	bf28      	it	cs
 800ff26:	463a      	movcs	r2, r7
 800ff28:	f7ff fa34 	bl	800f394 <memcpy>
 800ff2c:	4631      	mov	r1, r6
 800ff2e:	4640      	mov	r0, r8
 800ff30:	f7ff fc7e 	bl	800f830 <_free_r>
 800ff34:	e7e1      	b.n	800fefa <_realloc_r+0x1e>
 800ff36:	4635      	mov	r5, r6
 800ff38:	e7df      	b.n	800fefa <_realloc_r+0x1e>

0800ff3a <_malloc_usable_size_r>:
 800ff3a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ff3e:	1f18      	subs	r0, r3, #4
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	bfbc      	itt	lt
 800ff44:	580b      	ldrlt	r3, [r1, r0]
 800ff46:	18c0      	addlt	r0, r0, r3
 800ff48:	4770      	bx	lr

0800ff4a <atan2f>:
 800ff4a:	f000 b81f 	b.w	800ff8c <__ieee754_atan2f>
	...

0800ff50 <sqrtf>:
 800ff50:	b508      	push	{r3, lr}
 800ff52:	ed2d 8b02 	vpush	{d8}
 800ff56:	eeb0 8a40 	vmov.f32	s16, s0
 800ff5a:	f000 f8b7 	bl	80100cc <__ieee754_sqrtf>
 800ff5e:	eeb4 8a48 	vcmp.f32	s16, s16
 800ff62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff66:	d60c      	bvs.n	800ff82 <sqrtf+0x32>
 800ff68:	eddf 8a07 	vldr	s17, [pc, #28]	; 800ff88 <sqrtf+0x38>
 800ff6c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ff70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff74:	d505      	bpl.n	800ff82 <sqrtf+0x32>
 800ff76:	f7ff f9c7 	bl	800f308 <__errno>
 800ff7a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800ff7e:	2321      	movs	r3, #33	; 0x21
 800ff80:	6003      	str	r3, [r0, #0]
 800ff82:	ecbd 8b02 	vpop	{d8}
 800ff86:	bd08      	pop	{r3, pc}
 800ff88:	00000000 	.word	0x00000000

0800ff8c <__ieee754_atan2f>:
 800ff8c:	ee10 2a90 	vmov	r2, s1
 800ff90:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800ff94:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800ff98:	b510      	push	{r4, lr}
 800ff9a:	eef0 7a40 	vmov.f32	s15, s0
 800ff9e:	dc06      	bgt.n	800ffae <__ieee754_atan2f+0x22>
 800ffa0:	ee10 0a10 	vmov	r0, s0
 800ffa4:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800ffa8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800ffac:	dd04      	ble.n	800ffb8 <__ieee754_atan2f+0x2c>
 800ffae:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800ffb2:	eeb0 0a67 	vmov.f32	s0, s15
 800ffb6:	bd10      	pop	{r4, pc}
 800ffb8:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800ffbc:	d103      	bne.n	800ffc6 <__ieee754_atan2f+0x3a>
 800ffbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ffc2:	f000 b887 	b.w	80100d4 <atanf>
 800ffc6:	1794      	asrs	r4, r2, #30
 800ffc8:	f004 0402 	and.w	r4, r4, #2
 800ffcc:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800ffd0:	b943      	cbnz	r3, 800ffe4 <__ieee754_atan2f+0x58>
 800ffd2:	2c02      	cmp	r4, #2
 800ffd4:	d05e      	beq.n	8010094 <__ieee754_atan2f+0x108>
 800ffd6:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80100a8 <__ieee754_atan2f+0x11c>
 800ffda:	2c03      	cmp	r4, #3
 800ffdc:	bf08      	it	eq
 800ffde:	eef0 7a47 	vmoveq.f32	s15, s14
 800ffe2:	e7e6      	b.n	800ffb2 <__ieee754_atan2f+0x26>
 800ffe4:	b941      	cbnz	r1, 800fff8 <__ieee754_atan2f+0x6c>
 800ffe6:	eddf 7a31 	vldr	s15, [pc, #196]	; 80100ac <__ieee754_atan2f+0x120>
 800ffea:	ed9f 0a31 	vldr	s0, [pc, #196]	; 80100b0 <__ieee754_atan2f+0x124>
 800ffee:	2800      	cmp	r0, #0
 800fff0:	bfb8      	it	lt
 800fff2:	eef0 7a40 	vmovlt.f32	s15, s0
 800fff6:	e7dc      	b.n	800ffb2 <__ieee754_atan2f+0x26>
 800fff8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800fffc:	d110      	bne.n	8010020 <__ieee754_atan2f+0x94>
 800fffe:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8010002:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8010006:	d107      	bne.n	8010018 <__ieee754_atan2f+0x8c>
 8010008:	2c02      	cmp	r4, #2
 801000a:	d846      	bhi.n	801009a <__ieee754_atan2f+0x10e>
 801000c:	4b29      	ldr	r3, [pc, #164]	; (80100b4 <__ieee754_atan2f+0x128>)
 801000e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010012:	edd4 7a00 	vldr	s15, [r4]
 8010016:	e7cc      	b.n	800ffb2 <__ieee754_atan2f+0x26>
 8010018:	2c02      	cmp	r4, #2
 801001a:	d841      	bhi.n	80100a0 <__ieee754_atan2f+0x114>
 801001c:	4b26      	ldr	r3, [pc, #152]	; (80100b8 <__ieee754_atan2f+0x12c>)
 801001e:	e7f6      	b.n	801000e <__ieee754_atan2f+0x82>
 8010020:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8010024:	d0df      	beq.n	800ffe6 <__ieee754_atan2f+0x5a>
 8010026:	1a5b      	subs	r3, r3, r1
 8010028:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 801002c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8010030:	da1a      	bge.n	8010068 <__ieee754_atan2f+0xdc>
 8010032:	2a00      	cmp	r2, #0
 8010034:	da01      	bge.n	801003a <__ieee754_atan2f+0xae>
 8010036:	313c      	adds	r1, #60	; 0x3c
 8010038:	db19      	blt.n	801006e <__ieee754_atan2f+0xe2>
 801003a:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 801003e:	f000 f91d 	bl	801027c <fabsf>
 8010042:	f000 f847 	bl	80100d4 <atanf>
 8010046:	eef0 7a40 	vmov.f32	s15, s0
 801004a:	2c01      	cmp	r4, #1
 801004c:	d012      	beq.n	8010074 <__ieee754_atan2f+0xe8>
 801004e:	2c02      	cmp	r4, #2
 8010050:	d017      	beq.n	8010082 <__ieee754_atan2f+0xf6>
 8010052:	2c00      	cmp	r4, #0
 8010054:	d0ad      	beq.n	800ffb2 <__ieee754_atan2f+0x26>
 8010056:	ed9f 0a19 	vldr	s0, [pc, #100]	; 80100bc <__ieee754_atan2f+0x130>
 801005a:	ee77 7a80 	vadd.f32	s15, s15, s0
 801005e:	ed9f 0a18 	vldr	s0, [pc, #96]	; 80100c0 <__ieee754_atan2f+0x134>
 8010062:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8010066:	e7a4      	b.n	800ffb2 <__ieee754_atan2f+0x26>
 8010068:	eddf 7a10 	vldr	s15, [pc, #64]	; 80100ac <__ieee754_atan2f+0x120>
 801006c:	e7ed      	b.n	801004a <__ieee754_atan2f+0xbe>
 801006e:	eddf 7a15 	vldr	s15, [pc, #84]	; 80100c4 <__ieee754_atan2f+0x138>
 8010072:	e7ea      	b.n	801004a <__ieee754_atan2f+0xbe>
 8010074:	ee17 3a90 	vmov	r3, s15
 8010078:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801007c:	ee07 3a90 	vmov	s15, r3
 8010080:	e797      	b.n	800ffb2 <__ieee754_atan2f+0x26>
 8010082:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80100bc <__ieee754_atan2f+0x130>
 8010086:	ee77 7a80 	vadd.f32	s15, s15, s0
 801008a:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 80100c0 <__ieee754_atan2f+0x134>
 801008e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8010092:	e78e      	b.n	800ffb2 <__ieee754_atan2f+0x26>
 8010094:	eddf 7a0a 	vldr	s15, [pc, #40]	; 80100c0 <__ieee754_atan2f+0x134>
 8010098:	e78b      	b.n	800ffb2 <__ieee754_atan2f+0x26>
 801009a:	eddf 7a0b 	vldr	s15, [pc, #44]	; 80100c8 <__ieee754_atan2f+0x13c>
 801009e:	e788      	b.n	800ffb2 <__ieee754_atan2f+0x26>
 80100a0:	eddf 7a08 	vldr	s15, [pc, #32]	; 80100c4 <__ieee754_atan2f+0x138>
 80100a4:	e785      	b.n	800ffb2 <__ieee754_atan2f+0x26>
 80100a6:	bf00      	nop
 80100a8:	c0490fdb 	.word	0xc0490fdb
 80100ac:	3fc90fdb 	.word	0x3fc90fdb
 80100b0:	bfc90fdb 	.word	0xbfc90fdb
 80100b4:	08011398 	.word	0x08011398
 80100b8:	080113a4 	.word	0x080113a4
 80100bc:	33bbbd2e 	.word	0x33bbbd2e
 80100c0:	40490fdb 	.word	0x40490fdb
 80100c4:	00000000 	.word	0x00000000
 80100c8:	3f490fdb 	.word	0x3f490fdb

080100cc <__ieee754_sqrtf>:
 80100cc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80100d0:	4770      	bx	lr
	...

080100d4 <atanf>:
 80100d4:	b538      	push	{r3, r4, r5, lr}
 80100d6:	ee10 5a10 	vmov	r5, s0
 80100da:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 80100de:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 80100e2:	eef0 7a40 	vmov.f32	s15, s0
 80100e6:	db10      	blt.n	801010a <atanf+0x36>
 80100e8:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80100ec:	dd04      	ble.n	80100f8 <atanf+0x24>
 80100ee:	ee70 7a00 	vadd.f32	s15, s0, s0
 80100f2:	eeb0 0a67 	vmov.f32	s0, s15
 80100f6:	bd38      	pop	{r3, r4, r5, pc}
 80100f8:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8010230 <atanf+0x15c>
 80100fc:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8010234 <atanf+0x160>
 8010100:	2d00      	cmp	r5, #0
 8010102:	bfd8      	it	le
 8010104:	eef0 7a40 	vmovle.f32	s15, s0
 8010108:	e7f3      	b.n	80100f2 <atanf+0x1e>
 801010a:	4b4b      	ldr	r3, [pc, #300]	; (8010238 <atanf+0x164>)
 801010c:	429c      	cmp	r4, r3
 801010e:	dc10      	bgt.n	8010132 <atanf+0x5e>
 8010110:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8010114:	da0a      	bge.n	801012c <atanf+0x58>
 8010116:	ed9f 7a49 	vldr	s14, [pc, #292]	; 801023c <atanf+0x168>
 801011a:	ee30 7a07 	vadd.f32	s14, s0, s14
 801011e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010122:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8010126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801012a:	dce2      	bgt.n	80100f2 <atanf+0x1e>
 801012c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010130:	e013      	b.n	801015a <atanf+0x86>
 8010132:	f000 f8a3 	bl	801027c <fabsf>
 8010136:	4b42      	ldr	r3, [pc, #264]	; (8010240 <atanf+0x16c>)
 8010138:	429c      	cmp	r4, r3
 801013a:	dc4f      	bgt.n	80101dc <atanf+0x108>
 801013c:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8010140:	429c      	cmp	r4, r3
 8010142:	dc41      	bgt.n	80101c8 <atanf+0xf4>
 8010144:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8010148:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 801014c:	eea0 7a27 	vfma.f32	s14, s0, s15
 8010150:	2300      	movs	r3, #0
 8010152:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010156:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801015a:	1c5a      	adds	r2, r3, #1
 801015c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8010160:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8010244 <atanf+0x170>
 8010164:	eddf 5a38 	vldr	s11, [pc, #224]	; 8010248 <atanf+0x174>
 8010168:	ed9f 5a38 	vldr	s10, [pc, #224]	; 801024c <atanf+0x178>
 801016c:	ee66 6a06 	vmul.f32	s13, s12, s12
 8010170:	eee6 5a87 	vfma.f32	s11, s13, s14
 8010174:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8010250 <atanf+0x17c>
 8010178:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801017c:	eddf 5a35 	vldr	s11, [pc, #212]	; 8010254 <atanf+0x180>
 8010180:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010184:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8010258 <atanf+0x184>
 8010188:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801018c:	eddf 5a33 	vldr	s11, [pc, #204]	; 801025c <atanf+0x188>
 8010190:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010194:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8010260 <atanf+0x18c>
 8010198:	eea6 5a87 	vfma.f32	s10, s13, s14
 801019c:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8010264 <atanf+0x190>
 80101a0:	eea5 7a26 	vfma.f32	s14, s10, s13
 80101a4:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8010268 <atanf+0x194>
 80101a8:	eea7 5a26 	vfma.f32	s10, s14, s13
 80101ac:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 801026c <atanf+0x198>
 80101b0:	eea5 7a26 	vfma.f32	s14, s10, s13
 80101b4:	ee27 7a26 	vmul.f32	s14, s14, s13
 80101b8:	eea5 7a86 	vfma.f32	s14, s11, s12
 80101bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80101c0:	d121      	bne.n	8010206 <atanf+0x132>
 80101c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80101c6:	e794      	b.n	80100f2 <atanf+0x1e>
 80101c8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80101cc:	ee30 7a67 	vsub.f32	s14, s0, s15
 80101d0:	ee30 0a27 	vadd.f32	s0, s0, s15
 80101d4:	2301      	movs	r3, #1
 80101d6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80101da:	e7be      	b.n	801015a <atanf+0x86>
 80101dc:	4b24      	ldr	r3, [pc, #144]	; (8010270 <atanf+0x19c>)
 80101de:	429c      	cmp	r4, r3
 80101e0:	dc0b      	bgt.n	80101fa <atanf+0x126>
 80101e2:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 80101e6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80101ea:	eea0 7a27 	vfma.f32	s14, s0, s15
 80101ee:	2302      	movs	r3, #2
 80101f0:	ee70 6a67 	vsub.f32	s13, s0, s15
 80101f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80101f8:	e7af      	b.n	801015a <atanf+0x86>
 80101fa:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80101fe:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010202:	2303      	movs	r3, #3
 8010204:	e7a9      	b.n	801015a <atanf+0x86>
 8010206:	4a1b      	ldr	r2, [pc, #108]	; (8010274 <atanf+0x1a0>)
 8010208:	491b      	ldr	r1, [pc, #108]	; (8010278 <atanf+0x1a4>)
 801020a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801020e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8010212:	ed93 0a00 	vldr	s0, [r3]
 8010216:	ee37 7a40 	vsub.f32	s14, s14, s0
 801021a:	ed92 0a00 	vldr	s0, [r2]
 801021e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010222:	2d00      	cmp	r5, #0
 8010224:	ee70 7a67 	vsub.f32	s15, s0, s15
 8010228:	bfb8      	it	lt
 801022a:	eef1 7a67 	vneglt.f32	s15, s15
 801022e:	e760      	b.n	80100f2 <atanf+0x1e>
 8010230:	3fc90fdb 	.word	0x3fc90fdb
 8010234:	bfc90fdb 	.word	0xbfc90fdb
 8010238:	3edfffff 	.word	0x3edfffff
 801023c:	7149f2ca 	.word	0x7149f2ca
 8010240:	3f97ffff 	.word	0x3f97ffff
 8010244:	3c8569d7 	.word	0x3c8569d7
 8010248:	3d4bda59 	.word	0x3d4bda59
 801024c:	bd6ef16b 	.word	0xbd6ef16b
 8010250:	3d886b35 	.word	0x3d886b35
 8010254:	3dba2e6e 	.word	0x3dba2e6e
 8010258:	3e124925 	.word	0x3e124925
 801025c:	3eaaaaab 	.word	0x3eaaaaab
 8010260:	bd15a221 	.word	0xbd15a221
 8010264:	bd9d8795 	.word	0xbd9d8795
 8010268:	bde38e38 	.word	0xbde38e38
 801026c:	be4ccccd 	.word	0xbe4ccccd
 8010270:	401bffff 	.word	0x401bffff
 8010274:	080113b0 	.word	0x080113b0
 8010278:	080113c0 	.word	0x080113c0

0801027c <fabsf>:
 801027c:	ee10 3a10 	vmov	r3, s0
 8010280:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010284:	ee00 3a10 	vmov	s0, r3
 8010288:	4770      	bx	lr
	...

0801028c <_init>:
 801028c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801028e:	bf00      	nop
 8010290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010292:	bc08      	pop	{r3}
 8010294:	469e      	mov	lr, r3
 8010296:	4770      	bx	lr

08010298 <_fini>:
 8010298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801029a:	bf00      	nop
 801029c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801029e:	bc08      	pop	{r3}
 80102a0:	469e      	mov	lr, r3
 80102a2:	4770      	bx	lr
