Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct 12 21:35:41 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BCD_Counter_control_sets_placed.rpt
| Design       : BCD_Counter
| Device       : xc7z007s
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            4 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |            6 |
| No           | No                    | Yes                    |             330 |           58 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------+------------------+------------------+----------------+
|          Clock Signal         | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------+---------------+------------------+------------------+----------------+
|  SVD_CLK/CLK                  |               |                  |                1 |              4 |
|  Digit_1/CLK                  |               |                  |                1 |              8 |
|  Digit_2/r_Digit_2_val_reg[0] |               |                  |                1 |              8 |
|  Digit_3/r_Digit_3_val_reg[0] |               |                  |                1 |              8 |
|  Digit_4/r_Digit_4_val_reg[0] |               |                  |                1 |              8 |
|  i_CLK_IBUF_BUFG              |               |                  |                1 |             14 |
|  i_CLK_IBUF_BUFG              |               | i_RST_IBUF       |               58 |            330 |
+-------------------------------+---------------+------------------+------------------+----------------+


