Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 25 00:02:00 2021
| Host         : DESKTOP-8PEBONS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.775        0.000                      0                  230        0.223        0.000                      0                  230        3.000        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       30.775        0.000                      0                  230        0.223        0.000                      0                  230       19.363        0.000                       0                   138  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.775ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.556ns  (logic 1.884ns (22.019%)  route 6.672ns (77.981%))
  Logic Levels:           7  (CARRY4=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.137 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.793    -0.959    graph_inst/CLK
    SLICE_X92Y12         FDCE                                         r  graph_inst/ball1_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y12         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  graph_inst/ball1_x_reg_reg[2]/Q
                         net (fo=25, routed)          1.844     1.403    graph_inst/Q[2]
    SLICE_X95Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.527 r  graph_inst/ball1_vx_reg[9]_i_16/O
                         net (fo=4, routed)           0.486     2.013    graph_inst/ball1_vx_reg[9]_i_16_n_0
    SLICE_X94Y14         LUT4 (Prop_lut4_I3_O)        0.124     2.137 r  graph_inst/Crash_ball1_to_ball2_x_r2_carry__0_i_4/O
                         net (fo=8, routed)           1.440     3.577    graph_inst/ball2_vy_reg_reg[0]_17
    SLICE_X92Y16         LUT4 (Prop_lut4_I0_O)        0.150     3.727 r  graph_inst/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     3.727    graph_inst/i__carry__0_i_1__4_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     4.080 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.711     4.791    graph_inst/Crash_ball1_to_ball2_x_r21_in
    SLICE_X95Y16         LUT4 (Prop_lut4_I2_O)        0.367     5.158 f  graph_inst/ball1_vx_reg[9]_i_13/O
                         net (fo=1, routed)           0.908     6.066    graph_inst/ball1_vx_reg[9]_i_13_n_0
    SLICE_X95Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.190 f  graph_inst/ball1_vx_reg[9]_i_6/O
                         net (fo=4, routed)           0.676     6.866    graph_inst/ball1_vx_reg[9]_i_6_n_0
    SLICE_X94Y12         LUT5 (Prop_lut5_I3_O)        0.124     6.990 r  graph_inst/ball1_vx_reg[9]_i_1/O
                         net (fo=10, routed)          0.608     7.598    graph_inst/ball1_vx_reg
    SLICE_X94Y12         FDPE                                         r  graph_inst/ball1_vx_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.617    38.137    graph_inst/CLK
    SLICE_X94Y12         FDPE                                         r  graph_inst/ball1_vx_reg_reg[2]/C
                         clock pessimism              0.569    38.705    
                         clock uncertainty           -0.164    38.542    
    SLICE_X94Y12         FDPE (Setup_fdpe_C_CE)      -0.169    38.373    graph_inst/ball1_vx_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.373    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                 30.775    

Slack (MET) :             30.775ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.556ns  (logic 1.884ns (22.019%)  route 6.672ns (77.981%))
  Logic Levels:           7  (CARRY4=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.137 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.793    -0.959    graph_inst/CLK
    SLICE_X92Y12         FDCE                                         r  graph_inst/ball1_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y12         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  graph_inst/ball1_x_reg_reg[2]/Q
                         net (fo=25, routed)          1.844     1.403    graph_inst/Q[2]
    SLICE_X95Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.527 r  graph_inst/ball1_vx_reg[9]_i_16/O
                         net (fo=4, routed)           0.486     2.013    graph_inst/ball1_vx_reg[9]_i_16_n_0
    SLICE_X94Y14         LUT4 (Prop_lut4_I3_O)        0.124     2.137 r  graph_inst/Crash_ball1_to_ball2_x_r2_carry__0_i_4/O
                         net (fo=8, routed)           1.440     3.577    graph_inst/ball2_vy_reg_reg[0]_17
    SLICE_X92Y16         LUT4 (Prop_lut4_I0_O)        0.150     3.727 r  graph_inst/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     3.727    graph_inst/i__carry__0_i_1__4_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     4.080 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.711     4.791    graph_inst/Crash_ball1_to_ball2_x_r21_in
    SLICE_X95Y16         LUT4 (Prop_lut4_I2_O)        0.367     5.158 f  graph_inst/ball1_vx_reg[9]_i_13/O
                         net (fo=1, routed)           0.908     6.066    graph_inst/ball1_vx_reg[9]_i_13_n_0
    SLICE_X95Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.190 f  graph_inst/ball1_vx_reg[9]_i_6/O
                         net (fo=4, routed)           0.676     6.866    graph_inst/ball1_vx_reg[9]_i_6_n_0
    SLICE_X94Y12         LUT5 (Prop_lut5_I3_O)        0.124     6.990 r  graph_inst/ball1_vx_reg[9]_i_1/O
                         net (fo=10, routed)          0.608     7.598    graph_inst/ball1_vx_reg
    SLICE_X94Y12         FDPE                                         r  graph_inst/ball1_vx_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.617    38.137    graph_inst/CLK
    SLICE_X94Y12         FDPE                                         r  graph_inst/ball1_vx_reg_reg[9]/C
                         clock pessimism              0.569    38.705    
                         clock uncertainty           -0.164    38.542    
    SLICE_X94Y12         FDPE (Setup_fdpe_C_CE)      -0.169    38.373    graph_inst/ball1_vx_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.373    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                 30.775    

Slack (MET) :             30.783ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 1.884ns (22.045%)  route 6.662ns (77.955%))
  Logic Levels:           7  (CARRY4=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 38.135 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.793    -0.959    graph_inst/CLK
    SLICE_X92Y12         FDCE                                         r  graph_inst/ball1_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y12         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  graph_inst/ball1_x_reg_reg[2]/Q
                         net (fo=25, routed)          1.844     1.403    graph_inst/Q[2]
    SLICE_X95Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.527 r  graph_inst/ball1_vx_reg[9]_i_16/O
                         net (fo=4, routed)           0.486     2.013    graph_inst/ball1_vx_reg[9]_i_16_n_0
    SLICE_X94Y14         LUT4 (Prop_lut4_I3_O)        0.124     2.137 r  graph_inst/Crash_ball1_to_ball2_x_r2_carry__0_i_4/O
                         net (fo=8, routed)           1.440     3.577    graph_inst/ball2_vy_reg_reg[0]_17
    SLICE_X92Y16         LUT4 (Prop_lut4_I0_O)        0.150     3.727 r  graph_inst/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     3.727    graph_inst/i__carry__0_i_1__4_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     4.080 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.711     4.791    graph_inst/Crash_ball1_to_ball2_x_r21_in
    SLICE_X95Y16         LUT4 (Prop_lut4_I2_O)        0.367     5.158 f  graph_inst/ball1_vx_reg[9]_i_13/O
                         net (fo=1, routed)           0.908     6.066    graph_inst/ball1_vx_reg[9]_i_13_n_0
    SLICE_X95Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.190 f  graph_inst/ball1_vx_reg[9]_i_6/O
                         net (fo=4, routed)           0.453     6.643    graph_inst/ball1_vx_reg[9]_i_6_n_0
    SLICE_X94Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.767 r  graph_inst/ball1_vy_reg[9]_i_1/O
                         net (fo=10, routed)          0.821     7.588    graph_inst/ball1_vy_reg[9]_i_1_n_0
    SLICE_X102Y16        FDCE                                         r  graph_inst/ball1_vy_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.615    38.135    graph_inst/CLK
    SLICE_X102Y16        FDCE                                         r  graph_inst/ball1_vy_reg_reg[5]/C
                         clock pessimism              0.569    38.703    
                         clock uncertainty           -0.164    38.540    
    SLICE_X102Y16        FDCE (Setup_fdce_C_CE)      -0.169    38.371    graph_inst/ball1_vy_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.371    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 30.783    

Slack (MET) :             30.783ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 1.884ns (22.045%)  route 6.662ns (77.955%))
  Logic Levels:           7  (CARRY4=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 38.135 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.793    -0.959    graph_inst/CLK
    SLICE_X92Y12         FDCE                                         r  graph_inst/ball1_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y12         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  graph_inst/ball1_x_reg_reg[2]/Q
                         net (fo=25, routed)          1.844     1.403    graph_inst/Q[2]
    SLICE_X95Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.527 r  graph_inst/ball1_vx_reg[9]_i_16/O
                         net (fo=4, routed)           0.486     2.013    graph_inst/ball1_vx_reg[9]_i_16_n_0
    SLICE_X94Y14         LUT4 (Prop_lut4_I3_O)        0.124     2.137 r  graph_inst/Crash_ball1_to_ball2_x_r2_carry__0_i_4/O
                         net (fo=8, routed)           1.440     3.577    graph_inst/ball2_vy_reg_reg[0]_17
    SLICE_X92Y16         LUT4 (Prop_lut4_I0_O)        0.150     3.727 r  graph_inst/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     3.727    graph_inst/i__carry__0_i_1__4_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     4.080 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.711     4.791    graph_inst/Crash_ball1_to_ball2_x_r21_in
    SLICE_X95Y16         LUT4 (Prop_lut4_I2_O)        0.367     5.158 f  graph_inst/ball1_vx_reg[9]_i_13/O
                         net (fo=1, routed)           0.908     6.066    graph_inst/ball1_vx_reg[9]_i_13_n_0
    SLICE_X95Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.190 f  graph_inst/ball1_vx_reg[9]_i_6/O
                         net (fo=4, routed)           0.453     6.643    graph_inst/ball1_vx_reg[9]_i_6_n_0
    SLICE_X94Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.767 r  graph_inst/ball1_vy_reg[9]_i_1/O
                         net (fo=10, routed)          0.821     7.588    graph_inst/ball1_vy_reg[9]_i_1_n_0
    SLICE_X102Y16        FDCE                                         r  graph_inst/ball1_vy_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.615    38.135    graph_inst/CLK
    SLICE_X102Y16        FDCE                                         r  graph_inst/ball1_vy_reg_reg[6]/C
                         clock pessimism              0.569    38.703    
                         clock uncertainty           -0.164    38.540    
    SLICE_X102Y16        FDCE (Setup_fdce_C_CE)      -0.169    38.371    graph_inst/ball1_vy_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         38.371    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 30.783    

Slack (MET) :             30.783ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 1.884ns (22.045%)  route 6.662ns (77.955%))
  Logic Levels:           7  (CARRY4=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 38.135 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.793    -0.959    graph_inst/CLK
    SLICE_X92Y12         FDCE                                         r  graph_inst/ball1_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y12         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  graph_inst/ball1_x_reg_reg[2]/Q
                         net (fo=25, routed)          1.844     1.403    graph_inst/Q[2]
    SLICE_X95Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.527 r  graph_inst/ball1_vx_reg[9]_i_16/O
                         net (fo=4, routed)           0.486     2.013    graph_inst/ball1_vx_reg[9]_i_16_n_0
    SLICE_X94Y14         LUT4 (Prop_lut4_I3_O)        0.124     2.137 r  graph_inst/Crash_ball1_to_ball2_x_r2_carry__0_i_4/O
                         net (fo=8, routed)           1.440     3.577    graph_inst/ball2_vy_reg_reg[0]_17
    SLICE_X92Y16         LUT4 (Prop_lut4_I0_O)        0.150     3.727 r  graph_inst/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     3.727    graph_inst/i__carry__0_i_1__4_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     4.080 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.711     4.791    graph_inst/Crash_ball1_to_ball2_x_r21_in
    SLICE_X95Y16         LUT4 (Prop_lut4_I2_O)        0.367     5.158 f  graph_inst/ball1_vx_reg[9]_i_13/O
                         net (fo=1, routed)           0.908     6.066    graph_inst/ball1_vx_reg[9]_i_13_n_0
    SLICE_X95Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.190 f  graph_inst/ball1_vx_reg[9]_i_6/O
                         net (fo=4, routed)           0.453     6.643    graph_inst/ball1_vx_reg[9]_i_6_n_0
    SLICE_X94Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.767 r  graph_inst/ball1_vy_reg[9]_i_1/O
                         net (fo=10, routed)          0.821     7.588    graph_inst/ball1_vy_reg[9]_i_1_n_0
    SLICE_X102Y16        FDCE                                         r  graph_inst/ball1_vy_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.615    38.135    graph_inst/CLK
    SLICE_X102Y16        FDCE                                         r  graph_inst/ball1_vy_reg_reg[7]/C
                         clock pessimism              0.569    38.703    
                         clock uncertainty           -0.164    38.540    
    SLICE_X102Y16        FDCE (Setup_fdce_C_CE)      -0.169    38.371    graph_inst/ball1_vy_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         38.371    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 30.783    

Slack (MET) :             30.783ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 1.884ns (22.045%)  route 6.662ns (77.955%))
  Logic Levels:           7  (CARRY4=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 38.135 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.793    -0.959    graph_inst/CLK
    SLICE_X92Y12         FDCE                                         r  graph_inst/ball1_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y12         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  graph_inst/ball1_x_reg_reg[2]/Q
                         net (fo=25, routed)          1.844     1.403    graph_inst/Q[2]
    SLICE_X95Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.527 r  graph_inst/ball1_vx_reg[9]_i_16/O
                         net (fo=4, routed)           0.486     2.013    graph_inst/ball1_vx_reg[9]_i_16_n_0
    SLICE_X94Y14         LUT4 (Prop_lut4_I3_O)        0.124     2.137 r  graph_inst/Crash_ball1_to_ball2_x_r2_carry__0_i_4/O
                         net (fo=8, routed)           1.440     3.577    graph_inst/ball2_vy_reg_reg[0]_17
    SLICE_X92Y16         LUT4 (Prop_lut4_I0_O)        0.150     3.727 r  graph_inst/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     3.727    graph_inst/i__carry__0_i_1__4_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     4.080 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.711     4.791    graph_inst/Crash_ball1_to_ball2_x_r21_in
    SLICE_X95Y16         LUT4 (Prop_lut4_I2_O)        0.367     5.158 f  graph_inst/ball1_vx_reg[9]_i_13/O
                         net (fo=1, routed)           0.908     6.066    graph_inst/ball1_vx_reg[9]_i_13_n_0
    SLICE_X95Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.190 f  graph_inst/ball1_vx_reg[9]_i_6/O
                         net (fo=4, routed)           0.453     6.643    graph_inst/ball1_vx_reg[9]_i_6_n_0
    SLICE_X94Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.767 r  graph_inst/ball1_vy_reg[9]_i_1/O
                         net (fo=10, routed)          0.821     7.588    graph_inst/ball1_vy_reg[9]_i_1_n_0
    SLICE_X102Y16        FDCE                                         r  graph_inst/ball1_vy_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.615    38.135    graph_inst/CLK
    SLICE_X102Y16        FDCE                                         r  graph_inst/ball1_vy_reg_reg[8]/C
                         clock pessimism              0.569    38.703    
                         clock uncertainty           -0.164    38.540    
    SLICE_X102Y16        FDCE (Setup_fdce_C_CE)      -0.169    38.371    graph_inst/ball1_vy_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         38.371    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 30.783    

Slack (MET) :             30.783ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 1.884ns (22.045%)  route 6.662ns (77.955%))
  Logic Levels:           7  (CARRY4=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 38.135 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.793    -0.959    graph_inst/CLK
    SLICE_X92Y12         FDCE                                         r  graph_inst/ball1_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y12         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  graph_inst/ball1_x_reg_reg[2]/Q
                         net (fo=25, routed)          1.844     1.403    graph_inst/Q[2]
    SLICE_X95Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.527 r  graph_inst/ball1_vx_reg[9]_i_16/O
                         net (fo=4, routed)           0.486     2.013    graph_inst/ball1_vx_reg[9]_i_16_n_0
    SLICE_X94Y14         LUT4 (Prop_lut4_I3_O)        0.124     2.137 r  graph_inst/Crash_ball1_to_ball2_x_r2_carry__0_i_4/O
                         net (fo=8, routed)           1.440     3.577    graph_inst/ball2_vy_reg_reg[0]_17
    SLICE_X92Y16         LUT4 (Prop_lut4_I0_O)        0.150     3.727 r  graph_inst/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     3.727    graph_inst/i__carry__0_i_1__4_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     4.080 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.711     4.791    graph_inst/Crash_ball1_to_ball2_x_r21_in
    SLICE_X95Y16         LUT4 (Prop_lut4_I2_O)        0.367     5.158 f  graph_inst/ball1_vx_reg[9]_i_13/O
                         net (fo=1, routed)           0.908     6.066    graph_inst/ball1_vx_reg[9]_i_13_n_0
    SLICE_X95Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.190 f  graph_inst/ball1_vx_reg[9]_i_6/O
                         net (fo=4, routed)           0.453     6.643    graph_inst/ball1_vx_reg[9]_i_6_n_0
    SLICE_X94Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.767 r  graph_inst/ball1_vy_reg[9]_i_1/O
                         net (fo=10, routed)          0.821     7.588    graph_inst/ball1_vy_reg[9]_i_1_n_0
    SLICE_X102Y16        FDCE                                         r  graph_inst/ball1_vy_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.615    38.135    graph_inst/CLK
    SLICE_X102Y16        FDCE                                         r  graph_inst/ball1_vy_reg_reg[9]/C
                         clock pessimism              0.569    38.703    
                         clock uncertainty           -0.164    38.540    
    SLICE_X102Y16        FDCE (Setup_fdce_C_CE)      -0.169    38.371    graph_inst/ball1_vy_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.371    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 30.783    

Slack (MET) :             30.855ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.478ns  (logic 1.884ns (22.223%)  route 6.594ns (77.777%))
  Logic Levels:           7  (CARRY4=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 38.138 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.793    -0.959    graph_inst/CLK
    SLICE_X92Y12         FDCE                                         r  graph_inst/ball1_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y12         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  graph_inst/ball1_x_reg_reg[2]/Q
                         net (fo=25, routed)          1.844     1.403    graph_inst/Q[2]
    SLICE_X95Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.527 r  graph_inst/ball1_vx_reg[9]_i_16/O
                         net (fo=4, routed)           0.486     2.013    graph_inst/ball1_vx_reg[9]_i_16_n_0
    SLICE_X94Y14         LUT4 (Prop_lut4_I3_O)        0.124     2.137 r  graph_inst/Crash_ball1_to_ball2_x_r2_carry__0_i_4/O
                         net (fo=8, routed)           1.440     3.577    graph_inst/ball2_vy_reg_reg[0]_17
    SLICE_X92Y16         LUT4 (Prop_lut4_I0_O)        0.150     3.727 r  graph_inst/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     3.727    graph_inst/i__carry__0_i_1__4_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     4.080 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.711     4.791    graph_inst/Crash_ball1_to_ball2_x_r21_in
    SLICE_X95Y16         LUT4 (Prop_lut4_I2_O)        0.367     5.158 f  graph_inst/ball1_vx_reg[9]_i_13/O
                         net (fo=1, routed)           0.908     6.066    graph_inst/ball1_vx_reg[9]_i_13_n_0
    SLICE_X95Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.190 f  graph_inst/ball1_vx_reg[9]_i_6/O
                         net (fo=4, routed)           0.676     6.866    graph_inst/ball1_vx_reg[9]_i_6_n_0
    SLICE_X94Y12         LUT5 (Prop_lut5_I3_O)        0.124     6.990 r  graph_inst/ball1_vx_reg[9]_i_1/O
                         net (fo=10, routed)          0.529     7.519    graph_inst/ball1_vx_reg
    SLICE_X94Y11         FDCE                                         r  graph_inst/ball1_vx_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.618    38.138    graph_inst/CLK
    SLICE_X94Y11         FDCE                                         r  graph_inst/ball1_vx_reg_reg[0]/C
                         clock pessimism              0.569    38.706    
                         clock uncertainty           -0.164    38.543    
    SLICE_X94Y11         FDCE (Setup_fdce_C_CE)      -0.169    38.374    graph_inst/ball1_vx_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.374    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                 30.855    

Slack (MET) :             30.855ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.478ns  (logic 1.884ns (22.223%)  route 6.594ns (77.777%))
  Logic Levels:           7  (CARRY4=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 38.138 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.793    -0.959    graph_inst/CLK
    SLICE_X92Y12         FDCE                                         r  graph_inst/ball1_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y12         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  graph_inst/ball1_x_reg_reg[2]/Q
                         net (fo=25, routed)          1.844     1.403    graph_inst/Q[2]
    SLICE_X95Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.527 r  graph_inst/ball1_vx_reg[9]_i_16/O
                         net (fo=4, routed)           0.486     2.013    graph_inst/ball1_vx_reg[9]_i_16_n_0
    SLICE_X94Y14         LUT4 (Prop_lut4_I3_O)        0.124     2.137 r  graph_inst/Crash_ball1_to_ball2_x_r2_carry__0_i_4/O
                         net (fo=8, routed)           1.440     3.577    graph_inst/ball2_vy_reg_reg[0]_17
    SLICE_X92Y16         LUT4 (Prop_lut4_I0_O)        0.150     3.727 r  graph_inst/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     3.727    graph_inst/i__carry__0_i_1__4_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     4.080 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.711     4.791    graph_inst/Crash_ball1_to_ball2_x_r21_in
    SLICE_X95Y16         LUT4 (Prop_lut4_I2_O)        0.367     5.158 f  graph_inst/ball1_vx_reg[9]_i_13/O
                         net (fo=1, routed)           0.908     6.066    graph_inst/ball1_vx_reg[9]_i_13_n_0
    SLICE_X95Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.190 f  graph_inst/ball1_vx_reg[9]_i_6/O
                         net (fo=4, routed)           0.676     6.866    graph_inst/ball1_vx_reg[9]_i_6_n_0
    SLICE_X94Y12         LUT5 (Prop_lut5_I3_O)        0.124     6.990 r  graph_inst/ball1_vx_reg[9]_i_1/O
                         net (fo=10, routed)          0.529     7.519    graph_inst/ball1_vx_reg
    SLICE_X94Y11         FDCE                                         r  graph_inst/ball1_vx_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.618    38.138    graph_inst/CLK
    SLICE_X94Y11         FDCE                                         r  graph_inst/ball1_vx_reg_reg[1]/C
                         clock pessimism              0.569    38.706    
                         clock uncertainty           -0.164    38.543    
    SLICE_X94Y11         FDCE (Setup_fdce_C_CE)      -0.169    38.374    graph_inst/ball1_vx_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.374    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                 30.855    

Slack (MET) :             30.855ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.478ns  (logic 1.884ns (22.223%)  route 6.594ns (77.777%))
  Logic Levels:           7  (CARRY4=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 38.138 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.793    -0.959    graph_inst/CLK
    SLICE_X92Y12         FDCE                                         r  graph_inst/ball1_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y12         FDCE (Prop_fdce_C_Q)         0.518    -0.441 f  graph_inst/ball1_x_reg_reg[2]/Q
                         net (fo=25, routed)          1.844     1.403    graph_inst/Q[2]
    SLICE_X95Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.527 r  graph_inst/ball1_vx_reg[9]_i_16/O
                         net (fo=4, routed)           0.486     2.013    graph_inst/ball1_vx_reg[9]_i_16_n_0
    SLICE_X94Y14         LUT4 (Prop_lut4_I3_O)        0.124     2.137 r  graph_inst/Crash_ball1_to_ball2_x_r2_carry__0_i_4/O
                         net (fo=8, routed)           1.440     3.577    graph_inst/ball2_vy_reg_reg[0]_17
    SLICE_X92Y16         LUT4 (Prop_lut4_I0_O)        0.150     3.727 r  graph_inst/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     3.727    graph_inst/i__carry__0_i_1__4_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     4.080 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.711     4.791    graph_inst/Crash_ball1_to_ball2_x_r21_in
    SLICE_X95Y16         LUT4 (Prop_lut4_I2_O)        0.367     5.158 f  graph_inst/ball1_vx_reg[9]_i_13/O
                         net (fo=1, routed)           0.908     6.066    graph_inst/ball1_vx_reg[9]_i_13_n_0
    SLICE_X95Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.190 f  graph_inst/ball1_vx_reg[9]_i_6/O
                         net (fo=4, routed)           0.676     6.866    graph_inst/ball1_vx_reg[9]_i_6_n_0
    SLICE_X94Y12         LUT5 (Prop_lut5_I3_O)        0.124     6.990 r  graph_inst/ball1_vx_reg[9]_i_1/O
                         net (fo=10, routed)          0.529     7.519    graph_inst/ball1_vx_reg
    SLICE_X94Y11         FDPE                                         r  graph_inst/ball1_vx_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.618    38.138    graph_inst/CLK
    SLICE_X94Y11         FDPE                                         r  graph_inst/ball1_vx_reg_reg[3]/C
                         clock pessimism              0.569    38.706    
                         clock uncertainty           -0.164    38.543    
    SLICE_X94Y11         FDPE (Setup_fdpe_C_CE)      -0.169    38.374    graph_inst/ball1_vx_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         38.374    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                 30.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.809%)  route 0.119ns (36.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.611    -0.399    sync_inst/CLK
    SLICE_X98Y8          FDRE                                         r  sync_inst/c_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  sync_inst/c_v_reg[4]/Q
                         net (fo=20, routed)          0.119    -0.116    sync_inst/c_v[4]
    SLICE_X99Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.071 r  sync_inst/c_v[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    sync_inst/c_v[6]_i_1_n_0
    SLICE_X99Y8          FDRE                                         r  sync_inst/c_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.880    -0.496    sync_inst/CLK
    SLICE_X99Y8          FDRE                                         r  sync_inst/c_v_reg[6]/C
                         clock pessimism              0.110    -0.386    
    SLICE_X99Y8          FDRE (Hold_fdre_C_D)         0.092    -0.294    sync_inst/c_v_reg[6]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.607%)  route 0.102ns (29.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.611    -0.399    sync_inst/CLK
    SLICE_X100Y9         FDRE                                         r  sync_inst/c_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y9         FDRE (Prop_fdre_C_Q)         0.148    -0.251 r  sync_inst/c_v_reg[1]/Q
                         net (fo=16, routed)          0.102    -0.148    sync_inst/c_v[1]
    SLICE_X100Y9         LUT6 (Prop_lut6_I2_O)        0.098    -0.050 r  sync_inst/c_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    sync_inst/c_v[5]_i_1_n_0
    SLICE_X100Y9         FDRE                                         r  sync_inst/c_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.880    -0.496    sync_inst/CLK
    SLICE_X100Y9         FDRE                                         r  sync_inst/c_v_reg[5]/C
                         clock pessimism              0.097    -0.399    
    SLICE_X100Y9         FDRE (Hold_fdre_C_D)         0.121    -0.278    sync_inst/c_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 graph_inst/ball2_vx_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_x_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.251ns (66.482%)  route 0.127ns (33.518%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.602    -0.408    graph_inst/CLK
    SLICE_X95Y20         FDPE                                         r  graph_inst/ball2_vx_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y20         FDPE (Prop_fdpe_C_Q)         0.141    -0.267 r  graph_inst/ball2_vx_reg_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.140    graph_inst/in[2]
    SLICE_X94Y18         LUT2 (Prop_lut2_I1_O)        0.045    -0.095 r  graph_inst/ball2_x_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.095    graph_inst/ball2_x_reg0_carry_i_2_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.030 r  graph_inst/ball2_x_reg0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.030    graph_inst/ball2_x_reg0[2]
    SLICE_X94Y18         FDPE                                         r  graph_inst/ball2_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.872    -0.504    graph_inst/CLK
    SLICE_X94Y18         FDPE                                         r  graph_inst/ball2_x_reg_reg[2]/C
                         clock pessimism              0.112    -0.392    
    SLICE_X94Y18         FDPE (Hold_fdpe_C_D)         0.134    -0.258    graph_inst/ball2_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 graph_inst/ball1_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_x_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.607    -0.403    graph_inst/CLK
    SLICE_X92Y12         FDCE                                         r  graph_inst/ball1_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y12         FDCE (Prop_fdce_C_Q)         0.164    -0.239 r  graph_inst/ball1_x_reg_reg[2]/Q
                         net (fo=25, routed)          0.079    -0.160    graph_inst/Q[2]
    SLICE_X92Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.031 r  graph_inst/ball1_x_reg0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.031    graph_inst/ball1_x_reg0[3]
    SLICE_X92Y12         FDPE                                         r  graph_inst/ball1_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.876    -0.500    graph_inst/CLK
    SLICE_X92Y12         FDPE                                         r  graph_inst/ball1_x_reg_reg[3]/C
                         clock pessimism              0.097    -0.403    
    SLICE_X92Y12         FDPE (Hold_fdpe_C_D)         0.134    -0.269    graph_inst/ball1_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 graph_inst/ball1_x_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_x_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.606    -0.404    graph_inst/CLK
    SLICE_X92Y13         FDPE                                         r  graph_inst/ball1_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y13         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 r  graph_inst/ball1_x_reg_reg[6]/Q
                         net (fo=16, routed)          0.079    -0.161    graph_inst/Q[6]
    SLICE_X92Y13         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.032 r  graph_inst/ball1_x_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.032    graph_inst/ball1_x_reg0[7]
    SLICE_X92Y13         FDPE                                         r  graph_inst/ball1_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.875    -0.501    graph_inst/CLK
    SLICE_X92Y13         FDPE                                         r  graph_inst/ball1_x_reg_reg[7]/C
                         clock pessimism              0.097    -0.404    
    SLICE_X92Y13         FDPE (Hold_fdpe_C_D)         0.134    -0.270    graph_inst/ball1_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 graph_inst/ball1_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_y_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.610    -0.400    graph_inst/CLK
    SLICE_X98Y11         FDCE                                         r  graph_inst/ball1_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y11         FDCE (Prop_fdce_C_Q)         0.164    -0.236 r  graph_inst/ball1_y_reg_reg[2]/Q
                         net (fo=26, routed)          0.079    -0.157    graph_inst/ball1_y_reg_reg[9]_0[2]
    SLICE_X98Y11         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.028 r  graph_inst/ball1_y_reg0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.028    graph_inst/ball1_y_reg0[3]
    SLICE_X98Y11         FDCE                                         r  graph_inst/ball1_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.879    -0.497    graph_inst/CLK
    SLICE_X98Y11         FDCE                                         r  graph_inst/ball1_y_reg_reg[3]/C
                         clock pessimism              0.097    -0.400    
    SLICE_X98Y11         FDCE (Hold_fdce_C_D)         0.134    -0.266    graph_inst/ball1_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 graph_inst/ball1_y_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.608    -0.402    graph_inst/CLK
    SLICE_X98Y13         FDCE                                         r  graph_inst/ball1_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDCE (Prop_fdce_C_Q)         0.164    -0.238 r  graph_inst/ball1_y_reg_reg[8]/Q
                         net (fo=17, routed)          0.079    -0.159    graph_inst/ball1_y_reg_reg[9]_0[8]
    SLICE_X98Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.030 r  graph_inst/ball1_y_reg0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.030    graph_inst/ball1_y_reg0[9]
    SLICE_X98Y13         FDCE                                         r  graph_inst/ball1_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.876    -0.500    graph_inst/CLK
    SLICE_X98Y13         FDCE                                         r  graph_inst/ball1_y_reg_reg[9]/C
                         clock pessimism              0.098    -0.402    
    SLICE_X98Y13         FDCE (Hold_fdce_C_D)         0.134    -0.268    graph_inst/ball1_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 graph_inst/ball2_x_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.602    -0.408    graph_inst/CLK
    SLICE_X94Y20         FDPE                                         r  graph_inst/ball2_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y20         FDPE (Prop_fdpe_C_Q)         0.164    -0.244 r  graph_inst/ball2_x_reg_reg[8]/Q
                         net (fo=14, routed)          0.079    -0.165    graph_inst/ball2_x_reg_reg[9]_0[8]
    SLICE_X94Y20         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.036 r  graph_inst/ball2_x_reg0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.036    graph_inst/ball2_x_reg0[9]
    SLICE_X94Y20         FDCE                                         r  graph_inst/ball2_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.870    -0.506    graph_inst/CLK
    SLICE_X94Y20         FDCE                                         r  graph_inst/ball2_x_reg_reg[9]/C
                         clock pessimism              0.098    -0.408    
    SLICE_X94Y20         FDCE (Hold_fdce_C_D)         0.134    -0.274    graph_inst/ball2_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 graph_inst/ball2_y_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_y_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.609    -0.401    graph_inst/CLK
    SLICE_X92Y9          FDPE                                         r  graph_inst/ball2_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y9          FDPE (Prop_fdpe_C_Q)         0.164    -0.237 r  graph_inst/ball2_y_reg_reg[4]/Q
                         net (fo=17, routed)          0.079    -0.158    graph_inst/ball2_y_reg_reg[9]_0[4]
    SLICE_X92Y9          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.029 r  graph_inst/ball2_y_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.029    graph_inst/ball2_y_reg0[5]
    SLICE_X92Y9          FDPE                                         r  graph_inst/ball2_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.879    -0.497    graph_inst/CLK
    SLICE_X92Y9          FDPE                                         r  graph_inst/ball2_y_reg_reg[5]/C
                         clock pessimism              0.096    -0.401    
    SLICE_X92Y9          FDPE (Hold_fdpe_C_D)         0.134    -0.267    graph_inst/ball2_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 graph_inst/ball2_y_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.608    -0.402    graph_inst/CLK
    SLICE_X92Y10         FDCE                                         r  graph_inst/ball2_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.238 r  graph_inst/ball2_y_reg_reg[8]/Q
                         net (fo=17, routed)          0.079    -0.159    graph_inst/ball2_y_reg_reg[9]_0[8]
    SLICE_X92Y10         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.030 r  graph_inst/ball2_y_reg0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.030    graph_inst/ball2_y_reg0[9]
    SLICE_X92Y10         FDCE                                         r  graph_inst/ball2_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.878    -0.498    graph_inst/CLK
    SLICE_X92Y10         FDCE                                         r  graph_inst/ball2_y_reg_reg[9]/C
                         clock pessimism              0.096    -0.402    
    SLICE_X92Y10         FDCE (Hold_fdce_C_D)         0.134    -0.268    graph_inst/ball2_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X102Y15    graph_inst/ball1_vy_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X102Y15    graph_inst/ball1_vy_reg_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X102Y15    graph_inst/ball1_vy_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X102Y15    graph_inst/ball1_vy_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X102Y15    graph_inst/ball1_vy_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X102Y16    graph_inst/ball1_vy_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X102Y16    graph_inst/ball1_vy_reg_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X102Y16    graph_inst/ball1_vy_reg_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X94Y21     graph_inst/ball2_vx_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X94Y21     graph_inst/ball2_vx_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X94Y21     graph_inst/ball2_vx_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X94Y21     graph_inst/ball2_vx_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X94Y21     graph_inst/ball2_vx_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X94Y21     graph_inst/ball2_vx_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X94Y21     graph_inst/ball2_vx_reg_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y37      keypad_inst/sclk_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y37      keypad_inst/sclk_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y37      keypad_inst/sclk_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X102Y15    graph_inst/ball1_vy_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X102Y15    graph_inst/ball1_vy_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X102Y15    graph_inst/ball1_vy_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X102Y15    graph_inst/ball1_vy_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X102Y15    graph_inst/ball1_vy_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X102Y16    graph_inst/ball1_vy_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X102Y16    graph_inst/ball1_vy_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X102Y16    graph_inst/ball1_vy_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X102Y16    graph_inst/ball1_vy_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X102Y16    graph_inst/ball1_vy_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



