

================================================================
== Vitis HLS Report for 'mul_ap_uint_256_ap_int_8_ap_int_8_32u_s'
================================================================
* Date:           Wed May 22 16:51:43 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Sparse_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.204 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_55_1     |        ?|        ?|         ?|          -|          -|        ?|        no|
        | + VITIS_LOOP_57_2    |        ?|        ?|   3 ~ 768|          -|          -|        ?|        no|
        |  ++ VITIS_LOOP_62_3  |        0|      765|         3|          -|          -|  0 ~ 255|        no|
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.20>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%block = alloca i32 1"   --->   Operation 8 'alloca' 'block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_COLS_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.10ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 10 'read' 'p_read_1' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (2.10ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 11 'read' 'p_read_2' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (2.10ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %fm_COLS_c, i32 %p_read_1"   --->   Operation 12 'write' 'write_ln0' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %am_ROWS_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.10ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %am_ROWS_c, i32 %p_read_2"   --->   Operation 14 'write' 'write_ln0' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_out1, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [src/../include/helpers.hpp:47]   --->   Operation 16 'specpipeline' 'specpipeline_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %p_read_1, i32 5, i32 31" [src/../include/helpers.hpp:55]   --->   Operation 17 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln55 = store i27 0, i27 %block" [src/../include/helpers.hpp:55]   --->   Operation 18 'store' 'store_ln55' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln55 = br void %VITIS_LOOP_57_2" [src/../include/helpers.hpp:55]   --->   Operation 19 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.13>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%block_1 = load i27 %block"   --->   Operation 20 'load' 'block_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.84ns)   --->   "%icmp_ln55 = icmp_eq  i27 %block_1, i27 %trunc_ln" [src/../include/helpers.hpp:55]   --->   Operation 21 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.13ns)   --->   "%block_2 = add i27 %block_1, i27 1" [src/../include/helpers.hpp:55]   --->   Operation 22 'add' 'block_2' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %VITIS_LOOP_57_2.split, void %for.end32.loopexit" [src/../include/helpers.hpp:55]   --->   Operation 23 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/../include/helpers.hpp:55]   --->   Operation 24 'specloopname' 'specloopname_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = trunc i27 %block_1"   --->   Operation 25 'trunc' 'empty' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty, i5 0"   --->   Operation 26 'bitconcatenate' 'mul' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.46ns)   --->   "%br_ln57 = br void %for.body.i.i" [src/../include/helpers.hpp:57]   --->   Operation 27 'br' 'br_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.46>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln73 = ret" [src/../include/helpers.hpp:73]   --->   Operation 28 'ret' 'ret_ln73' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.26>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%row = phi i32 0, void %VITIS_LOOP_57_2.split, i32 %add_ln57, void %for.inc27.loopexit" [src/../include/helpers.hpp:57]   --->   Operation 29 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%idx_ram_base = phi i32 0, void %VITIS_LOOP_57_2.split, i32 %idx_ram_base_1, void %for.inc27.loopexit"   --->   Operation 30 'phi' 'idx_ram_base' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i32 %row" [src/../include/helpers.hpp:57]   --->   Operation 31 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.80ns)   --->   "%icmp_ln57 = icmp_eq  i32 %row, i32 %p_read_2" [src/../include/helpers.hpp:57]   --->   Operation 32 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.14ns)   --->   "%add_ln57 = add i32 %row, i32 1" [src/../include/helpers.hpp:57]   --->   Operation 33 'add' 'add_ln57' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.body.i.i.split, void %for.inc30.loopexit" [src/../include/helpers.hpp:57]   --->   Operation 34 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%count_ram_addr = getelementptr i8 %count_ram, i64 0, i64 %zext_ln57" [src/../include/helpers.hpp:58]   --->   Operation 35 'getelementptr' 'count_ram_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (0.73ns)   --->   "%idx_count = load i5 %count_ram_addr" [src/../include/helpers.hpp:58]   --->   Operation 36 'load' 'idx_count' <Predicate = (!icmp_ln57)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln55 = store i27 %block_2, i27 %block" [src/../include/helpers.hpp:55]   --->   Operation 37 'store' 'store_ln55' <Predicate = (icmp_ln57)> <Delay = 0.46>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln55 = br void %VITIS_LOOP_57_2" [src/../include/helpers.hpp:55]   --->   Operation 38 'br' 'br_ln55' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/../include/helpers.hpp:56]   --->   Operation 39 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (0.73ns)   --->   "%idx_count = load i5 %count_ram_addr" [src/../include/helpers.hpp:58]   --->   Operation 40 'load' 'idx_count' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i8 %idx_count" [src/../include/helpers.hpp:58]   --->   Operation 41 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i32 %idx_ram_base" [src/../include/helpers.hpp:62]   --->   Operation 42 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.46ns)   --->   "%br_ln62 = br void %for.inc" [src/../include/helpers.hpp:62]   --->   Operation 43 'br' 'br_ln62' <Predicate = true> <Delay = 0.46>

State 5 <SV = 4> <Delay = 2.55>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%count = phi i8 %add_ln62, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:62]   --->   Operation 44 'phi' 'count' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%result_m_Val_V_62 = phi i8 %add_ln66_31, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 45 'phi' 'result_m_Val_V_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%result_m_Val_V_61 = phi i8 %add_ln66_30, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 46 'phi' 'result_m_Val_V_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%result_m_Val_V_60 = phi i8 %add_ln66_29, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 47 'phi' 'result_m_Val_V_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%result_m_Val_V_59 = phi i8 %add_ln66_28, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 48 'phi' 'result_m_Val_V_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%result_m_Val_V_58 = phi i8 %add_ln66_27, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 49 'phi' 'result_m_Val_V_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%result_m_Val_V_57 = phi i8 %add_ln66_26, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 50 'phi' 'result_m_Val_V_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%result_m_Val_V_56 = phi i8 %add_ln66_25, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 51 'phi' 'result_m_Val_V_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%result_m_Val_V_55 = phi i8 %add_ln66_24, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 52 'phi' 'result_m_Val_V_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%result_m_Val_V_54 = phi i8 %add_ln66_23, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 53 'phi' 'result_m_Val_V_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%result_m_Val_V_53 = phi i8 %add_ln66_22, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 54 'phi' 'result_m_Val_V_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%result_m_Val_V_52 = phi i8 %add_ln66_21, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 55 'phi' 'result_m_Val_V_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%result_m_Val_V_51 = phi i8 %add_ln66_20, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 56 'phi' 'result_m_Val_V_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%result_m_Val_V_50 = phi i8 %add_ln66_19, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 57 'phi' 'result_m_Val_V_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%result_m_Val_V_49 = phi i8 %add_ln66_18, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 58 'phi' 'result_m_Val_V_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%result_m_Val_V_48 = phi i8 %add_ln66_17, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 59 'phi' 'result_m_Val_V_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%result_m_Val_V_47 = phi i8 %add_ln66_16, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 60 'phi' 'result_m_Val_V_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%result_m_Val_V_46 = phi i8 %add_ln66_15, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 61 'phi' 'result_m_Val_V_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%result_m_Val_V_45 = phi i8 %add_ln66_14, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 62 'phi' 'result_m_Val_V_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%result_m_Val_V_44 = phi i8 %add_ln66_13, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 63 'phi' 'result_m_Val_V_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%result_m_Val_V_43 = phi i8 %add_ln66_12, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 64 'phi' 'result_m_Val_V_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%result_m_Val_V_42 = phi i8 %add_ln66_11, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 65 'phi' 'result_m_Val_V_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%result_m_Val_V_41 = phi i8 %add_ln66_10, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 66 'phi' 'result_m_Val_V_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%result_m_Val_V_40 = phi i8 %add_ln66_9, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 67 'phi' 'result_m_Val_V_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%result_m_Val_V_39 = phi i8 %add_ln66_8, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 68 'phi' 'result_m_Val_V_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%result_m_Val_V_38 = phi i8 %add_ln66_7, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 69 'phi' 'result_m_Val_V_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%result_m_Val_V_37 = phi i8 %add_ln66_6, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 70 'phi' 'result_m_Val_V_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%result_m_Val_V_36 = phi i8 %add_ln66_5, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 71 'phi' 'result_m_Val_V_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%result_m_Val_V_35 = phi i8 %add_ln66_4, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 72 'phi' 'result_m_Val_V_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%result_m_Val_V_34 = phi i8 %add_ln66_3, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 73 'phi' 'result_m_Val_V_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%result_m_Val_V_33 = phi i8 %add_ln66_2, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 74 'phi' 'result_m_Val_V_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%result_m_Val_V_32 = phi i8 %add_ln66_1, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 75 'phi' 'result_m_Val_V_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%result_m_Val_V = phi i8 %add_ln66, void %for.inc.split, i8 0, void %for.body.i.i.split" [src/../include/helpers.hpp:66]   --->   Operation 76 'phi' 'result_m_Val_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i8 %count" [src/../include/helpers.hpp:62]   --->   Operation 77 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.70ns)   --->   "%icmp_ln62 = icmp_eq  i8 %count, i8 %idx_count" [src/../include/helpers.hpp:62]   --->   Operation 78 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0"   --->   Operation 79 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.87ns)   --->   "%add_ln62 = add i8 %count, i8 1" [src/../include/helpers.hpp:62]   --->   Operation 80 'add' 'add_ln62' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.inc.split, void %for.inc27.loopexit" [src/../include/helpers.hpp:62]   --->   Operation 81 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.93ns)   --->   "%add_ln63 = add i10 %trunc_ln62, i10 %zext_ln62" [src/../include/helpers.hpp:63]   --->   Operation 82 'add' 'add_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i10 %add_ln63" [src/../include/helpers.hpp:63]   --->   Operation 83 'zext' 'zext_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%idx_ram_addr = getelementptr i8 %idx_ram, i64 0, i64 %zext_ln63" [src/../include/helpers.hpp:63]   --->   Operation 84 'getelementptr' 'idx_ram_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_5 : Operation 85 [2/2] (1.29ns)   --->   "%idx = load i10 %idx_ram_addr" [src/../include/helpers.hpp:63]   --->   Operation 85 'load' 'idx' <Predicate = (!icmp_ln62)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_5 : Operation 86 [1/1] (1.14ns)   --->   "%idx_ram_base_1 = add i32 %zext_ln58, i32 %idx_ram_base" [src/../include/helpers.hpp:69]   --->   Operation 86 'add' 'idx_ram_base_1' <Predicate = (icmp_ln62)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %result_m_Val_V_62, i8 %result_m_Val_V_61, i8 %result_m_Val_V_60, i8 %result_m_Val_V_59, i8 %result_m_Val_V_58, i8 %result_m_Val_V_57, i8 %result_m_Val_V_56, i8 %result_m_Val_V_55, i8 %result_m_Val_V_54, i8 %result_m_Val_V_53, i8 %result_m_Val_V_52, i8 %result_m_Val_V_51, i8 %result_m_Val_V_50, i8 %result_m_Val_V_49, i8 %result_m_Val_V_48, i8 %result_m_Val_V_47, i8 %result_m_Val_V_46, i8 %result_m_Val_V_45, i8 %result_m_Val_V_44, i8 %result_m_Val_V_43, i8 %result_m_Val_V_42, i8 %result_m_Val_V_41, i8 %result_m_Val_V_40, i8 %result_m_Val_V_39, i8 %result_m_Val_V_38, i8 %result_m_Val_V_37, i8 %result_m_Val_V_36, i8 %result_m_Val_V_35, i8 %result_m_Val_V_34, i8 %result_m_Val_V_33, i8 %result_m_Val_V_32, i8 %result_m_Val_V"   --->   Operation 87 'bitconcatenate' 'p_Result_s' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.84ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %data_out1, i256 %p_Result_s" [src/../include/helpers.hpp:70]   --->   Operation 88 'write' 'write_ln70' <Predicate = (icmp_ln62)> <Delay = 1.84> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 64> <FIFO>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.body.i.i" [src/../include/helpers.hpp:57]   --->   Operation 89 'br' 'br_ln57' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.49>
ST_6 : Operation 90 [1/2] (1.29ns)   --->   "%idx = load i10 %idx_ram_addr" [src/../include/helpers.hpp:63]   --->   Operation 90 'load' 'idx' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i8 %idx" [src/../include/helpers.hpp:64]   --->   Operation 91 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.90ns)   --->   "%add_ln64 = add i9 %mul, i9 %zext_ln64" [src/../include/helpers.hpp:64]   --->   Operation 92 'add' 'add_ln64' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i9 %add_ln64" [src/../include/helpers.hpp:64]   --->   Operation 93 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%fm_ram_addr = getelementptr i256 %fm_ram, i64 0, i64 %zext_ln64_1" [src/../include/helpers.hpp:64]   --->   Operation 94 'getelementptr' 'fm_ram_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [2/2] (1.29ns)   --->   "%p_Val2_s = load i9 %fm_ram_addr"   --->   Operation 95 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 7 <SV = 6> <Delay = 2.16>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/../include/helpers.hpp:62]   --->   Operation 96 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/2] (1.29ns)   --->   "%p_Val2_s = load i9 %fm_ram_addr"   --->   Operation 97 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%l_val_V_32 = trunc i256 %p_Val2_s"   --->   Operation 98 'trunc' 'l_val_V_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%l_val_V_33 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 8, i32 15"   --->   Operation 99 'partselect' 'l_val_V_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%l_val_V_34 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 16, i32 23"   --->   Operation 100 'partselect' 'l_val_V_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%l_val_V_35 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 24, i32 31"   --->   Operation 101 'partselect' 'l_val_V_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%l_val_V_36 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 32, i32 39"   --->   Operation 102 'partselect' 'l_val_V_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%l_val_V_37 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 40, i32 47"   --->   Operation 103 'partselect' 'l_val_V_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%l_val_V_38 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 48, i32 55"   --->   Operation 104 'partselect' 'l_val_V_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%l_val_V_39 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 56, i32 63"   --->   Operation 105 'partselect' 'l_val_V_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%l_val_V_40 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 64, i32 71"   --->   Operation 106 'partselect' 'l_val_V_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%l_val_V_41 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 72, i32 79"   --->   Operation 107 'partselect' 'l_val_V_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%l_val_V_42 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 80, i32 87"   --->   Operation 108 'partselect' 'l_val_V_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%l_val_V_43 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 88, i32 95"   --->   Operation 109 'partselect' 'l_val_V_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%l_val_V_44 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 96, i32 103"   --->   Operation 110 'partselect' 'l_val_V_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%l_val_V_45 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 104, i32 111"   --->   Operation 111 'partselect' 'l_val_V_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%l_val_V_46 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 112, i32 119"   --->   Operation 112 'partselect' 'l_val_V_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%l_val_V_47 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 120, i32 127"   --->   Operation 113 'partselect' 'l_val_V_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%l_val_V_48 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 128, i32 135"   --->   Operation 114 'partselect' 'l_val_V_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%l_val_V_49 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 136, i32 143"   --->   Operation 115 'partselect' 'l_val_V_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%l_val_V_50 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 144, i32 151"   --->   Operation 116 'partselect' 'l_val_V_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%l_val_V_51 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 152, i32 159"   --->   Operation 117 'partselect' 'l_val_V_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%l_val_V_52 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 160, i32 167"   --->   Operation 118 'partselect' 'l_val_V_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%l_val_V_53 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 168, i32 175"   --->   Operation 119 'partselect' 'l_val_V_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%l_val_V_54 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 176, i32 183"   --->   Operation 120 'partselect' 'l_val_V_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%l_val_V_55 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 184, i32 191"   --->   Operation 121 'partselect' 'l_val_V_55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%l_val_V_56 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 192, i32 199"   --->   Operation 122 'partselect' 'l_val_V_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%l_val_V_57 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 200, i32 207"   --->   Operation 123 'partselect' 'l_val_V_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%l_val_V_58 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 208, i32 215"   --->   Operation 124 'partselect' 'l_val_V_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%l_val_V_59 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 216, i32 223"   --->   Operation 125 'partselect' 'l_val_V_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%l_val_V_60 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 224, i32 231"   --->   Operation 126 'partselect' 'l_val_V_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%l_val_V_61 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 232, i32 239"   --->   Operation 127 'partselect' 'l_val_V_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%l_val_V_62 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 240, i32 247"   --->   Operation 128 'partselect' 'l_val_V_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%l_val_V_63 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 248, i32 255"   --->   Operation 129 'partselect' 'l_val_V_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.87ns)   --->   "%add_ln66 = add i8 %l_val_V_32, i8 %result_m_Val_V" [src/../include/helpers.hpp:66]   --->   Operation 130 'add' 'add_ln66' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.87ns)   --->   "%add_ln66_1 = add i8 %l_val_V_33, i8 %result_m_Val_V_32" [src/../include/helpers.hpp:66]   --->   Operation 131 'add' 'add_ln66_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.87ns)   --->   "%add_ln66_2 = add i8 %l_val_V_34, i8 %result_m_Val_V_33" [src/../include/helpers.hpp:66]   --->   Operation 132 'add' 'add_ln66_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.87ns)   --->   "%add_ln66_3 = add i8 %l_val_V_35, i8 %result_m_Val_V_34" [src/../include/helpers.hpp:66]   --->   Operation 133 'add' 'add_ln66_3' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.87ns)   --->   "%add_ln66_4 = add i8 %l_val_V_36, i8 %result_m_Val_V_35" [src/../include/helpers.hpp:66]   --->   Operation 134 'add' 'add_ln66_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.87ns)   --->   "%add_ln66_5 = add i8 %l_val_V_37, i8 %result_m_Val_V_36" [src/../include/helpers.hpp:66]   --->   Operation 135 'add' 'add_ln66_5' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.87ns)   --->   "%add_ln66_6 = add i8 %l_val_V_38, i8 %result_m_Val_V_37" [src/../include/helpers.hpp:66]   --->   Operation 136 'add' 'add_ln66_6' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.87ns)   --->   "%add_ln66_7 = add i8 %l_val_V_39, i8 %result_m_Val_V_38" [src/../include/helpers.hpp:66]   --->   Operation 137 'add' 'add_ln66_7' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.87ns)   --->   "%add_ln66_8 = add i8 %l_val_V_40, i8 %result_m_Val_V_39" [src/../include/helpers.hpp:66]   --->   Operation 138 'add' 'add_ln66_8' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.87ns)   --->   "%add_ln66_9 = add i8 %l_val_V_41, i8 %result_m_Val_V_40" [src/../include/helpers.hpp:66]   --->   Operation 139 'add' 'add_ln66_9' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.87ns)   --->   "%add_ln66_10 = add i8 %l_val_V_42, i8 %result_m_Val_V_41" [src/../include/helpers.hpp:66]   --->   Operation 140 'add' 'add_ln66_10' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.87ns)   --->   "%add_ln66_11 = add i8 %l_val_V_43, i8 %result_m_Val_V_42" [src/../include/helpers.hpp:66]   --->   Operation 141 'add' 'add_ln66_11' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.87ns)   --->   "%add_ln66_12 = add i8 %l_val_V_44, i8 %result_m_Val_V_43" [src/../include/helpers.hpp:66]   --->   Operation 142 'add' 'add_ln66_12' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.87ns)   --->   "%add_ln66_13 = add i8 %l_val_V_45, i8 %result_m_Val_V_44" [src/../include/helpers.hpp:66]   --->   Operation 143 'add' 'add_ln66_13' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.87ns)   --->   "%add_ln66_14 = add i8 %l_val_V_46, i8 %result_m_Val_V_45" [src/../include/helpers.hpp:66]   --->   Operation 144 'add' 'add_ln66_14' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.87ns)   --->   "%add_ln66_15 = add i8 %l_val_V_47, i8 %result_m_Val_V_46" [src/../include/helpers.hpp:66]   --->   Operation 145 'add' 'add_ln66_15' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.87ns)   --->   "%add_ln66_16 = add i8 %l_val_V_48, i8 %result_m_Val_V_47" [src/../include/helpers.hpp:66]   --->   Operation 146 'add' 'add_ln66_16' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.87ns)   --->   "%add_ln66_17 = add i8 %l_val_V_49, i8 %result_m_Val_V_48" [src/../include/helpers.hpp:66]   --->   Operation 147 'add' 'add_ln66_17' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.87ns)   --->   "%add_ln66_18 = add i8 %l_val_V_50, i8 %result_m_Val_V_49" [src/../include/helpers.hpp:66]   --->   Operation 148 'add' 'add_ln66_18' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.87ns)   --->   "%add_ln66_19 = add i8 %l_val_V_51, i8 %result_m_Val_V_50" [src/../include/helpers.hpp:66]   --->   Operation 149 'add' 'add_ln66_19' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.87ns)   --->   "%add_ln66_20 = add i8 %l_val_V_52, i8 %result_m_Val_V_51" [src/../include/helpers.hpp:66]   --->   Operation 150 'add' 'add_ln66_20' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.87ns)   --->   "%add_ln66_21 = add i8 %l_val_V_53, i8 %result_m_Val_V_52" [src/../include/helpers.hpp:66]   --->   Operation 151 'add' 'add_ln66_21' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.87ns)   --->   "%add_ln66_22 = add i8 %l_val_V_54, i8 %result_m_Val_V_53" [src/../include/helpers.hpp:66]   --->   Operation 152 'add' 'add_ln66_22' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.87ns)   --->   "%add_ln66_23 = add i8 %l_val_V_55, i8 %result_m_Val_V_54" [src/../include/helpers.hpp:66]   --->   Operation 153 'add' 'add_ln66_23' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.87ns)   --->   "%add_ln66_24 = add i8 %l_val_V_56, i8 %result_m_Val_V_55" [src/../include/helpers.hpp:66]   --->   Operation 154 'add' 'add_ln66_24' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.87ns)   --->   "%add_ln66_25 = add i8 %l_val_V_57, i8 %result_m_Val_V_56" [src/../include/helpers.hpp:66]   --->   Operation 155 'add' 'add_ln66_25' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.87ns)   --->   "%add_ln66_26 = add i8 %l_val_V_58, i8 %result_m_Val_V_57" [src/../include/helpers.hpp:66]   --->   Operation 156 'add' 'add_ln66_26' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.87ns)   --->   "%add_ln66_27 = add i8 %l_val_V_59, i8 %result_m_Val_V_58" [src/../include/helpers.hpp:66]   --->   Operation 157 'add' 'add_ln66_27' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.87ns)   --->   "%add_ln66_28 = add i8 %l_val_V_60, i8 %result_m_Val_V_59" [src/../include/helpers.hpp:66]   --->   Operation 158 'add' 'add_ln66_28' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.87ns)   --->   "%add_ln66_29 = add i8 %l_val_V_61, i8 %result_m_Val_V_60" [src/../include/helpers.hpp:66]   --->   Operation 159 'add' 'add_ln66_29' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.87ns)   --->   "%add_ln66_30 = add i8 %l_val_V_62, i8 %result_m_Val_V_61" [src/../include/helpers.hpp:66]   --->   Operation 160 'add' 'add_ln66_30' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.87ns)   --->   "%add_ln66_31 = add i8 %l_val_V_63, i8 %result_m_Val_V_62" [src/../include/helpers.hpp:66]   --->   Operation 161 'add' 'add_ln66_31' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.inc" [src/../include/helpers.hpp:62]   --->   Operation 162 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.2ns
The critical path consists of the following:
	wire read operation ('p_read_1') on port 'p_read1' [11]  (2.1 ns)
	fifo write operation ('write_ln0') on port 'fm_COLS_c' [13]  (2.1 ns)

 <State 2>: 1.14ns
The critical path consists of the following:
	'load' operation ('block') on local variable 'block' [22]  (0 ns)
	'add' operation ('block', src/../include/helpers.hpp:55) [24]  (1.14 ns)

 <State 3>: 1.26ns
The critical path consists of the following:
	'phi' operation ('row', src/../include/helpers.hpp:57) with incoming values : ('add_ln57', src/../include/helpers.hpp:57) [32]  (0 ns)
	'add' operation ('add_ln57', src/../include/helpers.hpp:57) [36]  (1.14 ns)
	blocking operation 0.12 ns on control path)

 <State 4>: 0.73ns
The critical path consists of the following:
	'load' operation ('idx_count', src/../include/helpers.hpp:58) on array 'count_ram' [41]  (0.73 ns)

 <State 5>: 2.55ns
The critical path consists of the following:
	'phi' operation ('count', src/../include/helpers.hpp:62) with incoming values : ('add_ln62', src/../include/helpers.hpp:62) [46]  (0 ns)
	'add' operation ('add_ln63', src/../include/helpers.hpp:63) [86]  (0.933 ns)
	'getelementptr' operation ('idx_ram_addr', src/../include/helpers.hpp:63) [88]  (0 ns)
	'load' operation ('idx', src/../include/helpers.hpp:63) on array 'idx_ram' [89]  (1.3 ns)
	blocking operation 0.319 ns on control path)

 <State 6>: 3.5ns
The critical path consists of the following:
	'load' operation ('idx', src/../include/helpers.hpp:63) on array 'idx_ram' [89]  (1.3 ns)
	'add' operation ('add_ln64', src/../include/helpers.hpp:64) [91]  (0.902 ns)
	'getelementptr' operation ('fm_ram_addr', src/../include/helpers.hpp:64) [93]  (0 ns)
	'load' operation ('__Val2__') on array 'fm_ram' [94]  (1.3 ns)

 <State 7>: 2.17ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'fm_ram' [94]  (1.3 ns)
	'add' operation ('add_ln66', src/../include/helpers.hpp:66) [127]  (0.871 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
