Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec  3 04:35:38 2020
| Host         : DESKTOP-3M4I0EQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (171)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (25)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (171)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: io_dip[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: io_dip[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: io_dip[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: io_dip[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: io_dip[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: io_dip[5] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: FSM_sequential_M_state_q_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: FSM_sequential_M_state_q_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: FSM_sequential_M_state_q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_a_q_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_a_q_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_a_q_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_a_q_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_a_q_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_a_q_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_a_q_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_a_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_a_q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_a_q_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_a_q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_a_q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_a_q_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_a_q_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_a_q_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_a_q_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_b_q_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_b_q_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_b_q_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_b_q_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_b_q_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_b_q_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_b_q_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_b_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_b_q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_b_q_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_b_q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_b_q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_b_q_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_b_q_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_b_q_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_inp_b_q_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: slowclock/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.631        0.000                      0                   98        0.252        0.000                      0                   98        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.631        0.000                      0                   98        0.252        0.000                      0                   98        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.320ns (30.244%)  route 3.044ns (69.756%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.204    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.623 f  seg/ctr/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.833     6.456    seg/ctr/M_ctr_q[13]
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.327     6.783 r  seg/ctr/M_ctr_q[17]_i_5/O
                         net (fo=1, routed)           0.614     7.397    seg/ctr/M_ctr_q[17]_i_5_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.326     7.723 r  seg/ctr/M_ctr_q[17]_i_4/O
                         net (fo=1, routed)           0.518     8.242    seg/ctr/M_ctr_q[17]_i_4_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.366 r  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=18, routed)          1.079     9.445    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.124     9.569 r  seg/ctr/M_ctr_q[15]_i_1/O
                         net (fo=1, routed)           0.000     9.569    seg/ctr/M_ctr_d[15]
    SLICE_X62Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    14.909    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[15]/C
                         clock pessimism              0.295    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.031    15.200    seg/ctr/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.350ns (30.721%)  route 3.044ns (69.279%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.204    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.623 f  seg/ctr/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.833     6.456    seg/ctr/M_ctr_q[13]
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.327     6.783 r  seg/ctr/M_ctr_q[17]_i_5/O
                         net (fo=1, routed)           0.614     7.397    seg/ctr/M_ctr_q[17]_i_5_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.326     7.723 r  seg/ctr/M_ctr_q[17]_i_4/O
                         net (fo=1, routed)           0.518     8.242    seg/ctr/M_ctr_q[17]_i_4_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.366 r  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=18, routed)          1.079     9.445    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.154     9.599 r  seg/ctr/M_ctr_q[16]_i_1/O
                         net (fo=1, routed)           0.000     9.599    seg/ctr/M_ctr_d[16]
    SLICE_X62Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    14.909    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
                         clock pessimism              0.295    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.075    15.244    seg/ctr/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.320ns (31.121%)  route 2.921ns (68.879%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.204    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.623 f  seg/ctr/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.833     6.456    seg/ctr/M_ctr_q[13]
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.327     6.783 r  seg/ctr/M_ctr_q[17]_i_5/O
                         net (fo=1, routed)           0.614     7.397    seg/ctr/M_ctr_q[17]_i_5_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.326     7.723 r  seg/ctr/M_ctr_q[17]_i_4/O
                         net (fo=1, routed)           0.518     8.242    seg/ctr/M_ctr_q[17]_i_4_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.366 r  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=18, routed)          0.956     9.322    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.124     9.446 r  seg/ctr/M_ctr_q[6]_i_1/O
                         net (fo=1, routed)           0.000     9.446    seg/ctr/M_ctr_d[6]
    SLICE_X64Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    14.909    seg/ctr/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[6]/C
                         clock pessimism              0.273    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.081    15.228    seg/ctr/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.348ns (31.573%)  route 2.921ns (68.427%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.204    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.623 f  seg/ctr/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.833     6.456    seg/ctr/M_ctr_q[13]
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.327     6.783 r  seg/ctr/M_ctr_q[17]_i_5/O
                         net (fo=1, routed)           0.614     7.397    seg/ctr/M_ctr_q[17]_i_5_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.326     7.723 r  seg/ctr/M_ctr_q[17]_i_4/O
                         net (fo=1, routed)           0.518     8.242    seg/ctr/M_ctr_q[17]_i_4_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.366 r  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=18, routed)          0.956     9.322    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.152     9.474 r  seg/ctr/M_ctr_q[9]_i_1/O
                         net (fo=1, routed)           0.000     9.474    seg/ctr/M_ctr_d[9]
    SLICE_X64Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    14.909    seg/ctr/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[9]/C
                         clock pessimism              0.273    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.118    15.265    seg/ctr/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.320ns (31.483%)  route 2.873ns (68.517%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.204    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.623 f  seg/ctr/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.833     6.456    seg/ctr/M_ctr_q[13]
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.327     6.783 r  seg/ctr/M_ctr_q[17]_i_5/O
                         net (fo=1, routed)           0.614     7.397    seg/ctr/M_ctr_q[17]_i_5_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.326     7.723 r  seg/ctr/M_ctr_q[17]_i_4/O
                         net (fo=1, routed)           0.518     8.242    seg/ctr/M_ctr_q[17]_i_4_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.366 r  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=18, routed)          0.907     9.273    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.124     9.397 r  seg/ctr/M_ctr_q[14]_i_1/O
                         net (fo=1, routed)           0.000     9.397    seg/ctr/M_ctr_d[14]
    SLICE_X62Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    14.909    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[14]/C
                         clock pessimism              0.295    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.031    15.200    seg/ctr/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.348ns (31.937%)  route 2.873ns (68.063%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.204    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.623 f  seg/ctr/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.833     6.456    seg/ctr/M_ctr_q[13]
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.327     6.783 r  seg/ctr/M_ctr_q[17]_i_5/O
                         net (fo=1, routed)           0.614     7.397    seg/ctr/M_ctr_q[17]_i_5_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.326     7.723 r  seg/ctr/M_ctr_q[17]_i_4/O
                         net (fo=1, routed)           0.518     8.242    seg/ctr/M_ctr_q[17]_i_4_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.366 r  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=18, routed)          0.907     9.273    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.152     9.425 r  seg/ctr/M_ctr_q[17]_i_1/O
                         net (fo=1, routed)           0.000     9.425    seg/ctr/M_ctr_d[17]
    SLICE_X62Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    14.909    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
                         clock pessimism              0.295    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.075    15.244    seg/ctr/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.320ns (32.566%)  route 2.733ns (67.434%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.204    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.623 f  seg/ctr/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.833     6.456    seg/ctr/M_ctr_q[13]
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.327     6.783 r  seg/ctr/M_ctr_q[17]_i_5/O
                         net (fo=1, routed)           0.614     7.397    seg/ctr/M_ctr_q[17]_i_5_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.326     7.723 r  seg/ctr/M_ctr_q[17]_i_4/O
                         net (fo=1, routed)           0.518     8.242    seg/ctr/M_ctr_q[17]_i_4_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.366 r  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=18, routed)          0.768     9.134    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.124     9.258 r  seg/ctr/M_ctr_q[7]_i_1/O
                         net (fo=1, routed)           0.000     9.258    seg/ctr/M_ctr_d[7]
    SLICE_X64Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    14.909    seg/ctr/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[7]/C
                         clock pessimism              0.273    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.079    15.226    seg/ctr/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 1.320ns (32.669%)  route 2.720ns (67.331%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.204    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.623 f  seg/ctr/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.833     6.456    seg/ctr/M_ctr_q[13]
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.327     6.783 r  seg/ctr/M_ctr_q[17]_i_5/O
                         net (fo=1, routed)           0.614     7.397    seg/ctr/M_ctr_q[17]_i_5_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.326     7.723 r  seg/ctr/M_ctr_q[17]_i_4/O
                         net (fo=1, routed)           0.518     8.242    seg/ctr/M_ctr_q[17]_i_4_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.366 r  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=18, routed)          0.755     9.121    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.124     9.245 r  seg/ctr/M_ctr_q[11]_i_1/O
                         net (fo=1, routed)           0.000     9.245    seg/ctr/M_ctr_d[11]
    SLICE_X64Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    14.909    seg/ctr/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[11]/C
                         clock pessimism              0.273    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.077    15.224    seg/ctr/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 1.346ns (33.100%)  route 2.720ns (66.900%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.204    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.623 f  seg/ctr/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.833     6.456    seg/ctr/M_ctr_q[13]
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.327     6.783 r  seg/ctr/M_ctr_q[17]_i_5/O
                         net (fo=1, routed)           0.614     7.397    seg/ctr/M_ctr_q[17]_i_5_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.326     7.723 r  seg/ctr/M_ctr_q[17]_i_4/O
                         net (fo=1, routed)           0.518     8.242    seg/ctr/M_ctr_q[17]_i_4_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.366 r  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=18, routed)          0.755     9.121    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.150     9.271 r  seg/ctr/M_ctr_q[12]_i_1/O
                         net (fo=1, routed)           0.000     9.271    seg/ctr/M_ctr_d[12]
    SLICE_X64Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    14.909    seg/ctr/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[12]/C
                         clock pessimism              0.273    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.118    15.265    seg/ctr/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.313ns (32.450%)  route 2.733ns (67.550%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.204    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.623 f  seg/ctr/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.833     6.456    seg/ctr/M_ctr_q[13]
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.327     6.783 r  seg/ctr/M_ctr_q[17]_i_5/O
                         net (fo=1, routed)           0.614     7.397    seg/ctr/M_ctr_q[17]_i_5_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.326     7.723 r  seg/ctr/M_ctr_q[17]_i_4/O
                         net (fo=1, routed)           0.518     8.242    seg/ctr/M_ctr_q[17]_i_4_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.366 r  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=18, routed)          0.768     9.134    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.117     9.251 r  seg/ctr/M_ctr_q[8]_i_1/O
                         net (fo=1, routed)           0.000     9.251    seg/ctr/M_ctr_d[8]
    SLICE_X64Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    14.909    seg/ctr/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  seg/ctr/M_ctr_q_reg[8]/C
                         clock pessimism              0.273    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.118    15.265    seg/ctr/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  6.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.589     1.533    slowclock/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  slowclock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.782    slowclock/M_ctr_q_reg_n_0_[15]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  slowclock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    slowclock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X63Y32         FDRE                                         r  slowclock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.048    slowclock/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X63Y32         FDRE (Hold_fdre_C_D)         0.105     1.638    slowclock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.590     1.534    slowclock/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  slowclock/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.783    slowclock/M_ctr_q_reg_n_0_[19]
    SLICE_X63Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  slowclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    slowclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X63Y33         FDRE                                         r  slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.859     2.049    slowclock/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.105     1.639    slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.591     1.535    slowclock/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  slowclock/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.784    slowclock/M_ctr_q_reg_n_0_[23]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  slowclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    slowclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X63Y34         FDRE                                         r  slowclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.860     2.050    slowclock/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X63Y34         FDRE (Hold_fdre_C_D)         0.105     1.640    slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.586     1.530    slowclock/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  slowclock/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  slowclock/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.779    slowclock/M_ctr_q_reg_n_0_[3]
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  slowclock/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    slowclock/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X63Y29         FDRE                                         r  slowclock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.855     2.045    slowclock/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  slowclock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.105     1.635    slowclock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.587     1.531    slowclock/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  slowclock/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  slowclock/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.780    slowclock/M_ctr_q_reg_n_0_[7]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  slowclock/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    slowclock/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X63Y30         FDRE                                         r  slowclock/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.856     2.046    slowclock/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  slowclock/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.105     1.636    slowclock/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.532    slowclock/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  slowclock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.781    slowclock/M_ctr_q_reg_n_0_[11]
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  slowclock/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    slowclock/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X63Y31         FDRE                                         r  slowclock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     2.047    slowclock/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X63Y31         FDRE (Hold_fdre_C_D)         0.105     1.637    slowclock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.589     1.533    slowclock/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  slowclock/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  slowclock/M_ctr_q_reg[12]/Q
                         net (fo=1, routed)           0.105     1.779    slowclock/M_ctr_q_reg_n_0_[12]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.894 r  slowclock/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    slowclock/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X63Y32         FDRE                                         r  slowclock/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.048    slowclock/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  slowclock/M_ctr_q_reg[12]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X63Y32         FDRE (Hold_fdre_C_D)         0.105     1.638    slowclock/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.591     1.535    slowclock/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  slowclock/M_ctr_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  slowclock/M_ctr_q_reg[20]/Q
                         net (fo=1, routed)           0.105     1.781    slowclock/M_ctr_q_reg_n_0_[20]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.896 r  slowclock/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    slowclock/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X63Y34         FDRE                                         r  slowclock/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.860     2.050    slowclock/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  slowclock/M_ctr_q_reg[20]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X63Y34         FDRE (Hold_fdre_C_D)         0.105     1.640    slowclock/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.587     1.531    slowclock/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  slowclock/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  slowclock/M_ctr_q_reg[4]/Q
                         net (fo=1, routed)           0.105     1.777    slowclock/M_ctr_q_reg_n_0_[4]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  slowclock/M_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    slowclock/M_ctr_q_reg[4]_i_1_n_7
    SLICE_X63Y30         FDRE                                         r  slowclock/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.856     2.046    slowclock/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  slowclock/M_ctr_q_reg[4]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.105     1.636    slowclock/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.532    slowclock/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  slowclock/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  slowclock/M_ctr_q_reg[8]/Q
                         net (fo=1, routed)           0.105     1.778    slowclock/M_ctr_q_reg_n_0_[8]
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  slowclock/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.893    slowclock/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X63Y31         FDRE                                         r  slowclock/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     2.047    slowclock/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  slowclock/M_ctr_q_reg[8]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X63Y31         FDRE (Hold_fdre_C_D)         0.105     1.637    slowclock/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   M_inp_a_q_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   M_inp_a_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y21   M_inp_a_q_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   M_inp_a_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y21   M_inp_a_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   M_inp_a_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   M_inp_a_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   M_inp_a_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X59Y18   M_inp_a_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   M_inp_a_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   M_inp_a_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   M_inp_a_q_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   M_inp_a_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   M_inp_a_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   M_inp_a_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y18   M_inp_a_q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   M_inp_a_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   M_inp_a_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   M_inp_a_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   M_inp_b_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   seg/ctr/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   seg/ctr/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   seg/ctr/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   seg/ctr/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   seg/ctr/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   seg/ctr/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   seg/ctr/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   seg/ctr/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   M_inp_b_q_reg[7]/C



