# Shift Register
My implementation of CD54HC194 shift register 4-bit and 24-bit (using six 4-bit components). 
Designs were simulated with Intel Quartus Prime Software and implemented on Altera MAX 10 FPGA.
The present work was a semester project in Digital Systems Design class

![wiring_sr24](https://github.com/SpPap/Shift_Register/assets/52887728/1dc7388d-a379-4fbf-8a1c-f00e8c787edd)
