{
  "reproduction": {
    "reproduced": true,
    "command": "circt-verilog --ir-hw source.sv",
    "crash_signature": "SVModuleOpConversion::matchAndRewrite in MooreToCore.cpp",
    "original_hash": "6397c80f76a4",
    "tool_version": "circt-1.139.0",
    "timestamp": "2026-01-28T04:15:00Z"
  },
  "crash_details": {
    "type": "assertion",
    "original_assertion": "dyn_cast on a non-existent value",
    "crash_location": "MooreToCore.cpp:259, getModulePortInfo()",
    "failing_pass": "MooreToCorePass"
  }
}
