

================================================================
== Vivado HLS Report for 'hs2axis'
================================================================
* Date:           Tue Aug 13 16:19:25 2019

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        pool_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     19.57|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  203|  203|  203|  203|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  201|  201|         3|          1|          1|   200|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      6|      0|    195|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    123|
|Register         |        -|      -|    307|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      6|    307|    318|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      7|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_114_p2                    |     *    |      3|  0|  20|          32|          32|
    |tmp_s_fu_120_p2                   |     *    |      3|  0|  20|          32|          32|
    |i_2_fu_141_p2                     |     +    |      0|  0|  38|          31|           1|
    |tmp_16_fu_126_p2                  |     +    |      0|  0|  39|          32|           2|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |out_V_last_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |out_V_last_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |out_V_last_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |tmp_17_fu_136_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_last_fu_147_p2                |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      6|  0| 195|         209|         147|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_reg_103                |   9|          2|   31|         62|
    |in_V_V_blk_n             |   9|          2|    1|          2|
    |out_V_data_V_1_data_out  |   9|          2|  128|        256|
    |out_V_data_V_1_state     |  15|          3|    2|          6|
    |out_V_last_1_data_out    |   9|          2|    1|          2|
    |out_V_last_1_state       |  15|          3|    2|          6|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 123|         26|  170|        346|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                     |    3|   0|    3|          0|
    |ap_done_reg                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |    1|   0|    1|          0|
    |i_reg_103                     |   31|   0|   31|          0|
    |out_V_data_V_1_payload_A      |  128|   0|  128|          0|
    |out_V_data_V_1_payload_B      |  128|   0|  128|          0|
    |out_V_data_V_1_sel_rd         |    1|   0|    1|          0|
    |out_V_data_V_1_sel_wr         |    1|   0|    1|          0|
    |out_V_data_V_1_state          |    2|   0|    2|          0|
    |out_V_last_1_payload_A        |    1|   0|    1|          0|
    |out_V_last_1_payload_B        |    1|   0|    1|          0|
    |out_V_last_1_sel_rd           |    1|   0|    1|          0|
    |out_V_last_1_sel_wr           |    1|   0|    1|          0|
    |out_V_last_1_state            |    2|   0|    2|          0|
    |tmp_17_reg_162                |    1|   0|    1|          0|
    |tmp_17_reg_162_pp0_iter1_reg  |    1|   0|    1|          0|
    |tmp_last_reg_171              |    1|   0|    1|          0|
    +------------------------------+-----+----+-----+-----------+
    |Total                         |  307|   0|  307|          0|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    hs2axis   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    hs2axis   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    hs2axis   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    hs2axis   | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |    hs2axis   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    hs2axis   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    hs2axis   | return value |
|in_V_V_dout     |  in |  128|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|out_r_TDATA     | out |  128|    axis    | out_V_data_V |    pointer   |
|out_r_TVALID    | out |    1|    axis    |  out_V_last  |    pointer   |
|out_r_TREADY    |  in |    1|    axis    |  out_V_last  |    pointer   |
|out_r_TLAST     | out |    1|    axis    |  out_V_last  |    pointer   |
|ch_div_K        |  in |   32|  ap_stable |   ch_div_K   |    scalar    |
|height_out      |  in |   32|  ap_stable |  height_out  |    scalar    |
|width_out       |  in |   32|  ap_stable |   width_out  |    scalar    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (!tmp_17)
	3  / (tmp_17)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

 <State 1> : 19.57ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str41, i32 0, i32 0, [1 x i8]* @p_str42, [1 x i8]* @p_str43, [1 x i8]* @p_str44, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str45, [1 x i8]* @p_str46)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_data_V, i1* %out_V_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%width_out_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %width_out)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%height_out_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %height_out)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ch_div_K_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %ch_div_K)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %height_out, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_stream/pool.cpp:32]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %width_out, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_stream/pool.cpp:33]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ch_div_K, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_stream/pool.cpp:34]
ST_1 : Operation 14 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %ch_div_K_read, %width_out_read" [pool_stream/pool.cpp:36]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (8.51ns)   --->   "%tmp_s = mul i32 %tmp1, %height_out_read" [pool_stream/pool.cpp:36]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.55ns)   --->   "%tmp_16 = add nsw i32 %tmp_s, -1" [pool_stream/pool.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [pool_stream/pool.cpp:36]

 <State 2> : 3.45ns
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %0 ], [ %i_2, %2 ]"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [pool_stream/pool.cpp:36]
ST_2 : Operation 20 [1/1] (2.47ns)   --->   "%tmp_17 = icmp slt i32 %i_cast, %tmp_s" [pool_stream/pool.cpp:36]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.52ns)   --->   "%i_2 = add i31 %i, 1" [pool_stream/pool.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_17, label %2, label %3" [pool_stream/pool.cpp:36]
ST_2 : Operation 23 [1/1] (2.47ns)   --->   "%tmp_last = icmp eq i32 %i_cast, %tmp_16" [pool_stream/pool.cpp:43]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 3.63ns
ST_3 : Operation 24 [1/1] (3.63ns)   --->   "%tmp_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %in_V_V)" [pool_stream/pool.cpp:42]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P(i128* %out_V_data_V, i1* %out_V_last, i128 %tmp_V, i1 %tmp_last)" [pool_stream/pool.cpp:47]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [pool_stream/pool.cpp:37]
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pool_stream/pool.cpp:38]
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 200, i32 200, [1 x i8]* @p_str1) nounwind" [pool_stream/pool.cpp:39]
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P(i128* %out_V_data_V, i1* %out_V_last, i128 %tmp_V, i1 %tmp_last)" [pool_stream/pool.cpp:47]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_19)" [pool_stream/pool.cpp:48]
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br label %1" [pool_stream/pool.cpp:36]

 <State 5> : 0.00ns
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [pool_stream/pool.cpp:49]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_div_K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ height_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ width_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6      (specinterface    ) [ 000000]
StgValue_7      (specinterface    ) [ 000000]
width_out_read  (read             ) [ 000000]
height_out_read (read             ) [ 000000]
ch_div_K_read   (read             ) [ 000000]
StgValue_11     (specinterface    ) [ 000000]
StgValue_12     (specinterface    ) [ 000000]
StgValue_13     (specinterface    ) [ 000000]
tmp1            (mul              ) [ 000000]
tmp_s           (mul              ) [ 001110]
tmp_16          (add              ) [ 001110]
StgValue_17     (br               ) [ 011110]
i               (phi              ) [ 001000]
i_cast          (zext             ) [ 000000]
tmp_17          (icmp             ) [ 001110]
i_2             (add              ) [ 011110]
StgValue_22     (br               ) [ 000000]
tmp_last        (icmp             ) [ 001110]
tmp_V           (read             ) [ 001010]
tmp_19          (specregionbegin  ) [ 000000]
StgValue_27     (specpipeline     ) [ 000000]
StgValue_28     (speclooptripcount) [ 000000]
StgValue_29     (write            ) [ 000000]
empty           (specregionend    ) [ 000000]
StgValue_31     (br               ) [ 011110]
StgValue_32     (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V_last">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_last"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ch_div_K">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_div_K"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="height_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="width_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P.i1P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="width_out_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_out_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="height_out_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_out_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="ch_div_K_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ch_div_K_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_V_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="128" slack="0"/>
<pin id="88" dir="0" index="1" bw="128" slack="0"/>
<pin id="89" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="128" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="0" index="3" bw="128" slack="0"/>
<pin id="97" dir="0" index="4" bw="1" slack="1"/>
<pin id="98" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_25/3 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="31" slack="1"/>
<pin id="105" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="31" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_s_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_16_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="31" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_17_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="1"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_2_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="31" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_last_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="1"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="tmp_s_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="157" class="1005" name="tmp_16_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="162" class="1005" name="tmp_17_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="166" class="1005" name="i_2_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="31" slack="0"/>
<pin id="168" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="tmp_last_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last "/>
</bind>
</comp>

<comp id="176" class="1005" name="tmp_V_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="128" slack="1"/>
<pin id="178" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="42" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="42" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="42" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="52" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="99"><net_src comp="54" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="102"><net_src comp="86" pin="2"/><net_sink comp="92" pin=3"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="80" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="68" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="74" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="46" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="107" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="107" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="50" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="132" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="120" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="160"><net_src comp="126" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="165"><net_src comp="136" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="141" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="174"><net_src comp="147" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="92" pin=4"/></net>

<net id="179"><net_src comp="86" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="92" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_data_V | {4 }
	Port: out_V_last | {4 }
 - Input state : 
	Port: hs2axis : in_V_V | {3 }
	Port: hs2axis : out_V_data_V | {}
	Port: hs2axis : out_V_last | {}
	Port: hs2axis : ch_div_K | {1 }
	Port: hs2axis : height_out | {1 }
	Port: hs2axis : width_out | {1 }
  - Chain level:
	State 1
		tmp_s : 1
		tmp_16 : 2
	State 2
		i_cast : 1
		tmp_17 : 2
		i_2 : 1
		StgValue_22 : 3
		tmp_last : 2
	State 3
	State 4
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    add   |        tmp_16_fu_126       |    0    |    0    |    39   |
|          |         i_2_fu_141         |    0    |    0    |    38   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         tmp1_fu_114        |    3    |    0    |    20   |
|          |        tmp_s_fu_120        |    3    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |        tmp_17_fu_136       |    0    |    0    |    18   |
|          |       tmp_last_fu_147      |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|          |  width_out_read_read_fu_68 |    0    |    0    |    0    |
|   read   | height_out_read_read_fu_74 |    0    |    0    |    0    |
|          |  ch_div_K_read_read_fu_80  |    0    |    0    |    0    |
|          |      tmp_V_read_fu_86      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |       grp_write_fu_92      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |        i_cast_fu_132       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    6    |    0    |   153   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|   i_2_reg_166  |   31   |
|    i_reg_103   |   31   |
| tmp_16_reg_157 |   32   |
| tmp_17_reg_162 |    1   |
|  tmp_V_reg_176 |   128  |
|tmp_last_reg_171|    1   |
|  tmp_s_reg_152 |   32   |
+----------------+--------+
|      Total     |   256  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_92 |  p3  |   2  |  128 |   256  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   256  ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   153  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    1   |   256  |   162  |
+-----------+--------+--------+--------+--------+
