Project Information    c:\users\gui\documents\circuitos\trabalho td\codmem.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 06/08/2008 19:18:14

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

codmem    EPF10K20RC208-3  132    8      0    0         0  %    105      9  %

User Pins:                 132    8      0  



Device-Specific Information:c:\users\gui\documents\circuitos\trabalho td\codmem.rpt
codmem

***** Logic for device 'codmem' compiled without errors.




Device: EPF10K20RC208-3

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF



Device-Specific Information:c:\users\gui\documents\circuitos\trabalho td\codmem.rpt
codmem

** ERROR SUMMARY **

Info: Chip 'codmem' in device 'EPF10K20RC208-3' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                                                                         
                                                                                                                         
                                                                                                                         
                                                                                                                         
                                                              G       V                                                  
                              G             V           G     N       C     V             G           V                  
                              N             C           N     D e   e C     C             N           C                  
                              D             C           D     I n   n I     C             D           C                  
                g i l l b m g I j l p e j b I o i c d b I l j N d a d N l q I f n n e q p I n e q a q I c n q h q n g h  
                4 5 4 3 2 6 5 O 1 1 2 2 2 0 O 3 2 2 2 4 O 5 4 T 2 0 3 T 2 0 O 4 6 4 4 3 7 O 1 3 1 7 4 O 4 5 5 3 6 3 3 5  
              ----------------------------------------------------------------------------------------------------------_ 
             / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
            /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
      #TCK |  1                                                                                                         156 | ^DATA0 
^CONF_DONE |  2                                                                                                         155 | ^DCLK 
     ^nCEO |  3                                                                                                         154 | ^nCE 
      #TDO |  4                                                                                                         153 | #TDI 
     VCCIO |  5                                                                                                         152 | GNDIO 
    VCCINT |  6                                                                                                         151 | GNDINT 
      out5 |  7                                                                                                         150 | f5 
        d5 |  8                                                                                                         149 | p5 
        e5 |  9                                                                                                         148 | c5 
        a5 | 10                                                                                                         147 | RESERVED 
        o2 | 11                                                                                                         146 | VCCIO 
        i0 | 12                                                                                                         145 | VCCINT 
  RESERVED | 13                                                                                                         144 | RESERVED 
        f0 | 14                                                                                                         143 | RESERVED 
      out2 | 15                                                                                                         142 | out7 
        c6 | 16                                                                                                         141 | e7 
      out6 | 17                                                                                                         140 | h4 
        b6 | 18                                                                                                         139 | out4 
        d6 | 19                                                                                                         138 | VCCIO 
     GNDIO | 20                                                                                                         137 | VCCINT 
    GNDINT | 21                                                                                                         136 | e6 
     VCCIO | 22                                                                                                         135 | f6 
    VCCINT | 23                                                                                                         134 | h6 
        b5 | 24                                                                                                         133 | i6 
  RESERVED | 25                                                                                                         132 | a6 
        p0 | 26                                                                                                         131 | p6 
        j0 | 27                                             EPF10K20RC208-3                                             130 | GNDIO 
        m0 | 28                                                                                                         129 | GNDINT 
        o7 | 29                                                                                                         128 | RESERVED 
  RESERVED | 30                                                                                                         127 | out3 
        j6 | 31                                                                                                         126 | q7 
     GNDIO | 32                                                                                                         125 | l7 
    GNDINT | 33                                                                                                         124 | GNDIO 
     VCCIO | 34                                                                                                         123 | GNDINT 
    VCCINT | 35                                                                                                         122 | m3 
        j3 | 36                                                                                                         121 | o5 
        m5 | 37                                                                                                         120 | m7 
        o6 | 38                                                                                                         119 | g0 
        b3 | 39                                                                                                         118 | VCCIO 
        l0 | 40                                                                                                         117 | VCCINT 
        m2 | 41                                                                                                         116 | h1 
     VCCIO | 42                                                                                                         115 | a1 
    VCCINT | 43                                                                                                         114 | i1 
        p1 | 44                                                                                                         113 | e1 
        m1 | 45                                                                                                         112 | d1 
      out0 | 46                                                                                                         111 | f1 
      out1 | 47                                                                                                         110 | VCCIO 
     GNDIO | 48                                                                                                         109 | VCCINT 
    GNDINT | 49                                                                                                         108 | ^MSEL0 
      #TMS | 50                                                                                                         107 | ^MSEL1 
     #TRST | 51                                                                                                         106 | VCCINT 
  ^nSTATUS | 52                                                                                                         105 | ^nCONFIG 
           |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
            \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
             \----------------------------------------------------------------------------------------------------------- 
                c g a g o b G g m h o d h V e f j b l G o g j V V e c e G G c V f p h d i a G a n q c n i V i d f n p d  
                1 2 2 7 4 1 N 1 4 2 1 0 0 C 0 2 5 7 6 N 0 6 7 C C n 0 n N N 7 C 3 4 7 7 3 4 N 3 0 2 3 7 7 C 4 3 7 2 3 4  
                            D             C           D       C C d   d D D   C             D             C              
                            I             I           I       I I 1   0 I I   I             I             I              
                            O             O           O       N N       N N   O             O             O              
                                                              T T       T T                                              
                                                                                                                         
                                                                                                                         
                                                                                                                         
                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:c:\users\gui\documents\circuitos\trabalho td\codmem.rpt
codmem

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A15      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      20/22( 90%)   
C17      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      20/22( 90%)   
D10      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       0/22(  0%)   
E1       7/ 8( 87%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2      20/22( 90%)   
E6       7/ 8( 87%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2      20/22( 90%)   
E7       8/ 8(100%)   3/ 8( 37%)   5/ 8( 62%)    0/2    0/2      18/22( 81%)   
E11      7/ 8( 87%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2      20/22( 90%)   
E13      8/ 8(100%)   3/ 8( 37%)   5/ 8( 62%)    0/2    0/2      18/22( 81%)   
E17      8/ 8(100%)   3/ 8( 37%)   5/ 8( 62%)    0/2    0/2      18/22( 81%)   
E19      8/ 8(100%)   3/ 8( 37%)   5/ 8( 62%)    0/2    0/2      18/22( 81%)   
E20      8/ 8(100%)   3/ 8( 37%)   8/ 8(100%)    0/2    0/2       4/22( 18%)   
E21      8/ 8(100%)   6/ 8( 75%)   8/ 8(100%)    0/2    0/2       4/22( 18%)   
E23      7/ 8( 87%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2      20/22( 90%)   
E24      7/ 8( 87%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2      20/22( 90%)   
F13      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      20/22( 90%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                           134/141    ( 95%)
Total logic cells used:                        105/1152   (  9%)
Total embedded cells used:                       0/48     (  0%)
Total EABs used:                                 0/6      (  0%)
Average fan-in:                                 3.80/4    ( 95%)
Total fan-in:                                 400/4608    (  8%)

Total input pins required:                     132
Total input I/O cell registers required:         0
Total output pins required:                      8
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    105
Total flipflops required:                        0
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        80/1152   (  6%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   7   0   0   0   0   0   0   0   0   0      7/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   7   0   0   0   0   0   0   0      7/0  
 D:      0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      1/0  
 E:      7   0   0   0   0   7   8   0   0   0   7   0   0   8   0   0   0   8   0   8   8   8   0   7   7     83/0  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   7   0   0   0   0   0   0   0   0   0   0   0      7/0  

Total:   7   0   0   0   0   7   8   0   0   1   7   0   0  15   0   7   0  15   0   8   8   8   0   7   7    105/0  



Device-Specific Information:c:\users\gui\documents\circuitos\trabalho td\codmem.rpt
codmem

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 183      -     -    -    --      INPUT                0    0    0    1  a0
 115      -     -    F    --      INPUT                0    0    0    1  a1
  55      -     -    -    24      INPUT                0    0    0    1  a2
  92      -     -    -    08      INPUT                0    0    0    1  a3
  90      -     -    -    08      INPUT                0    0    0    1  a4
  10      -     -    A    --      INPUT                0    0    0    1  a5
 132      -     -    C    --      INPUT                0    0    0    1  a6
 167      -     -    -    05      INPUT                0    0    0    1  a7
 195      -     -    -    18      INPUT                0    0    0    1  b0
  58      -     -    -    21      INPUT                0    0    0    1  b1
 204      -     -    -    23      INPUT                0    0    0    1  b2
  39      -     -    E    --      INPUT                0    0    0    1  b3
 189      -     -    -    14      INPUT                0    0    0    1  b4
  24      -     -    D    --      INPUT                0    0    0    1  b5
  18      -     -    C    --      INPUT                0    0    0    1  b6
  70      -     -    -    15      INPUT                0    0    0    1  b7
  79      -     -    -    --      INPUT                0    0    0    1  c0
  53      -     -    F    --      INPUT                0    0    0    1  c1
 191      -     -    -    16      INPUT                0    0    0    1  c2
  95      -     -    -    06      INPUT                0    0    0    1  c3
 164      -     -    -    04      INPUT                0    0    0    1  c4
 148      -     -    A    --      INPUT                0    0    0    1  c5
  16      -     -    C    --      INPUT                0    0    0    1  c6
  83      -     -    -    12      INPUT                0    0    0    1  c7
  64      -     -    -    18      INPUT                0    0    0    1  d0
 112      -     -    F    --      INPUT                0    0    0    1  d1
 190      -     -    -    15      INPUT                0    0    0    1  d2
 100      -     -    -    04      INPUT                0    0    0    1  d3
 104      -     -    -    01      INPUT                0    0    0    1  d4
   8      -     -    A    --      INPUT                0    0    0    1  d5
  19      -     -    C    --      INPUT                0    0    0    1  d6
  88      -     -    -    09      INPUT                0    0    0    1  d7
  80      -     -    -    --      INPUT                0    0    0   16  end0
  78      -     -    -    --      INPUT                0    0    0   16  end1
 184      -     -    -    --      INPUT                0    0    0   16  end2
 182      -     -    -    --      INPUT                0    0    0   16  end3
  67      -     -    -    17      INPUT                0    0    0    1  e0
 113      -     -    F    --      INPUT                0    0    0    1  e1
 197      -     -    -    19      INPUT                0    0    0    1  e2
 169      -     -    -    06      INPUT                0    0    0    1  e3
 174      -     -    -    09      INPUT                0    0    0    1  e4
   9      -     -    A    --      INPUT                0    0    0    1  e5
 136      -     -    C    --      INPUT                0    0    0    1  e6
 141      -     -    B    --      INPUT                0    0    0    1  e7
  14      -     -    B    --      INPUT                0    0    0    1  f0
 111      -     -    F    --      INPUT                0    0    0    1  f1
  68      -     -    -    16      INPUT                0    0    0    1  f2
  85      -     -    -    11      INPUT                0    0    0    1  f3
 177      -     -    -    11      INPUT                0    0    0    1  f4
 150      -     -    A    --      INPUT                0    0    0    1  f5
 135      -     -    C    --      INPUT                0    0    0    1  f6
 101      -     -    -    03      INPUT                0    0    0    1  f7
 119      -     -    E    --      INPUT                0    0    0    1  g0
  60      -     -    -    21      INPUT                0    0    0    1  g1
  54      -     -    -    24      INPUT                0    0    0    1  g2
 158      -     -    -    01      INPUT                0    0    0    1  g3
 208      -     -    A    --      INPUT                0    0    0    1  g4
 202      -     -    -    21      INPUT                0    0    0    1  g5
  74      -     -    -    13      INPUT                0    0    0    1  g6
  56      -     -    -    23      INPUT                0    0    0    1  g7
  65      -     -    -    18      INPUT                0    0    0    1  h0
 116      -     -    F    --      INPUT                0    0    0    1  h1
  62      -     -    -    19      INPUT                0    0    0    1  h2
 161      -     -    -    02      INPUT                0    0    0    1  h3
 140      -     -    B    --      INPUT                0    0    0    1  h4
 157      -     -    A    --      INPUT                0    0    0    1  h5
 134      -     -    C    --      INPUT                0    0    0    1  h6
  87      -     -    -    10      INPUT                0    0    0    1  h7
  12      -     -    B    --      INPUT                0    0    0    1  i0
 114      -     -    F    --      INPUT                0    0    0    1  i1
 192      -     -    -    16      INPUT                0    0    0    1  i2
  89      -     -    -    09      INPUT                0    0    0    1  i3
  99      -     -    -    04      INPUT                0    0    0    1  i4
 207      -     -    A    --      INPUT                0    0    0    1  i5
 133      -     -    C    --      INPUT                0    0    0    1  i6
  97      -     -    -    05      INPUT                0    0    0    1  i7
  27      -     -    D    --      INPUT                0    0    0    1  j0
 200      -     -    -    21      INPUT                0    0    0    1  j1
 196      -     -    -    18      INPUT                0    0    0    1  j2
  36      -     -    E    --      INPUT                0    0    0    1  j3
 186      -     -    -    13      INPUT                0    0    0    1  j4
  69      -     -    -    15      INPUT                0    0    0    1  j5
  31      -     -    D    --      INPUT                0    0    0    1  j6
  75      -     -    -    13      INPUT                0    0    0    1  j7
  40      -     -    E    --      INPUT                0    0    0    1  l0
 199      -     -    -    20      INPUT                0    0    0    1  l1
 180      -     -    -    13      INPUT                0    0    0    1  l2
 205      -     -    -    24      INPUT                0    0    0    1  l3
 206      -     -    -    24      INPUT                0    0    0    1  l4
 187      -     -    -    14      INPUT                0    0    0    1  l5
  71      -     -    -    14      INPUT                0    0    0    1  l6
 125      -     -    E    --      INPUT                0    0    0    1  l7
  28      -     -    D    --      INPUT                0    0    0    1  m0
  45      -     -    F    --      INPUT                0    0    0    1  m1
  41      -     -    E    --      INPUT                0    0    0    1  m2
 122      -     -    E    --      INPUT                0    0    0    1  m3
  61      -     -    -    20      INPUT                0    0    0    1  m4
  37      -     -    E    --      INPUT                0    0    0    1  m5
 203      -     -    -    22      INPUT                0    0    0    1  m6
 120      -     -    E    --      INPUT                0    0    0    1  m7
  93      -     -    -    07      INPUT                0    0    0    1  n0
 170      -     -    -    07      INPUT                0    0    0    1  n1
 102      -     -    -    02      INPUT                0    0    0    1  n2
 159      -     -    -    01      INPUT                0    0    0    1  n3
 175      -     -    -    10      INPUT                0    0    0    1  n4
 163      -     -    -    03      INPUT                0    0    0    1  n5
 176      -     -    -    11      INPUT                0    0    0    1  n6
  96      -     -    -    05      INPUT                0    0    0    1  n7
  73      -     -    -    14      INPUT                0    0    0    1  o0
  63      -     -    -    19      INPUT                0    0    0    1  o1
  11      -     -    B    --      INPUT                0    0    0    1  o2
 193      -     -    -    17      INPUT                0    0    0    1  o3
  57      -     -    -    22      INPUT                0    0    0    1  o4
 121      -     -    E    --      INPUT                0    0    0    1  o5
  38      -     -    E    --      INPUT                0    0    0    1  o6
  29      -     -    D    --      INPUT                0    0    0    1  o7
  26      -     -    D    --      INPUT                0    0    0    1  p0
  44      -     -    F    --      INPUT                0    0    0    1  p1
 198      -     -    -    20      INPUT                0    0    0    1  p2
 103      -     -    -    02      INPUT                0    0    0    1  p3
  86      -     -    -    11      INPUT                0    0    0    1  p4
 149      -     -    A    --      INPUT                0    0    0    1  p5
 131      -     -    C    --      INPUT                0    0    0    1  p6
 172      -     -    -    08      INPUT                0    0    0    1  p7
 179      -     -    -    12      INPUT                0    0    0    1  q0
 168      -     -    -    06      INPUT                0    0    0    1  q1
  94      -     -    -    07      INPUT                0    0    0    1  q2
 173      -     -    -    09      INPUT                0    0    0    1  q3
 166      -     -    -    04      INPUT                0    0    0    1  q4
 162      -     -    -    03      INPUT                0    0    0    1  q5
 160      -     -    -    02      INPUT                0    0    0    1  q6
 126      -     -    D    --      INPUT                0    0    0    1  q7


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:c:\users\gui\documents\circuitos\trabalho td\codmem.rpt
codmem

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  46      -     -    F    --        TRI                0    1    0    0  out0
  47      -     -    F    --        TRI                0    1    0    0  out1
  15      -     -    B    --        TRI                0    1    0    0  out2
 127      -     -    D    --        TRI                0    1    0    0  out3
 139      -     -    B    --        TRI                0    1    0    0  out4
   7      -     -    A    --        TRI                0    1    0    0  out5
  17      -     -    C    --        TRI                0    1    0    0  out6
 142      -     -    B    --        TRI                0    1    0    0  out7


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:c:\users\gui\documents\circuitos\trabalho td\codmem.rpt
codmem

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      1     -    E    23        OR2    s           2    2    0    1  ~42~1~1~31~2
   -      2     -    E    23        OR2    s           2    2    0    1  ~42~1~1~31~3
   -      6     -    E    13        OR2    s           2    2    0    1  ~42~1~1~31~4
   -      3     -    E    23       AND2    s           0    3    0    1  ~42~1~1~31~5
   -      4     -    E    23        OR2    s           2    2    0    1  ~42~1~1~31~6
   -      4     -    E    07        OR2    s           2    2    0    1  ~42~1~1~31~7
   -      6     -    E    17        OR2    s           2    2    0    1  ~42~1~1~31~8
   -      8     -    E    19        OR2    s           2    2    0    1  ~42~1~1~31~9
   -      6     -    E    23       AND2    s           0    3    0    1  ~42~1~1~31~10
   -      7     -    E    23        OR2    s           2    2    0    1  ~42~1~1~31~11
   -      5     -    E    23       AND2                0    4    1    0  ~42~1~1~31
   -      1     -    F    13        OR2    s           2    2    0    1  ~42~2~1~31~2
   -      2     -    F    13        OR2    s           2    2    0    1  ~42~2~1~31~3
   -      8     -    E    13        OR2    s           2    2    0    1  ~42~2~1~31~4
   -      3     -    F    13       AND2    s           0    3    0    1  ~42~2~1~31~5
   -      4     -    F    13        OR2    s           2    2    0    1  ~42~2~1~31~6
   -      5     -    E    07        OR2    s           2    2    0    1  ~42~2~1~31~7
   -      7     -    E    17        OR2    s           2    2    0    1  ~42~2~1~31~8
   -      1     -    E    19        OR2    s           2    2    0    1  ~42~2~1~31~9
   -      5     -    F    13       AND2    s           0    3    0    1  ~42~2~1~31~10
   -      7     -    F    13        OR2    s           2    2    0    1  ~42~2~1~31~11
   -      6     -    F    13       AND2                0    4    1    0  ~42~2~1~31
   -      1     -    E    24        OR2    s           2    2    0    1  ~42~3~1~31~2
   -      2     -    E    24        OR2    s           2    2    0    1  ~42~3~1~31~3
   -      2     -    E    13        OR2    s           2    2    0    1  ~42~3~1~31~4
   -      3     -    E    24       AND2    s           0    3    0    1  ~42~3~1~31~5
   -      4     -    E    24        OR2    s           2    2    0    1  ~42~3~1~31~6
   -      8     -    E    07        OR2    s           2    2    0    1  ~42~3~1~31~7
   -      1     -    E    17        OR2    s           2    2    0    1  ~42~3~1~31~8
   -      2     -    E    19        OR2    s           2    2    0    1  ~42~3~1~31~9
   -      5     -    E    24       AND2    s           0    3    0    1  ~42~3~1~31~10
   -      6     -    E    24        OR2    s           2    2    0    1  ~42~3~1~31~11
   -      8     -    E    24       AND2                0    4    1    0  ~42~3~1~31
   -      1     -    E    06        OR2    s           2    2    0    1  ~42~4~1~31~2
   -      2     -    E    06        OR2    s           2    2    0    1  ~42~4~1~31~3
   -      4     -    E    13        OR2    s           2    2    0    1  ~42~4~1~31~4
   -      3     -    E    06       AND2    s           0    3    0    1  ~42~4~1~31~5
   -      5     -    E    06        OR2    s           2    2    0    1  ~42~4~1~31~6
   -      3     -    E    07        OR2    s           2    2    0    1  ~42~4~1~31~7
   -      4     -    E    17        OR2    s           2    2    0    1  ~42~4~1~31~8
   -      5     -    E    19        OR2    s           2    2    0    1  ~42~4~1~31~9
   -      6     -    E    06       AND2    s           0    3    0    1  ~42~4~1~31~10
   -      7     -    E    06        OR2    s           2    2    0    1  ~42~4~1~31~11
   -      4     -    E    06       AND2                0    4    1    0  ~42~4~1~31
   -      1     -    E    01        OR2    s           2    2    0    1  ~42~5~1~31~2
   -      2     -    E    01        OR2    s           2    2    0    1  ~42~5~1~31~3
   -      7     -    E    13        OR2    s           2    2    0    1  ~42~5~1~31~4
   -      3     -    E    01       AND2    s           0    3    0    1  ~42~5~1~31~5
   -      4     -    E    01        OR2    s           2    2    0    1  ~42~5~1~31~6
   -      2     -    E    07        OR2    s           2    2    0    1  ~42~5~1~31~7
   -      5     -    E    17        OR2    s           2    2    0    1  ~42~5~1~31~8
   -      3     -    E    19        OR2    s           2    2    0    1  ~42~5~1~31~9
   -      5     -    E    01       AND2    s           0    3    0    1  ~42~5~1~31~10
   -      6     -    E    01        OR2    s           2    2    0    1  ~42~5~1~31~11
   -      7     -    E    01       AND2                0    4    1    0  ~42~5~1~31
   -      1     -    A    15        OR2    s           2    2    0    1  ~42~6~1~31~2
   -      2     -    A    15        OR2    s           2    2    0    1  ~42~6~1~31~3
   -      5     -    E    13        OR2    s           2    2    0    1  ~42~6~1~31~4
   -      4     -    A    15       AND2    s           0    3    0    1  ~42~6~1~31~5
   -      5     -    A    15        OR2    s           2    2    0    1  ~42~6~1~31~6
   -      7     -    E    07        OR2    s           2    2    0    1  ~42~6~1~31~7
   -      3     -    E    17        OR2    s           2    2    0    1  ~42~6~1~31~8
   -      6     -    E    19        OR2    s           2    2    0    1  ~42~6~1~31~9
   -      6     -    A    15       AND2    s           0    3    0    1  ~42~6~1~31~10
   -      7     -    A    15        OR2    s           2    2    0    1  ~42~6~1~31~11
   -      3     -    A    15       AND2                0    4    1    0  ~42~6~1~31
   -      1     -    C    17        OR2    s           2    2    0    1  ~42~7~1~31~2
   -      3     -    C    17        OR2    s           2    2    0    1  ~42~7~1~31~3
   -      1     -    E    13        OR2    s           2    2    0    1  ~42~7~1~31~4
   -      4     -    C    17       AND2    s           0    3    0    1  ~42~7~1~31~5
   -      5     -    C    17        OR2    s           2    2    0    1  ~42~7~1~31~6
   -      1     -    E    07        OR2    s           2    2    0    1  ~42~7~1~31~7
   -      8     -    E    17        OR2    s           2    2    0    1  ~42~7~1~31~8
   -      4     -    E    19        OR2    s           2    2    0    1  ~42~7~1~31~9
   -      6     -    C    17       AND2    s           0    3    0    1  ~42~7~1~31~10
   -      7     -    C    17        OR2    s           2    2    0    1  ~42~7~1~31~11
   -      2     -    C    17       AND2                0    4    1    0  ~42~7~1~31
   -      1     -    D    10       AND2                0    0    0    0  ~42~8~1~16
   -      1     -    E    11        OR2    s           2    2    0    1  ~42~8~1~31~2
   -      2     -    E    11        OR2    s           2    2    0    1  ~42~8~1~31~3
   -      3     -    E    13        OR2    s           2    2    0    1  ~42~8~1~31~4
   -      3     -    E    11       AND2    s           0    3    0    1  ~42~8~1~31~5
   -      5     -    E    11        OR2    s           2    2    0    1  ~42~8~1~31~6
   -      6     -    E    07        OR2    s           2    2    0    1  ~42~8~1~31~7
   -      2     -    E    17        OR2    s           2    2    0    1  ~42~8~1~31~8
   -      7     -    E    19        OR2    s           2    2    0    1  ~42~8~1~31~9
   -      6     -    E    11       AND2    s           0    3    0    1  ~42~8~1~31~10
   -      7     -    E    11        OR2    s           2    2    0    1  ~42~8~1~31~11
   -      4     -    E    11       AND2                0    4    1    0  ~42~8~1~31
   -      7     -    E    20        OR2        !       4    0    0    8  :44
   -      4     -    E    20        OR2        !       4    0    0    8  :45
   -      6     -    E    20        OR2        !       4    0    0    8  :46
   -      1     -    E    21        OR2        !       4    0    0    8  :47
   -      6     -    E    21        OR2        !       4    0    0    8  :48
   -      3     -    E    21        OR2        !       4    0    0    8  :49
   -      2     -    E    20        OR2        !       4    0    0    8  :50
   -      8     -    E    20        OR2        !       4    0    0    8  :51
   -      7     -    E    21        OR2        !       4    0    0    8  :52
   -      3     -    E    20        OR2        !       4    0    0    8  :53
   -      8     -    E    21        OR2        !       4    0    0    8  :54
   -      1     -    E    20        OR2        !       4    0    0    8  :55
   -      5     -    E    20        OR2        !       4    0    0    8  :56
   -      4     -    E    21        OR2        !       4    0    0    8  :57
   -      5     -    E    21        OR2        !       4    0    0    8  :58
   -      2     -    E    21        OR2        !       4    0    0    8  :59


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:c:\users\gui\documents\circuitos\trabalho td\codmem.rpt
codmem

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      12/ 96( 12%)     0/ 48(  0%)    10/ 48( 20%)    9/16( 56%)      1/16(  6%)     0/16(  0%)
B:       5/ 96(  5%)     2/ 48(  4%)     1/ 48(  2%)    5/16( 31%)      3/16( 18%)     0/16(  0%)
C:      14/ 96( 14%)     0/ 48(  0%)     8/ 48( 16%)    9/16( 56%)      1/16(  6%)     0/16(  0%)
D:       8/ 96(  8%)     1/ 48(  2%)     0/ 48(  0%)    7/16( 43%)      1/16(  6%)     0/16(  0%)
E:      69/ 96( 71%)    32/ 48( 66%)    39/ 48( 81%)   11/16( 68%)      0/16(  0%)     0/16(  0%)
F:      13/ 96( 13%)     0/ 48(  0%)    10/ 48( 20%)    9/16( 56%)      2/16( 12%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      4/24( 16%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
02:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
03:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
04:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
05:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
06:      4/24( 16%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
07:      5/24( 20%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
08:      4/24( 16%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
09:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
10:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
11:      5/24( 20%)     4/4(100%)      0/4(  0%)       0/4(  0%)
12:      3/24( 12%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
13:      7/24( 29%)     4/4(100%)      0/4(  0%)       0/4(  0%)
14:      8/24( 33%)     4/4(100%)      0/4(  0%)       0/4(  0%)
15:      5/24( 20%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
16:      5/24( 20%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
17:      6/24( 25%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
18:      6/24( 25%)     4/4(100%)      0/4(  0%)       0/4(  0%)
19:      6/24( 25%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
20:      6/24( 25%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
21:      8/24( 33%)     4/4(100%)      0/4(  0%)       0/4(  0%)
22:      4/24( 16%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
23:      4/24( 16%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
24:      7/24( 29%)     4/4(100%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:c:\users\gui\documents\circuitos\trabalho td\codmem.rpt
codmem

** EQUATIONS **

a0       : INPUT;
a1       : INPUT;
a2       : INPUT;
a3       : INPUT;
a4       : INPUT;
a5       : INPUT;
a6       : INPUT;
a7       : INPUT;
b0       : INPUT;
b1       : INPUT;
b2       : INPUT;
b3       : INPUT;
b4       : INPUT;
b5       : INPUT;
b6       : INPUT;
b7       : INPUT;
c0       : INPUT;
c1       : INPUT;
c2       : INPUT;
c3       : INPUT;
c4       : INPUT;
c5       : INPUT;
c6       : INPUT;
c7       : INPUT;
d0       : INPUT;
d1       : INPUT;
d2       : INPUT;
d3       : INPUT;
d4       : INPUT;
d5       : INPUT;
d6       : INPUT;
d7       : INPUT;
end0     : INPUT;
end1     : INPUT;
end2     : INPUT;
end3     : INPUT;
e0       : INPUT;
e1       : INPUT;
e2       : INPUT;
e3       : INPUT;
e4       : INPUT;
e5       : INPUT;
e6       : INPUT;
e7       : INPUT;
f0       : INPUT;
f1       : INPUT;
f2       : INPUT;
f3       : INPUT;
f4       : INPUT;
f5       : INPUT;
f6       : INPUT;
f7       : INPUT;
g0       : INPUT;
g1       : INPUT;
g2       : INPUT;
g3       : INPUT;
g4       : INPUT;
g5       : INPUT;
g6       : INPUT;
g7       : INPUT;
h0       : INPUT;
h1       : INPUT;
h2       : INPUT;
h3       : INPUT;
h4       : INPUT;
h5       : INPUT;
h6       : INPUT;
h7       : INPUT;
i0       : INPUT;
i1       : INPUT;
i2       : INPUT;
i3       : INPUT;
i4       : INPUT;
i5       : INPUT;
i6       : INPUT;
i7       : INPUT;
j0       : INPUT;
j1       : INPUT;
j2       : INPUT;
j3       : INPUT;
j4       : INPUT;
j5       : INPUT;
j6       : INPUT;
j7       : INPUT;
l0       : INPUT;
l1       : INPUT;
l2       : INPUT;
l3       : INPUT;
l4       : INPUT;
l5       : INPUT;
l6       : INPUT;
l7       : INPUT;
m0       : INPUT;
m1       : INPUT;
m2       : INPUT;
m3       : INPUT;
m4       : INPUT;
m5       : INPUT;
m6       : INPUT;
m7       : INPUT;
n0       : INPUT;
n1       : INPUT;
n2       : INPUT;
n3       : INPUT;
n4       : INPUT;
n5       : INPUT;
n6       : INPUT;
n7       : INPUT;
o0       : INPUT;
o1       : INPUT;
o2       : INPUT;
o3       : INPUT;
o4       : INPUT;
o5       : INPUT;
o6       : INPUT;
o7       : INPUT;
p0       : INPUT;
p1       : INPUT;
p2       : INPUT;
p3       : INPUT;
p4       : INPUT;
p5       : INPUT;
p6       : INPUT;
p7       : INPUT;
q0       : INPUT;
q1       : INPUT;
q2       : INPUT;
q3       : INPUT;
q4       : INPUT;
q5       : INPUT;
q6       : INPUT;
q7       : INPUT;

-- Node name is 'out0' 
-- Equation name is 'out0', type is output 
out0     = TRI(~42~1~1~31,  ~42~8~1~16);

-- Node name is 'out1' 
-- Equation name is 'out1', type is output 
out1     = TRI(~42~2~1~31,  ~42~8~1~16);

-- Node name is 'out2' 
-- Equation name is 'out2', type is output 
out2     = TRI(~42~3~1~31,  ~42~8~1~16);

-- Node name is 'out3' 
-- Equation name is 'out3', type is output 
out3     = TRI(~42~4~1~31,  ~42~8~1~16);

-- Node name is 'out4' 
-- Equation name is 'out4', type is output 
out4     = TRI(~42~5~1~31,  ~42~8~1~16);

-- Node name is 'out5' 
-- Equation name is 'out5', type is output 
out5     = TRI(~42~6~1~31,  ~42~8~1~16);

-- Node name is 'out6' 
-- Equation name is 'out6', type is output 
out6     = TRI(~42~7~1~31,  ~42~8~1~16);

-- Node name is 'out7' 
-- Equation name is 'out7', type is output 
out7     = TRI(~42~8~1~31,  ~42~8~1~16);

-- Node name is '~42~1~1~31~2' 
-- Equation name is '~42~1~1~31~2', location is LC1_E23, type is buried.
-- synthesized logic cell 
_LC1_E23 = LCELL( _EQ001);
  _EQ001 = !_LC6_E20 & !_LC7_E20
         #  c0 & !_LC7_E20
         #  a0 & !_LC6_E20
         #  a0 &  c0;

-- Node name is '~42~1~1~31~3' 
-- Equation name is '~42~1~1~31~3', location is LC2_E23, type is buried.
-- synthesized logic cell 
_LC2_E23 = LCELL( _EQ002);
  _EQ002 = !_LC5_E21 & !_LC7_E21
         # !_LC7_E21 &  p0
         #  i0 & !_LC5_E21
         #  i0 &  p0;

-- Node name is '~42~1~1~31~4' 
-- Equation name is '~42~1~1~31~4', location is LC6_E13, type is buried.
-- synthesized logic cell 
_LC6_E13 = LCELL( _EQ003);
  _EQ003 = !_LC2_E20 & !_LC3_E20
         #  j0 & !_LC2_E20
         #  g0 & !_LC3_E20
         #  g0 &  j0;

-- Node name is '~42~1~1~31~5' 
-- Equation name is '~42~1~1~31~5', location is LC3_E23, type is buried.
-- synthesized logic cell 
_LC3_E23 = LCELL( _EQ004);
  _EQ004 =  _LC1_E23 &  _LC2_E23 &  _LC6_E13;

-- Node name is '~42~1~1~31~6' 
-- Equation name is '~42~1~1~31~6', location is LC4_E23, type is buried.
-- synthesized logic cell 
_LC4_E23 = LCELL( _EQ005);
  _EQ005 = !_LC3_E21 & !_LC8_E20
         #  h0 & !_LC3_E21
         #  f0 & !_LC8_E20
         #  f0 &  h0;

-- Node name is '~42~1~1~31~7' 
-- Equation name is '~42~1~1~31~7', location is LC4_E7, type is buried.
-- synthesized logic cell 
_LC4_E7  = LCELL( _EQ006);
  _EQ006 = !_LC2_E21 & !_LC5_E20
         # !_LC5_E20 &  q0
         # !_LC2_E21 &  n0
         #  n0 &  q0;

-- Node name is '~42~1~1~31~8' 
-- Equation name is '~42~1~1~31~8', location is LC6_E17, type is buried.
-- synthesized logic cell 
_LC6_E17 = LCELL( _EQ007);
  _EQ007 = !_LC4_E21 & !_LC8_E21
         # !_LC8_E21 &  o0
         # !_LC4_E21 &  l0
         #  l0 &  o0;

-- Node name is '~42~1~1~31~9' 
-- Equation name is '~42~1~1~31~9', location is LC8_E19, type is buried.
-- synthesized logic cell 
_LC8_E19 = LCELL( _EQ008);
  _EQ008 = !_LC1_E20 & !_LC4_E20
         # !_LC4_E20 &  m0
         #  b0 & !_LC1_E20
         #  b0 &  m0;

-- Node name is '~42~1~1~31~10' 
-- Equation name is '~42~1~1~31~10', location is LC6_E23, type is buried.
-- synthesized logic cell 
_LC6_E23 = LCELL( _EQ009);
  _EQ009 =  _LC4_E7 &  _LC6_E17 &  _LC8_E19;

-- Node name is '~42~1~1~31~11' 
-- Equation name is '~42~1~1~31~11', location is LC7_E23, type is buried.
-- synthesized logic cell 
_LC7_E23 = LCELL( _EQ010);
  _EQ010 = !_LC1_E21 & !_LC6_E21
         #  d0 & !_LC6_E21
         #  e0 & !_LC1_E21
         #  d0 &  e0;

-- Node name is '~42~1~1~31' 
-- Equation name is '~42~1~1~31', location is LC5_E23, type is buried.
~42~1~1~31 = LCELL( _EQ011);
  _EQ011 =  _LC3_E23 &  _LC4_E23 &  _LC6_E23 &  _LC7_E23;

-- Node name is '~42~2~1~31~2' 
-- Equation name is '~42~2~1~31~2', location is LC1_F13, type is buried.
-- synthesized logic cell 
_LC1_F13 = LCELL( _EQ012);
  _EQ012 =  a1 &  c1
         #  a1 & !_LC6_E20
         #  c1 & !_LC7_E20
         # !_LC6_E20 & !_LC7_E20;

-- Node name is '~42~2~1~31~3' 
-- Equation name is '~42~2~1~31~3', location is LC2_F13, type is buried.
-- synthesized logic cell 
_LC2_F13 = LCELL( _EQ013);
  _EQ013 =  i1 &  p1
         #  i1 & !_LC5_E21
         # !_LC7_E21 &  p1
         # !_LC5_E21 & !_LC7_E21;

-- Node name is '~42~2~1~31~4' 
-- Equation name is '~42~2~1~31~4', location is LC8_E13, type is buried.
-- synthesized logic cell 
_LC8_E13 = LCELL( _EQ014);
  _EQ014 =  g1 &  j1
         #  g1 & !_LC3_E20
         #  j1 & !_LC2_E20
         # !_LC2_E20 & !_LC3_E20;

-- Node name is '~42~2~1~31~5' 
-- Equation name is '~42~2~1~31~5', location is LC3_F13, type is buried.
-- synthesized logic cell 
_LC3_F13 = LCELL( _EQ015);
  _EQ015 =  _LC1_F13 &  _LC2_F13 &  _LC8_E13;

-- Node name is '~42~2~1~31~6' 
-- Equation name is '~42~2~1~31~6', location is LC4_F13, type is buried.
-- synthesized logic cell 
_LC4_F13 = LCELL( _EQ016);
  _EQ016 =  f1 &  h1
         #  f1 & !_LC8_E20
         #  h1 & !_LC3_E21
         # !_LC3_E21 & !_LC8_E20;

-- Node name is '~42~2~1~31~7' 
-- Equation name is '~42~2~1~31~7', location is LC5_E7, type is buried.
-- synthesized logic cell 
_LC5_E7  = LCELL( _EQ017);
  _EQ017 =  n1 &  q1
         # !_LC2_E21 &  n1
         # !_LC5_E20 &  q1
         # !_LC2_E21 & !_LC5_E20;

-- Node name is '~42~2~1~31~8' 
-- Equation name is '~42~2~1~31~8', location is LC7_E17, type is buried.
-- synthesized logic cell 
_LC7_E17 = LCELL( _EQ018);
  _EQ018 =  l1 &  o1
         # !_LC4_E21 &  l1
         # !_LC8_E21 &  o1
         # !_LC4_E21 & !_LC8_E21;

-- Node name is '~42~2~1~31~9' 
-- Equation name is '~42~2~1~31~9', location is LC1_E19, type is buried.
-- synthesized logic cell 
_LC1_E19 = LCELL( _EQ019);
  _EQ019 =  b1 &  m1
         #  b1 & !_LC1_E20
         # !_LC4_E20 &  m1
         # !_LC1_E20 & !_LC4_E20;

-- Node name is '~42~2~1~31~10' 
-- Equation name is '~42~2~1~31~10', location is LC5_F13, type is buried.
-- synthesized logic cell 
_LC5_F13 = LCELL( _EQ020);
  _EQ020 =  _LC1_E19 &  _LC5_E7 &  _LC7_E17;

-- Node name is '~42~2~1~31~11' 
-- Equation name is '~42~2~1~31~11', location is LC7_F13, type is buried.
-- synthesized logic cell 
_LC7_F13 = LCELL( _EQ021);
  _EQ021 =  d1 &  e1
         #  e1 & !_LC1_E21
         #  d1 & !_LC6_E21
         # !_LC1_E21 & !_LC6_E21;

-- Node name is '~42~2~1~31' 
-- Equation name is '~42~2~1~31', location is LC6_F13, type is buried.
~42~2~1~31 = LCELL( _EQ022);
  _EQ022 =  _LC3_F13 &  _LC4_F13 &  _LC5_F13 &  _LC7_F13;

-- Node name is '~42~3~1~31~2' 
-- Equation name is '~42~3~1~31~2', location is LC1_E24, type is buried.
-- synthesized logic cell 
_LC1_E24 = LCELL( _EQ023);
  _EQ023 =  a2 &  c2
         #  a2 & !_LC6_E20
         #  c2 & !_LC7_E20
         # !_LC6_E20 & !_LC7_E20;

-- Node name is '~42~3~1~31~3' 
-- Equation name is '~42~3~1~31~3', location is LC2_E24, type is buried.
-- synthesized logic cell 
_LC2_E24 = LCELL( _EQ024);
  _EQ024 =  i2 &  p2
         #  i2 & !_LC5_E21
         # !_LC7_E21 &  p2
         # !_LC5_E21 & !_LC7_E21;

-- Node name is '~42~3~1~31~4' 
-- Equation name is '~42~3~1~31~4', location is LC2_E13, type is buried.
-- synthesized logic cell 
_LC2_E13 = LCELL( _EQ025);
  _EQ025 =  g2 &  j2
         #  g2 & !_LC3_E20
         #  j2 & !_LC2_E20
         # !_LC2_E20 & !_LC3_E20;

-- Node name is '~42~3~1~31~5' 
-- Equation name is '~42~3~1~31~5', location is LC3_E24, type is buried.
-- synthesized logic cell 
_LC3_E24 = LCELL( _EQ026);
  _EQ026 =  _LC1_E24 &  _LC2_E13 &  _LC2_E24;

-- Node name is '~42~3~1~31~6' 
-- Equation name is '~42~3~1~31~6', location is LC4_E24, type is buried.
-- synthesized logic cell 
_LC4_E24 = LCELL( _EQ027);
  _EQ027 =  f2 &  h2
         #  f2 & !_LC8_E20
         #  h2 & !_LC3_E21
         # !_LC3_E21 & !_LC8_E20;

-- Node name is '~42~3~1~31~7' 
-- Equation name is '~42~3~1~31~7', location is LC8_E7, type is buried.
-- synthesized logic cell 
_LC8_E7  = LCELL( _EQ028);
  _EQ028 =  n2 &  q2
         # !_LC2_E21 &  n2
         # !_LC5_E20 &  q2
         # !_LC2_E21 & !_LC5_E20;

-- Node name is '~42~3~1~31~8' 
-- Equation name is '~42~3~1~31~8', location is LC1_E17, type is buried.
-- synthesized logic cell 
_LC1_E17 = LCELL( _EQ029);
  _EQ029 =  l2 &  o2
         # !_LC4_E21 &  l2
         # !_LC8_E21 &  o2
         # !_LC4_E21 & !_LC8_E21;

-- Node name is '~42~3~1~31~9' 
-- Equation name is '~42~3~1~31~9', location is LC2_E19, type is buried.
-- synthesized logic cell 
_LC2_E19 = LCELL( _EQ030);
  _EQ030 =  b2 &  m2
         #  b2 & !_LC1_E20
         # !_LC4_E20 &  m2
         # !_LC1_E20 & !_LC4_E20;

-- Node name is '~42~3~1~31~10' 
-- Equation name is '~42~3~1~31~10', location is LC5_E24, type is buried.
-- synthesized logic cell 
_LC5_E24 = LCELL( _EQ031);
  _EQ031 =  _LC1_E17 &  _LC2_E19 &  _LC8_E7;

-- Node name is '~42~3~1~31~11' 
-- Equation name is '~42~3~1~31~11', location is LC6_E24, type is buried.
-- synthesized logic cell 
_LC6_E24 = LCELL( _EQ032);
  _EQ032 =  d2 &  e2
         #  e2 & !_LC1_E21
         #  d2 & !_LC6_E21
         # !_LC1_E21 & !_LC6_E21;

-- Node name is '~42~3~1~31' 
-- Equation name is '~42~3~1~31', location is LC8_E24, type is buried.
~42~3~1~31 = LCELL( _EQ033);
  _EQ033 =  _LC3_E24 &  _LC4_E24 &  _LC5_E24 &  _LC6_E24;

-- Node name is '~42~4~1~31~2' 
-- Equation name is '~42~4~1~31~2', location is LC1_E6, type is buried.
-- synthesized logic cell 
_LC1_E6  = LCELL( _EQ034);
  _EQ034 =  a3 &  c3
         #  a3 & !_LC6_E20
         #  c3 & !_LC7_E20
         # !_LC6_E20 & !_LC7_E20;

-- Node name is '~42~4~1~31~3' 
-- Equation name is '~42~4~1~31~3', location is LC2_E6, type is buried.
-- synthesized logic cell 
_LC2_E6  = LCELL( _EQ035);
  _EQ035 =  i3 &  p3
         #  i3 & !_LC5_E21
         # !_LC7_E21 &  p3
         # !_LC5_E21 & !_LC7_E21;

-- Node name is '~42~4~1~31~4' 
-- Equation name is '~42~4~1~31~4', location is LC4_E13, type is buried.
-- synthesized logic cell 
_LC4_E13 = LCELL( _EQ036);
  _EQ036 =  g3 &  j3
         #  g3 & !_LC3_E20
         #  j3 & !_LC2_E20
         # !_LC2_E20 & !_LC3_E20;

-- Node name is '~42~4~1~31~5' 
-- Equation name is '~42~4~1~31~5', location is LC3_E6, type is buried.
-- synthesized logic cell 
_LC3_E6  = LCELL( _EQ037);
  _EQ037 =  _LC1_E6 &  _LC2_E6 &  _LC4_E13;

-- Node name is '~42~4~1~31~6' 
-- Equation name is '~42~4~1~31~6', location is LC5_E6, type is buried.
-- synthesized logic cell 
_LC5_E6  = LCELL( _EQ038);
  _EQ038 =  f3 &  h3
         #  f3 & !_LC8_E20
         #  h3 & !_LC3_E21
         # !_LC3_E21 & !_LC8_E20;

-- Node name is '~42~4~1~31~7' 
-- Equation name is '~42~4~1~31~7', location is LC3_E7, type is buried.
-- synthesized logic cell 
_LC3_E7  = LCELL( _EQ039);
  _EQ039 =  n3 &  q3
         # !_LC2_E21 &  n3
         # !_LC5_E20 &  q3
         # !_LC2_E21 & !_LC5_E20;

-- Node name is '~42~4~1~31~8' 
-- Equation name is '~42~4~1~31~8', location is LC4_E17, type is buried.
-- synthesized logic cell 
_LC4_E17 = LCELL( _EQ040);
  _EQ040 =  l3 &  o3
         # !_LC4_E21 &  l3
         # !_LC8_E21 &  o3
         # !_LC4_E21 & !_LC8_E21;

-- Node name is '~42~4~1~31~9' 
-- Equation name is '~42~4~1~31~9', location is LC5_E19, type is buried.
-- synthesized logic cell 
_LC5_E19 = LCELL( _EQ041);
  _EQ041 =  b3 &  m3
         #  b3 & !_LC1_E20
         # !_LC4_E20 &  m3
         # !_LC1_E20 & !_LC4_E20;

-- Node name is '~42~4~1~31~10' 
-- Equation name is '~42~4~1~31~10', location is LC6_E6, type is buried.
-- synthesized logic cell 
_LC6_E6  = LCELL( _EQ042);
  _EQ042 =  _LC3_E7 &  _LC4_E17 &  _LC5_E19;

-- Node name is '~42~4~1~31~11' 
-- Equation name is '~42~4~1~31~11', location is LC7_E6, type is buried.
-- synthesized logic cell 
_LC7_E6  = LCELL( _EQ043);
  _EQ043 =  d3 &  e3
         #  e3 & !_LC1_E21
         #  d3 & !_LC6_E21
         # !_LC1_E21 & !_LC6_E21;

-- Node name is '~42~4~1~31' 
-- Equation name is '~42~4~1~31', location is LC4_E6, type is buried.
~42~4~1~31 = LCELL( _EQ044);
  _EQ044 =  _LC3_E6 &  _LC5_E6 &  _LC6_E6 &  _LC7_E6;

-- Node name is '~42~5~1~31~2' 
-- Equation name is '~42~5~1~31~2', location is LC1_E1, type is buried.
-- synthesized logic cell 
_LC1_E1  = LCELL( _EQ045);
  _EQ045 =  a4 &  c4
         #  a4 & !_LC6_E20
         #  c4 & !_LC7_E20
         # !_LC6_E20 & !_LC7_E20;

-- Node name is '~42~5~1~31~3' 
-- Equation name is '~42~5~1~31~3', location is LC2_E1, type is buried.
-- synthesized logic cell 
_LC2_E1  = LCELL( _EQ046);
  _EQ046 =  i4 &  p4
         #  i4 & !_LC5_E21
         # !_LC7_E21 &  p4
         # !_LC5_E21 & !_LC7_E21;

-- Node name is '~42~5~1~31~4' 
-- Equation name is '~42~5~1~31~4', location is LC7_E13, type is buried.
-- synthesized logic cell 
_LC7_E13 = LCELL( _EQ047);
  _EQ047 =  g4 &  j4
         #  g4 & !_LC3_E20
         #  j4 & !_LC2_E20
         # !_LC2_E20 & !_LC3_E20;

-- Node name is '~42~5~1~31~5' 
-- Equation name is '~42~5~1~31~5', location is LC3_E1, type is buried.
-- synthesized logic cell 
_LC3_E1  = LCELL( _EQ048);
  _EQ048 =  _LC1_E1 &  _LC2_E1 &  _LC7_E13;

-- Node name is '~42~5~1~31~6' 
-- Equation name is '~42~5~1~31~6', location is LC4_E1, type is buried.
-- synthesized logic cell 
_LC4_E1  = LCELL( _EQ049);
  _EQ049 =  f4 &  h4
         #  f4 & !_LC8_E20
         #  h4 & !_LC3_E21
         # !_LC3_E21 & !_LC8_E20;

-- Node name is '~42~5~1~31~7' 
-- Equation name is '~42~5~1~31~7', location is LC2_E7, type is buried.
-- synthesized logic cell 
_LC2_E7  = LCELL( _EQ050);
  _EQ050 =  n4 &  q4
         # !_LC2_E21 &  n4
         # !_LC5_E20 &  q4
         # !_LC2_E21 & !_LC5_E20;

-- Node name is '~42~5~1~31~8' 
-- Equation name is '~42~5~1~31~8', location is LC5_E17, type is buried.
-- synthesized logic cell 
_LC5_E17 = LCELL( _EQ051);
  _EQ051 =  l4 &  o4
         # !_LC4_E21 &  l4
         # !_LC8_E21 &  o4
         # !_LC4_E21 & !_LC8_E21;

-- Node name is '~42~5~1~31~9' 
-- Equation name is '~42~5~1~31~9', location is LC3_E19, type is buried.
-- synthesized logic cell 
_LC3_E19 = LCELL( _EQ052);
  _EQ052 =  b4 &  m4
         #  b4 & !_LC1_E20
         # !_LC4_E20 &  m4
         # !_LC1_E20 & !_LC4_E20;

-- Node name is '~42~5~1~31~10' 
-- Equation name is '~42~5~1~31~10', location is LC5_E1, type is buried.
-- synthesized logic cell 
_LC5_E1  = LCELL( _EQ053);
  _EQ053 =  _LC2_E7 &  _LC3_E19 &  _LC5_E17;

-- Node name is '~42~5~1~31~11' 
-- Equation name is '~42~5~1~31~11', location is LC6_E1, type is buried.
-- synthesized logic cell 
_LC6_E1  = LCELL( _EQ054);
  _EQ054 =  d4 &  e4
         #  e4 & !_LC1_E21
         #  d4 & !_LC6_E21
         # !_LC1_E21 & !_LC6_E21;

-- Node name is '~42~5~1~31' 
-- Equation name is '~42~5~1~31', location is LC7_E1, type is buried.
~42~5~1~31 = LCELL( _EQ055);
  _EQ055 =  _LC3_E1 &  _LC4_E1 &  _LC5_E1 &  _LC6_E1;

-- Node name is '~42~6~1~31~2' 
-- Equation name is '~42~6~1~31~2', location is LC1_A15, type is buried.
-- synthesized logic cell 
_LC1_A15 = LCELL( _EQ056);
  _EQ056 =  a5 &  c5
         #  a5 & !_LC6_E20
         #  c5 & !_LC7_E20
         # !_LC6_E20 & !_LC7_E20;

-- Node name is '~42~6~1~31~3' 
-- Equation name is '~42~6~1~31~3', location is LC2_A15, type is buried.
-- synthesized logic cell 
_LC2_A15 = LCELL( _EQ057);
  _EQ057 =  i5 &  p5
         #  i5 & !_LC5_E21
         # !_LC7_E21 &  p5
         # !_LC5_E21 & !_LC7_E21;

-- Node name is '~42~6~1~31~4' 
-- Equation name is '~42~6~1~31~4', location is LC5_E13, type is buried.
-- synthesized logic cell 
_LC5_E13 = LCELL( _EQ058);
  _EQ058 =  g5 &  j5
         #  g5 & !_LC3_E20
         #  j5 & !_LC2_E20
         # !_LC2_E20 & !_LC3_E20;

-- Node name is '~42~6~1~31~5' 
-- Equation name is '~42~6~1~31~5', location is LC4_A15, type is buried.
-- synthesized logic cell 
_LC4_A15 = LCELL( _EQ059);
  _EQ059 =  _LC1_A15 &  _LC2_A15 &  _LC5_E13;

-- Node name is '~42~6~1~31~6' 
-- Equation name is '~42~6~1~31~6', location is LC5_A15, type is buried.
-- synthesized logic cell 
_LC5_A15 = LCELL( _EQ060);
  _EQ060 =  f5 &  h5
         #  f5 & !_LC8_E20
         #  h5 & !_LC3_E21
         # !_LC3_E21 & !_LC8_E20;

-- Node name is '~42~6~1~31~7' 
-- Equation name is '~42~6~1~31~7', location is LC7_E7, type is buried.
-- synthesized logic cell 
_LC7_E7  = LCELL( _EQ061);
  _EQ061 =  n5 &  q5
         # !_LC2_E21 &  n5
         # !_LC5_E20 &  q5
         # !_LC2_E21 & !_LC5_E20;

-- Node name is '~42~6~1~31~8' 
-- Equation name is '~42~6~1~31~8', location is LC3_E17, type is buried.
-- synthesized logic cell 
_LC3_E17 = LCELL( _EQ062);
  _EQ062 =  l5 &  o5
         # !_LC4_E21 &  l5
         # !_LC8_E21 &  o5
         # !_LC4_E21 & !_LC8_E21;

-- Node name is '~42~6~1~31~9' 
-- Equation name is '~42~6~1~31~9', location is LC6_E19, type is buried.
-- synthesized logic cell 
_LC6_E19 = LCELL( _EQ063);
  _EQ063 =  b5 &  m5
         #  b5 & !_LC1_E20
         # !_LC4_E20 &  m5
         # !_LC1_E20 & !_LC4_E20;

-- Node name is '~42~6~1~31~10' 
-- Equation name is '~42~6~1~31~10', location is LC6_A15, type is buried.
-- synthesized logic cell 
_LC6_A15 = LCELL( _EQ064);
  _EQ064 =  _LC3_E17 &  _LC6_E19 &  _LC7_E7;

-- Node name is '~42~6~1~31~11' 
-- Equation name is '~42~6~1~31~11', location is LC7_A15, type is buried.
-- synthesized logic cell 
_LC7_A15 = LCELL( _EQ065);
  _EQ065 =  d5 &  e5
         #  e5 & !_LC1_E21
         #  d5 & !_LC6_E21
         # !_LC1_E21 & !_LC6_E21;

-- Node name is '~42~6~1~31' 
-- Equation name is '~42~6~1~31', location is LC3_A15, type is buried.
~42~6~1~31 = LCELL( _EQ066);
  _EQ066 =  _LC4_A15 &  _LC5_A15 &  _LC6_A15 &  _LC7_A15;

-- Node name is '~42~7~1~31~2' 
-- Equation name is '~42~7~1~31~2', location is LC1_C17, type is buried.
-- synthesized logic cell 
_LC1_C17 = LCELL( _EQ067);
  _EQ067 =  a6 &  c6
         #  a6 & !_LC6_E20
         #  c6 & !_LC7_E20
         # !_LC6_E20 & !_LC7_E20;

-- Node name is '~42~7~1~31~3' 
-- Equation name is '~42~7~1~31~3', location is LC3_C17, type is buried.
-- synthesized logic cell 
_LC3_C17 = LCELL( _EQ068);
  _EQ068 =  i6 &  p6
         #  i6 & !_LC5_E21
         # !_LC7_E21 &  p6
         # !_LC5_E21 & !_LC7_E21;

-- Node name is '~42~7~1~31~4' 
-- Equation name is '~42~7~1~31~4', location is LC1_E13, type is buried.
-- synthesized logic cell 
_LC1_E13 = LCELL( _EQ069);
  _EQ069 =  g6 &  j6
         #  g6 & !_LC3_E20
         #  j6 & !_LC2_E20
         # !_LC2_E20 & !_LC3_E20;

-- Node name is '~42~7~1~31~5' 
-- Equation name is '~42~7~1~31~5', location is LC4_C17, type is buried.
-- synthesized logic cell 
_LC4_C17 = LCELL( _EQ070);
  _EQ070 =  _LC1_C17 &  _LC1_E13 &  _LC3_C17;

-- Node name is '~42~7~1~31~6' 
-- Equation name is '~42~7~1~31~6', location is LC5_C17, type is buried.
-- synthesized logic cell 
_LC5_C17 = LCELL( _EQ071);
  _EQ071 =  f6 &  h6
         #  f6 & !_LC8_E20
         #  h6 & !_LC3_E21
         # !_LC3_E21 & !_LC8_E20;

-- Node name is '~42~7~1~31~7' 
-- Equation name is '~42~7~1~31~7', location is LC1_E7, type is buried.
-- synthesized logic cell 
_LC1_E7  = LCELL( _EQ072);
  _EQ072 =  n6 &  q6
         # !_LC2_E21 &  n6
         # !_LC5_E20 &  q6
         # !_LC2_E21 & !_LC5_E20;

-- Node name is '~42~7~1~31~8' 
-- Equation name is '~42~7~1~31~8', location is LC8_E17, type is buried.
-- synthesized logic cell 
_LC8_E17 = LCELL( _EQ073);
  _EQ073 =  l6 &  o6
         # !_LC4_E21 &  l6
         # !_LC8_E21 &  o6
         # !_LC4_E21 & !_LC8_E21;

-- Node name is '~42~7~1~31~9' 
-- Equation name is '~42~7~1~31~9', location is LC4_E19, type is buried.
-- synthesized logic cell 
_LC4_E19 = LCELL( _EQ074);
  _EQ074 =  b6 &  m6
         #  b6 & !_LC1_E20
         # !_LC4_E20 &  m6
         # !_LC1_E20 & !_LC4_E20;

-- Node name is '~42~7~1~31~10' 
-- Equation name is '~42~7~1~31~10', location is LC6_C17, type is buried.
-- synthesized logic cell 
_LC6_C17 = LCELL( _EQ075);
  _EQ075 =  _LC1_E7 &  _LC4_E19 &  _LC8_E17;

-- Node name is '~42~7~1~31~11' 
-- Equation name is '~42~7~1~31~11', location is LC7_C17, type is buried.
-- synthesized logic cell 
_LC7_C17 = LCELL( _EQ076);
  _EQ076 =  d6 &  e6
         #  e6 & !_LC1_E21
         #  d6 & !_LC6_E21
         # !_LC1_E21 & !_LC6_E21;

-- Node name is '~42~7~1~31' 
-- Equation name is '~42~7~1~31', location is LC2_C17, type is buried.
~42~7~1~31 = LCELL( _EQ077);
  _EQ077 =  _LC4_C17 &  _LC5_C17 &  _LC6_C17 &  _LC7_C17;

-- Node name is '~42~8~1~16' 
-- Equation name is '~42~8~1~16', location is LC1_D10, type is buried.
~42~8~1~16 = LCELL( VCC);

-- Node name is '~42~8~1~31~2' 
-- Equation name is '~42~8~1~31~2', location is LC1_E11, type is buried.
-- synthesized logic cell 
_LC1_E11 = LCELL( _EQ078);
  _EQ078 =  a7 &  c7
         #  a7 & !_LC6_E20
         #  c7 & !_LC7_E20
         # !_LC6_E20 & !_LC7_E20;

-- Node name is '~42~8~1~31~3' 
-- Equation name is '~42~8~1~31~3', location is LC2_E11, type is buried.
-- synthesized logic cell 
_LC2_E11 = LCELL( _EQ079);
  _EQ079 =  i7 &  p7
         #  i7 & !_LC5_E21
         # !_LC7_E21 &  p7
         # !_LC5_E21 & !_LC7_E21;

-- Node name is '~42~8~1~31~4' 
-- Equation name is '~42~8~1~31~4', location is LC3_E13, type is buried.
-- synthesized logic cell 
_LC3_E13 = LCELL( _EQ080);
  _EQ080 =  g7 &  j7
         #  g7 & !_LC3_E20
         #  j7 & !_LC2_E20
         # !_LC2_E20 & !_LC3_E20;

-- Node name is '~42~8~1~31~5' 
-- Equation name is '~42~8~1~31~5', location is LC3_E11, type is buried.
-- synthesized logic cell 
_LC3_E11 = LCELL( _EQ081);
  _EQ081 =  _LC1_E11 &  _LC2_E11 &  _LC3_E13;

-- Node name is '~42~8~1~31~6' 
-- Equation name is '~42~8~1~31~6', location is LC5_E11, type is buried.
-- synthesized logic cell 
_LC5_E11 = LCELL( _EQ082);
  _EQ082 =  f7 &  h7
         #  f7 & !_LC8_E20
         #  h7 & !_LC3_E21
         # !_LC3_E21 & !_LC8_E20;

-- Node name is '~42~8~1~31~7' 
-- Equation name is '~42~8~1~31~7', location is LC6_E7, type is buried.
-- synthesized logic cell 
_LC6_E7  = LCELL( _EQ083);
  _EQ083 =  n7 &  q7
         # !_LC2_E21 &  n7
         # !_LC5_E20 &  q7
         # !_LC2_E21 & !_LC5_E20;

-- Node name is '~42~8~1~31~8' 
-- Equation name is '~42~8~1~31~8', location is LC2_E17, type is buried.
-- synthesized logic cell 
_LC2_E17 = LCELL( _EQ084);
  _EQ084 =  l7 &  o7
         # !_LC4_E21 &  l7
         # !_LC8_E21 &  o7
         # !_LC4_E21 & !_LC8_E21;

-- Node name is '~42~8~1~31~9' 
-- Equation name is '~42~8~1~31~9', location is LC7_E19, type is buried.
-- synthesized logic cell 
_LC7_E19 = LCELL( _EQ085);
  _EQ085 =  b7 &  m7
         #  b7 & !_LC1_E20
         # !_LC4_E20 &  m7
         # !_LC1_E20 & !_LC4_E20;

-- Node name is '~42~8~1~31~10' 
-- Equation name is '~42~8~1~31~10', location is LC6_E11, type is buried.
-- synthesized logic cell 
_LC6_E11 = LCELL( _EQ086);
  _EQ086 =  _LC2_E17 &  _LC6_E7 &  _LC7_E19;

-- Node name is '~42~8~1~31~11' 
-- Equation name is '~42~8~1~31~11', location is LC7_E11, type is buried.
-- synthesized logic cell 
_LC7_E11 = LCELL( _EQ087);
  _EQ087 =  d7 &  e7
         #  e7 & !_LC1_E21
         #  d7 & !_LC6_E21
         # !_LC1_E21 & !_LC6_E21;

-- Node name is '~42~8~1~31' 
-- Equation name is '~42~8~1~31', location is LC4_E11, type is buried.
~42~8~1~31 = LCELL( _EQ088);
  _EQ088 =  _LC3_E11 &  _LC5_E11 &  _LC6_E11 &  _LC7_E11;

-- Node name is ':44' 
-- Equation name is '_LC7_E20', type is buried 
!_LC7_E20 = _LC7_E20~NOT;
_LC7_E20~NOT = LCELL( _EQ089);
  _EQ089 =  end1
         #  end0
         #  end3
         #  end2;

-- Node name is ':45' 
-- Equation name is '_LC4_E20', type is buried 
!_LC4_E20 = _LC4_E20~NOT;
_LC4_E20~NOT = LCELL( _EQ090);
  _EQ090 =  end1
         # !end0
         #  end3
         #  end2;

-- Node name is ':46' 
-- Equation name is '_LC6_E20', type is buried 
!_LC6_E20 = _LC6_E20~NOT;
_LC6_E20~NOT = LCELL( _EQ091);
  _EQ091 = !end1
         #  end0
         #  end3
         #  end2;

-- Node name is ':47' 
-- Equation name is '_LC1_E21', type is buried 
!_LC1_E21 = _LC1_E21~NOT;
_LC1_E21~NOT = LCELL( _EQ092);
  _EQ092 = !end1
         # !end0
         #  end3
         #  end2;

-- Node name is ':48' 
-- Equation name is '_LC6_E21', type is buried 
!_LC6_E21 = _LC6_E21~NOT;
_LC6_E21~NOT = LCELL( _EQ093);
  _EQ093 =  end1
         #  end0
         #  end3
         # !end2;

-- Node name is ':49' 
-- Equation name is '_LC3_E21', type is buried 
!_LC3_E21 = _LC3_E21~NOT;
_LC3_E21~NOT = LCELL( _EQ094);
  _EQ094 =  end1
         # !end0
         #  end3
         # !end2;

-- Node name is ':50' 
-- Equation name is '_LC2_E20', type is buried 
!_LC2_E20 = _LC2_E20~NOT;
_LC2_E20~NOT = LCELL( _EQ095);
  _EQ095 = !end1
         #  end0
         #  end3
         # !end2;

-- Node name is ':51' 
-- Equation name is '_LC8_E20', type is buried 
!_LC8_E20 = _LC8_E20~NOT;
_LC8_E20~NOT = LCELL( _EQ096);
  _EQ096 = !end1
         # !end0
         #  end3
         # !end2;

-- Node name is ':52' 
-- Equation name is '_LC7_E21', type is buried 
!_LC7_E21 = _LC7_E21~NOT;
_LC7_E21~NOT = LCELL( _EQ097);
  _EQ097 =  end1
         #  end0
         # !end3
         #  end2;

-- Node name is ':53' 
-- Equation name is '_LC3_E20', type is buried 
!_LC3_E20 = _LC3_E20~NOT;
_LC3_E20~NOT = LCELL( _EQ098);
  _EQ098 =  end1
         # !end0
         # !end3
         #  end2;

-- Node name is ':54' 
-- Equation name is '_LC8_E21', type is buried 
!_LC8_E21 = _LC8_E21~NOT;
_LC8_E21~NOT = LCELL( _EQ099);
  _EQ099 = !end3
         #  end2
         # !end1
         #  end0;

-- Node name is ':55' 
-- Equation name is '_LC1_E20', type is buried 
!_LC1_E20 = _LC1_E20~NOT;
_LC1_E20~NOT = LCELL( _EQ100);
  _EQ100 = !end1
         # !end0
         # !end3
         #  end2;

-- Node name is ':56' 
-- Equation name is '_LC5_E20', type is buried 
!_LC5_E20 = _LC5_E20~NOT;
_LC5_E20~NOT = LCELL( _EQ101);
  _EQ101 = !end3
         # !end2
         #  end1
         #  end0;

-- Node name is ':57' 
-- Equation name is '_LC4_E21', type is buried 
!_LC4_E21 = _LC4_E21~NOT;
_LC4_E21~NOT = LCELL( _EQ102);
  _EQ102 = !end3
         # !end2
         #  end1
         # !end0;

-- Node name is ':58' 
-- Equation name is '_LC5_E21', type is buried 
!_LC5_E21 = _LC5_E21~NOT;
_LC5_E21~NOT = LCELL( _EQ103);
  _EQ103 = !end3
         # !end2
         # !end1
         #  end0;

-- Node name is ':59' 
-- Equation name is '_LC2_E21', type is buried 
!_LC2_E21 = _LC2_E21~NOT;
_LC2_E21~NOT = LCELL( _EQ104);
  _EQ104 = !end1
         # !end0
         # !end3
         # !end2;



Project Information    c:\users\gui\documents\circuitos\trabalho td\codmem.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = on

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:03


Memory Allocated
-----------------

Peak memory allocated during compilation  = 19,962K
