
---------- Begin Simulation Statistics ----------
final_tick                               105261206883                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72338                       # Simulator instruction rate (inst/s)
host_mem_usage                                4615380                       # Number of bytes of host memory used
host_op_rate                                    88238                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5517.01                       # Real time elapsed on the host
host_tick_rate                               19079380                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   399089445                       # Number of instructions simulated
sim_ops                                     486807990                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.105261                       # Number of seconds simulated
sim_ticks                                105261206883                       # Number of ticks simulated
system.cpu_cluster.cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu_cluster.cpus.branchPred.BTBHitPct    98.878774                       # BTB Hit Percentage
system.cpu_cluster.cpus.branchPred.BTBHits     18581940                       # Number of BTB hits
system.cpu_cluster.cpus.branchPred.BTBLookups     18792648                       # Number of BTB lookups
system.cpu_cluster.cpus.branchPred.RASInCorrect           11                       # Number of incorrect RAS predictions.
system.cpu_cluster.cpus.branchPred.condIncorrect      2304706                       # Number of conditional branches incorrect
system.cpu_cluster.cpus.branchPred.condPredicted     54624248                       # Number of conditional branches predicted
system.cpu_cluster.cpus.branchPred.indirectHits        65718                       # Number of indirect target hits.
system.cpu_cluster.cpus.branchPred.indirectLookups        69961                       # Number of indirect predictor lookups.
system.cpu_cluster.cpus.branchPred.indirectMisses         4243                       # Number of indirect misses.
system.cpu_cluster.cpus.branchPred.lookups     61748079                       # Number of BP lookups
system.cpu_cluster.cpus.branchPred.usedRAS      2979123                       # Number of times the RAS was used to get a target.
system.cpu_cluster.cpus.branchPredindirectMispredicted         1898                       # Number of mispredicted indirect branches.
system.cpu_cluster.cpus.cc_regfile_reads    155787393                       # number of cc regfile reads
system.cpu_cluster.cpus.cc_regfile_writes    156524565                       # number of cc regfile writes
system.cpu_cluster.cpus.commit.amos              7472                       # Number of atomic instructions committed
system.cpu_cluster.cpus.commit.branchMispredicts      2289795                       # The number of times a branch was mispredicted
system.cpu_cluster.cpus.commit.branches      50385339                       # Number of branches committed
system.cpu_cluster.cpus.commit.bw_lim_events     13483977                       # number cycles where commit BW limit reached
system.cpu_cluster.cpus.commit.commitNonSpecStalls        49857                       # The number of times commit has been forced to stall to communicate backwards
system.cpu_cluster.cpus.commit.commitSquashedInsts     44464075                       # The number of squashed insts skipped by commit
system.cpu_cluster.cpus.commit.committedInsts    399111735                       # Number of instructions committed
system.cpu_cluster.cpus.commit.committedOps    486830280                       # Number of ops (including micro ops) committed
system.cpu_cluster.cpus.commit.committed_per_cycle::samples    287763928                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::mean     1.691770                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::stdev     2.131996                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::0    104552731     36.33%     36.33% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::1     78964081     27.44%     63.77% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::2     40626643     14.12%     77.89% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::3     14577865      5.07%     82.96% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::4     15019499      5.22%     88.18% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::5     12105620      4.21%     92.38% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::6      4633178      1.61%     93.99% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::7      3800334      1.32%     95.31% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::8     13483977      4.69%    100.00% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::total    287763928                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.fp_insts             0                       # Number of committed floating point instructions.
system.cpu_cluster.cpus.commit.function_calls      2373406                       # Number of function calls committed.
system.cpu_cluster.cpus.commit.int_insts    442033443                       # Number of committed integer instructions.
system.cpu_cluster.cpus.commit.loads        118141843                       # Number of loads committed
system.cpu_cluster.cpus.commit.membars           7497                       # Number of memory barriers committed
system.cpu_cluster.cpus.commit.op_class_0::No_OpClass        45594      0.01%      0.01% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::IntAlu    298611581     61.34%     61.35% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::IntMult        19157      0.00%     61.35% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::IntDiv           35      0.00%     61.35% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatAdd         2208      0.00%     61.35% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatCmp           12      0.00%     61.35% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatCvt         2209      0.00%     61.35% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMult            0      0.00%     61.35% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatDiv         2211      0.00%     61.35% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMisc         9237      0.00%     61.35% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAdd         8492      0.00%     61.36% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.36% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAlu         8511      0.00%     61.36% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdCmp         9254      0.00%     61.36% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdCvt            2      0.00%     61.36% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdMisc       168646      0.03%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdMult            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdShift            2      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdDiv            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAes            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAesMix            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdPredAlu            0      0.00%     61.39% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::MemRead    118141843     24.27%     85.66% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::MemWrite     69801286     14.34%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::total    486830280                       # Class of committed instruction
system.cpu_cluster.cpus.commit.refs         187943129                       # Number of memory references committed
system.cpu_cluster.cpus.commit.swp_count            0                       # Number of s/w prefetches committed
system.cpu_cluster.cpus.commit.vec_insts       546248                       # Number of committed Vector instructions.
system.cpu_cluster.cpus.committedInsts      399089445                       # Number of Instructions Simulated
system.cpu_cluster.cpus.committedOps        486807990                       # Number of Ops (including micro ops) Simulated
system.cpu_cluster.cpus.cpi                  0.738805                       # CPI: Cycles Per Instruction
system.cpu_cluster.cpus.cpi_total            0.738805                       # CPI: Total CPI of All Threads
system.cpu_cluster.cpus.decode.BlockedCycles     54680584                       # Number of cycles decode is blocked
system.cpu_cluster.cpus.decode.BranchMispred        15008                       # Number of times decode detected a branch misprediction
system.cpu_cluster.cpus.decode.BranchResolved     17183006                       # Number of times decode resolved a branch
system.cpu_cluster.cpus.decode.DecodedInsts    550166594                       # Number of instructions handled by decode
system.cpu_cluster.cpus.decode.IdleCycles     27338573                       # Number of cycles decode is idle
system.cpu_cluster.cpus.decode.RunCycles    180350716                       # Number of cycles decode is running
system.cpu_cluster.cpus.decode.SquashCycles      2296004                       # Number of cycles decode is squashing
system.cpu_cluster.cpus.decode.SquashedInsts     10717003                       # Number of squashed instructions handled by decode
system.cpu_cluster.cpus.decode.UnblockCycles     29959875                       # Number of cycles decode is unblocking
system.cpu_cluster.cpus.dtb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.dtb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.dtb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.dtb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.dtb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.dtb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.fetch.Branches       61748079                       # Number of branches that fetch encountered
system.cpu_cluster.cpus.fetch.CacheLines    140889509                       # Number of cache lines fetched
system.cpu_cluster.cpus.fetch.Cycles        289571544                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu_cluster.cpus.fetch.IcacheSquashes         5480                       # Number of outstanding Icache misses that were squashed
system.cpu_cluster.cpus.fetch.IcacheWaitRetryStallCycles         2488                       # Number of stall cycles due to full MSHR
system.cpu_cluster.cpus.fetch.Insts         492397437                       # Number of instructions fetch has processed
system.cpu_cluster.cpus.fetch.MiscStallCycles         1627                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu_cluster.cpus.fetch.SquashCycles      4621830                       # Number of cycles fetch has spent squashing
system.cpu_cluster.cpus.fetch.branchRate     0.209422                       # Number of branch fetches per cycle
system.cpu_cluster.cpus.fetch.icacheStallCycles      2739178                       # Number of cycles fetch is stalled on an Icache miss
system.cpu_cluster.cpus.fetch.predictedBranches     21626781                       # Number of branches that fetch has predicted taken
system.cpu_cluster.cpus.fetch.rate           1.669997                       # Number of inst fetches per cycle
system.cpu_cluster.cpus.fetch.rateDist::samples    294625752                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::mean     2.032717                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::stdev     1.058361                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::0     24073711      8.17%      8.17% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::1     88126357     29.91%     38.08% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::2     36512689     12.39%     50.48% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::3    145912995     49.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::total    294625752                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.idleCycles             223568                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu_cluster.cpus.iew.branchMispredicts      2315341                       # Number of branch mispredicts detected at execute
system.cpu_cluster.cpus.iew.exec_branches     51550586                       # Number of branches executed
system.cpu_cluster.cpus.iew.exec_nop            25186                       # number of nop insts executed
system.cpu_cluster.cpus.iew.exec_rate        1.723988                       # Inst execution rate
system.cpu_cluster.cpus.iew.exec_refs       193808900                       # number of memory reference insts executed
system.cpu_cluster.cpus.iew.exec_stores      70632745                       # Number of stores executed
system.cpu_cluster.cpus.iew.exec_swp                0                       # number of swp insts executed
system.cpu_cluster.cpus.iew.iewBlockCycles      4651710                       # Number of cycles IEW is blocking
system.cpu_cluster.cpus.iew.iewDispLoadInsts    131964620                       # Number of dispatched load instructions
system.cpu_cluster.cpus.iew.iewDispNonSpecInsts        56629                       # Number of dispatched non-speculative instructions
system.cpu_cluster.cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.cpu_cluster.cpus.iew.iewDispStoreInsts     72357713                       # Number of dispatched store instructions
system.cpu_cluster.cpus.iew.iewDispatchedInsts    535300765                       # Number of instructions dispatched to IQ
system.cpu_cluster.cpus.iew.iewExecLoadInsts    123176155                       # Number of load instructions executed
system.cpu_cluster.cpus.iew.iewExecSquashedInsts      3339646                       # Number of squashed instructions skipped in execute
system.cpu_cluster.cpus.iew.iewExecutedInsts    508316749                       # Number of executed instructions
system.cpu_cluster.cpus.iew.iewIQFullEvents         8424                       # Number of times the IQ has become full, causing a stall
system.cpu_cluster.cpus.iew.iewIdleCycles            0                       # Number of cycles IEW is idle
system.cpu_cluster.cpus.iew.iewLSQFullEvents        44969                       # Number of times the LSQ has become full, causing a stall
system.cpu_cluster.cpus.iew.iewSquashCycles      2296004                       # Number of cycles IEW is squashing
system.cpu_cluster.cpus.iew.iewUnblockCycles        58496                       # Number of cycles IEW is unblocking
system.cpu_cluster.cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu_cluster.cpus.iew.lsq.thread0.cacheBlocked        34923                       # Number of times an access to memory failed due to the cache being blocked
system.cpu_cluster.cpus.iew.lsq.thread0.forwLoads      5315758                       # Number of loads that had data forwarded from stores
system.cpu_cluster.cpus.iew.lsq.thread0.ignoredResponses       111349                       # Number of memory responses ignored because the instruction is squashed
system.cpu_cluster.cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu_cluster.cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu_cluster.cpus.iew.lsq.thread0.memOrderViolation         2038                       # Number of memory ordering violations
system.cpu_cluster.cpus.iew.lsq.thread0.rescheduledLoads       275910                       # Number of loads that were rescheduled
system.cpu_cluster.cpus.iew.lsq.thread0.squashedLoads     13822777                       # Number of loads squashed
system.cpu_cluster.cpus.iew.lsq.thread0.squashedStores      2556427                       # Number of stores squashed
system.cpu_cluster.cpus.iew.memOrderViolationEvents         2038                       # Number of memory order violations
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect      1250802                       # Number of branches that were predicted not taken incorrectly
system.cpu_cluster.cpus.iew.predictedTakenIncorrect      1064539                       # Number of branches that were predicted taken incorrectly
system.cpu_cluster.cpus.iew.wb_consumers    521256523                       # num instructions consuming a value
system.cpu_cluster.cpus.iew.wb_count        506324650                       # cumulative count of insts written-back
system.cpu_cluster.cpus.iew.wb_fanout        0.583447                       # average fanout of values written-back
system.cpu_cluster.cpus.iew.wb_producers    304125758                       # num instructions producing a value
system.cpu_cluster.cpus.iew.wb_rate          1.717232                       # insts written-back per cycle
system.cpu_cluster.cpus.iew.wb_sent         507158715                       # cumulative count of insts sent to commit
system.cpu_cluster.cpus.int_regfile_reads    655232570                       # number of integer regfile reads
system.cpu_cluster.cpus.int_regfile_writes    427183553                       # number of integer regfile writes
system.cpu_cluster.cpus.ipc                  1.353537                       # IPC: Instructions Per Cycle
system.cpu_cluster.cpus.ipc_total            1.353537                       # IPC: Total IPC of All Threads
system.cpu_cluster.cpus.iq.FU_type_0::No_OpClass        45603      0.01%      0.01% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::IntAlu    315734415     61.71%     61.72% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::IntMult        19563      0.00%     61.72% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::IntDiv           46      0.00%     61.72% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatAdd         2208      0.00%     61.72% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatCmp           12      0.00%     61.72% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatCvt         2219      0.00%     61.72% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMult            0      0.00%     61.72% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     61.72% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatDiv         2211      0.00%     61.72% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMisc         9248      0.00%     61.72% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.72% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAdd         8503      0.00%     61.73% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.73% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAlu         8523      0.00%     61.73% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdCmp         9298      0.00%     61.73% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdCvt            2      0.00%     61.73% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdMisc       174702      0.03%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdMult            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdShift            2      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdDiv            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAes            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAesMix            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::MemRead    124482490     24.33%     86.09% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::MemWrite     71157350     13.91%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::total    511656395                       # Type of FU issued
system.cpu_cluster.cpus.iq.fp_alu_accesses            0                       # Number of floating point alu accesses
system.cpu_cluster.cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.cpu_cluster.cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu_cluster.cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.cpu_cluster.cpus.iq.fu_busy_cnt      151177805                       # FU busy when requested
system.cpu_cluster.cpus.iq.fu_busy_rate      0.295467                       # FU busy rate (busy events/executed inst)
system.cpu_cluster.cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::IntAlu     56737468     37.53%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::IntMult          105      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::IntDiv            2      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatAdd            1      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatCmp            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatCvt            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMult            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMultAcc            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatDiv            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMisc            4      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatSqrt            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAdd            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAddAcc            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAlu            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdCmp            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdCvt            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdMisc            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdMult            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdMultAcc            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdShift            1      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdShiftAcc            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdDiv            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSqrt            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatAdd            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatAlu            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatCmp            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatCvt            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatDiv            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatMisc            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatMult            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAes            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAesMix            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::MemRead     50394157     33.33%     70.86% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::MemWrite     44046067     29.14%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.int_alu_accesses    662009367                       # Number of integer alu accesses
system.cpu_cluster.cpus.iq.int_inst_queue_reads   1469502131                       # Number of integer instruction queue reads
system.cpu_cluster.cpus.iq.int_inst_queue_wakeup_accesses    505775398                       # Number of integer instruction queue wakeup accesses
system.cpu_cluster.cpus.iq.int_inst_queue_writes    583164907                       # Number of integer instruction queue writes
system.cpu_cluster.cpus.iq.iqInstsAdded     535218949                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu_cluster.cpus.iq.iqInstsIssued    511656395                       # Number of instructions issued
system.cpu_cluster.cpus.iq.iqNonSpecInstsAdded        56630                       # Number of non-speculative instructions added to the IQ
system.cpu_cluster.cpus.iq.iqSquashedInstsExamined     48467588                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu_cluster.cpus.iq.iqSquashedInstsIssued      1728635                       # Number of squashed instructions issued
system.cpu_cluster.cpus.iq.iqSquashedNonSpecRemoved         6773                       # Number of squashed non-spec instructions that were removed
system.cpu_cluster.cpus.iq.iqSquashedOperandsExamined     47600672                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu_cluster.cpus.iq.issued_per_cycle::samples    294625752                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::mean     1.736632                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::stdev     1.105444                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::0     50412245     17.11%     17.11% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::1     66979971     22.73%     39.84% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::2     97835085     33.21%     73.05% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::3     68592974     23.28%     96.33% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::4     10800053      3.67%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::5         5424      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::total    294625752                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.rate              1.735315                       # Inst issue rate
system.cpu_cluster.cpus.iq.vec_alu_accesses       779230                       # Number of vector alu accesses
system.cpu_cluster.cpus.iq.vec_inst_queue_reads      1342851                       # Number of vector instruction queue reads
system.cpu_cluster.cpus.iq.vec_inst_queue_wakeup_accesses       549252                       # Number of vector instruction queue wakeup accesses
system.cpu_cluster.cpus.iq.vec_inst_queue_writes       580284                       # Number of vector instruction queue writes
system.cpu_cluster.cpus.itb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.itb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.itb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.itb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.itb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.itb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.itb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.itb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.memDep0.conflictingLoads      4451808                       # Number of conflicting loads.
system.cpu_cluster.cpus.memDep0.conflictingStores       832009                       # Number of conflicting stores.
system.cpu_cluster.cpus.memDep0.insertedLoads    131964620                       # Number of loads inserted to the mem dependence unit.
system.cpu_cluster.cpus.memDep0.insertedStores     72357713                       # Number of stores inserted to the mem dependence unit.
system.cpu_cluster.cpus.misc_regfile_reads    508482324                       # number of misc regfile reads
system.cpu_cluster.cpus.misc_regfile_writes        21689                       # number of misc regfile writes
system.cpu_cluster.cpus.numCycles           294849320                       # number of cpu cycles simulated
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # number of work items this cpu started
system.cpu_cluster.cpus.rename.BlockCycles     15839989                       # Number of cycles rename is blocking
system.cpu_cluster.cpus.rename.CommittedMaps    561167378                       # Number of HB maps that are committed
system.cpu_cluster.cpus.rename.FullRegisterEvents         5118                       # Number of times there has been no free registers
system.cpu_cluster.cpus.rename.IQFullEvents       907648                       # Number of times rename has blocked due to IQ full
system.cpu_cluster.cpus.rename.IdleCycles     48580894                       # Number of cycles rename is idle
system.cpu_cluster.cpus.rename.LQFullEvents       199447                       # Number of times rename has blocked due to LQ full
system.cpu_cluster.cpus.rename.ROBFullEvents     20845901                       # Number of times rename has blocked due to ROB full
system.cpu_cluster.cpus.rename.RenameLookups    866320516                       # Number of register rename lookups that rename has made
system.cpu_cluster.cpus.rename.RenamedInsts    539690536                       # Number of instructions processed by rename
system.cpu_cluster.cpus.rename.RenamedOperands    626661603                       # Number of destination operands rename has renamed
system.cpu_cluster.cpus.rename.RunCycles    187428177                       # Number of cycles rename is running
system.cpu_cluster.cpus.rename.SQFullEvents      7443796                       # Number of times rename has blocked due to SQ full
system.cpu_cluster.cpus.rename.SquashCycles      2296004                       # Number of cycles rename is squashing
system.cpu_cluster.cpus.rename.SquashedInsts      4474941                       # Number of squashed instructions processed by rename
system.cpu_cluster.cpus.rename.UnblockCycles     39019479                       # Number of cycles rename is unblocking
system.cpu_cluster.cpus.rename.UndoneMaps     65494225                       # Number of HB maps that are undone due to squashing
system.cpu_cluster.cpus.rename.int_rename_lookups    695336163                       # Number of integer rename lookups
system.cpu_cluster.cpus.rename.serializeStallCycles      1461209                       # count of cycles rename stalled for serializing inst
system.cpu_cluster.cpus.rename.serializingInsts       121826                       # count of serializing insts renamed
system.cpu_cluster.cpus.rename.skidInsts     59953514                       # count of insts added to the skid buffer
system.cpu_cluster.cpus.rename.tempSerializingInsts         4588                       # count of temporary serializing insts renamed
system.cpu_cluster.cpus.rename.vec_rename_lookups       412231                       # Number of vector rename lookups
system.cpu_cluster.cpus.rob.rob_reads       805516170                       # The number of ROB reads
system.cpu_cluster.cpus.rob.rob_writes     1069451119                       # The number of ROB writes
system.cpu_cluster.cpus.timesIdled               1586                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu_cluster.cpus.vec_regfile_reads       400201                       # number of vector regfile reads
system.cpu_cluster.cpus.vec_regfile_writes       233624                       # number of vector regfile writes
system.cpu_cluster.cpus.workload.numSyscalls         4472                       # Number of system calls
system.cpu_cluster.l2.prefetcher.num_hwpf_issued       206151                       # number of hwpf issued
system.cpu_cluster.l2.prefetcher.pfBufferHit           90                       # number of redundant prefetches already in prefetch queue
system.cpu_cluster.l2.prefetcher.pfIdentified       206250                       # number of prefetch candidates identified
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu_cluster.l2.prefetcher.pfSpanPage        60406                       # number of prefetches that crossed the page
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_requests       296347                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_snoops        57752                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.tot_requests       593716                       # Total number of requests made to the snoop filter.
system.cpu_cluster.toL2Bus.snoop_filter.tot_snoops        57752                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5754                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 105261206883                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4381                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1272                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1272                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4381                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           101                       # Transaction distribution
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::system.mem_ctrls.port        11407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::total        11407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::system.mem_ctrls.port       361792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::total       361792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  361792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5754                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5754    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5754                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7934915                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 105261206883                       # Cumulative time (in ticks) in various power states
system.membus.respLayer1.occupancy           31740294                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_cluster.toL2Bus.pwrStateResidencyTicks::UNDEFINED 105261206883                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.toL2Bus.trans_dist::ReadResp       224001                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WritebackDirty       263558                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WritebackClean        32788                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::HardPFReq        61120                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExReq        70036                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExResp        70036                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadCleanReq        31122                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadSharedReq       192880                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::InvalidateReq         3332                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::InvalidateResp         3332                       # Transaction distribution
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.icache.mem_side::system.cpu_cluster.l2.cpu_side        92853                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.dcache.mem_side::system.cpu_cluster.l2.cpu_side       798232                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count::total       891085                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.icache.mem_side::system.cpu_cluster.l2.cpu_side      3950784                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.dcache.mem_side::system.cpu_cluster.l2.cpu_side     33833728                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size::total     37784512                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.snoops               61120                       # Total snoops (count)
system.cpu_cluster.toL2Bus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu_cluster.toL2Bus.snoop_fanout::samples       358490                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::mean     0.161106                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::stdev     0.367629                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::0       300735     83.89%     83.89% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::1        57755     16.11%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::2            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::total       358490                       # Request fanout histogram
system.cpu_cluster.toL2Bus.reqLayer0.occupancy    317752134                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer1.occupancy    188911548                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     22220750                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu_cluster.l2.pwrStateResidencyTicks::UNDEFINED 105261206883                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.inst        29508                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.data       261142                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::total       290650                       # number of demand (read+write) hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.inst        29508                       # number of overall hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.data       261142                       # number of overall hits
system.cpu_cluster.l2.overall_hits::total       290650                       # number of overall hits
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.inst         1614                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.data         1774                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::total         3388                       # number of demand (read+write) misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.inst         1614                       # number of overall misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.data         1774                       # number of overall misses
system.cpu_cluster.l2.overall_misses::total         3388                       # number of overall misses
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.inst    132111063                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.data    140149989                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::total    272261052                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.inst    132111063                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.data    140149989                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::total    272261052                       # number of overall miss cycles
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.inst        31122                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.data       262916                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::total       294038                       # number of demand (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.inst        31122                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.data       262916                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::total       294038                       # number of overall (read+write) accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.inst     0.051860                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.data     0.006747                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::total     0.011522                       # miss rate for demand accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.inst     0.051860                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.data     0.006747                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::total     0.011522                       # miss rate for overall accesses
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.inst 81853.198885                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.data 79002.248591                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::total 80360.404959                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.inst 81853.198885                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.data 79002.248591                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::total 80360.404959                       # average overall miss latency
system.cpu_cluster.l2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked::no_mshrs             0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.unused_prefetches          2210                       # number of HardPF blocks evicted w/o reference
system.cpu_cluster.l2.demand_mshr_hits::.cpu_cluster.cpus.data          203                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.demand_mshr_hits::total          203                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::.cpu_cluster.cpus.data          203                       # number of overall MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::total          203                       # number of overall MSHR hits
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.inst         1614                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.data         1571                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::total         3185                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.inst         1614                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.data         1571                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.l2.prefetcher        60221                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::total        63406                       # number of overall MSHR misses
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.inst    124909680                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.data    129370580                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::total    254280260                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.inst    124909680                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.data    129370580                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.l2.prefetcher    212040956                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::total    466321216                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.051860                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.005975                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::total     0.010832                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.051860                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.005975                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::total     0.215639                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 77391.375465                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 82349.191598                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::total 79836.816327                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 77391.375465                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 82349.191598                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.l2.prefetcher  3521.046744                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::total  7354.528215                       # average overall mshr miss latency
system.cpu_cluster.l2.replacements                  0                       # number of replacements
system.cpu_cluster.l2.WritebackDirty_hits::.writebacks       263558                       # number of WritebackDirty hits
system.cpu_cluster.l2.WritebackDirty_hits::total       263558                       # number of WritebackDirty hits
system.cpu_cluster.l2.WritebackDirty_accesses::.writebacks       263558                       # number of WritebackDirty accesses(hits+misses)
system.cpu_cluster.l2.WritebackDirty_accesses::total       263558                       # number of WritebackDirty accesses(hits+misses)
system.cpu_cluster.l2.WritebackClean_hits::.writebacks        32786                       # number of WritebackClean hits
system.cpu_cluster.l2.WritebackClean_hits::total        32786                       # number of WritebackClean hits
system.cpu_cluster.l2.WritebackClean_accesses::.writebacks        32786                       # number of WritebackClean accesses(hits+misses)
system.cpu_cluster.l2.WritebackClean_accesses::total        32786                       # number of WritebackClean accesses(hits+misses)
system.cpu_cluster.l2.HardPFReq_mshr_misses::.cpu_cluster.l2.prefetcher        60221                       # number of HardPFReq MSHR misses
system.cpu_cluster.l2.HardPFReq_mshr_misses::total        60221                       # number of HardPFReq MSHR misses
system.cpu_cluster.l2.HardPFReq_mshr_miss_latency::.cpu_cluster.l2.prefetcher    212040956                       # number of HardPFReq MSHR miss cycles
system.cpu_cluster.l2.HardPFReq_mshr_miss_latency::total    212040956                       # number of HardPFReq MSHR miss cycles
system.cpu_cluster.l2.HardPFReq_mshr_miss_rate::.cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu_cluster.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu_cluster.l2.HardPFReq_avg_mshr_miss_latency::.cpu_cluster.l2.prefetcher  3521.046744                       # average HardPFReq mshr miss latency
system.cpu_cluster.l2.HardPFReq_avg_mshr_miss_latency::total  3521.046744                       # average HardPFReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_hits::.cpu_cluster.cpus.data        68561                       # number of ReadExReq hits
system.cpu_cluster.l2.ReadExReq_hits::total        68561                       # number of ReadExReq hits
system.cpu_cluster.l2.ReadExReq_misses::.cpu_cluster.cpus.data         1475                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_misses::total         1475                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_miss_latency::.cpu_cluster.cpus.data    111466467                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_miss_latency::total    111466467                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_accesses::.cpu_cluster.cpus.data        70036                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_accesses::total        70036                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_miss_rate::.cpu_cluster.cpus.data     0.021061                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_miss_rate::total     0.021061                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::.cpu_cluster.cpus.data 75570.486102                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::total 75570.486102                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_mshr_hits::.cpu_cluster.cpus.data          203                       # number of ReadExReq MSHR hits
system.cpu_cluster.l2.ReadExReq_mshr_hits::total          203                       # number of ReadExReq MSHR hits
system.cpu_cluster.l2.ReadExReq_mshr_misses::.cpu_cluster.cpus.data         1272                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadExReq_mshr_misses::total         1272                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::.cpu_cluster.cpus.data    102020432                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::total    102020432                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.018162                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::total     0.018162                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 80204.742138                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::total 80204.742138                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadCleanReq_hits::.cpu_cluster.cpus.inst        29508                       # number of ReadCleanReq hits
system.cpu_cluster.l2.ReadCleanReq_hits::total        29508                       # number of ReadCleanReq hits
system.cpu_cluster.l2.ReadCleanReq_misses::.cpu_cluster.cpus.inst         1614                       # number of ReadCleanReq misses
system.cpu_cluster.l2.ReadCleanReq_misses::total         1614                       # number of ReadCleanReq misses
system.cpu_cluster.l2.ReadCleanReq_miss_latency::.cpu_cluster.cpus.inst    132111063                       # number of ReadCleanReq miss cycles
system.cpu_cluster.l2.ReadCleanReq_miss_latency::total    132111063                       # number of ReadCleanReq miss cycles
system.cpu_cluster.l2.ReadCleanReq_accesses::.cpu_cluster.cpus.inst        31122                       # number of ReadCleanReq accesses(hits+misses)
system.cpu_cluster.l2.ReadCleanReq_accesses::total        31122                       # number of ReadCleanReq accesses(hits+misses)
system.cpu_cluster.l2.ReadCleanReq_miss_rate::.cpu_cluster.cpus.inst     0.051860                       # miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_miss_rate::total     0.051860                       # miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_avg_miss_latency::.cpu_cluster.cpus.inst 81853.198885                       # average ReadCleanReq miss latency
system.cpu_cluster.l2.ReadCleanReq_avg_miss_latency::total 81853.198885                       # average ReadCleanReq miss latency
system.cpu_cluster.l2.ReadCleanReq_mshr_misses::.cpu_cluster.cpus.inst         1614                       # number of ReadCleanReq MSHR misses
system.cpu_cluster.l2.ReadCleanReq_mshr_misses::total         1614                       # number of ReadCleanReq MSHR misses
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_latency::.cpu_cluster.cpus.inst    124909680                       # number of ReadCleanReq MSHR miss cycles
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_latency::total    124909680                       # number of ReadCleanReq MSHR miss cycles
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.051860                       # mshr miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_rate::total     0.051860                       # mshr miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 77391.375465                       # average ReadCleanReq mshr miss latency
system.cpu_cluster.l2.ReadCleanReq_avg_mshr_miss_latency::total 77391.375465                       # average ReadCleanReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_hits::.cpu_cluster.cpus.data       192581                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_hits::total       192581                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus.data          299                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::total          299                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus.data     28683522                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::total     28683522                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus.data       192880                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::total       192880                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus.data     0.001550                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::total     0.001550                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus.data 95931.511706                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::total 95931.511706                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus.data          299                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::total          299                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus.data     27350148                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::total     27350148                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.001550                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::total     0.001550                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 91472.066890                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::total 91472.066890                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.InvalidateReq_hits::.cpu_cluster.cpus.data         3225                       # number of InvalidateReq hits
system.cpu_cluster.l2.InvalidateReq_hits::total         3225                       # number of InvalidateReq hits
system.cpu_cluster.l2.InvalidateReq_misses::.cpu_cluster.cpus.data          107                       # number of InvalidateReq misses
system.cpu_cluster.l2.InvalidateReq_misses::total          107                       # number of InvalidateReq misses
system.cpu_cluster.l2.InvalidateReq_miss_latency::.cpu_cluster.cpus.data       107814                       # number of InvalidateReq miss cycles
system.cpu_cluster.l2.InvalidateReq_miss_latency::total       107814                       # number of InvalidateReq miss cycles
system.cpu_cluster.l2.InvalidateReq_accesses::.cpu_cluster.cpus.data         3332                       # number of InvalidateReq accesses(hits+misses)
system.cpu_cluster.l2.InvalidateReq_accesses::total         3332                       # number of InvalidateReq accesses(hits+misses)
system.cpu_cluster.l2.InvalidateReq_miss_rate::.cpu_cluster.cpus.data     0.032113                       # miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_miss_rate::total     0.032113                       # miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_avg_miss_latency::.cpu_cluster.cpus.data  1007.607477                       # average InvalidateReq miss latency
system.cpu_cluster.l2.InvalidateReq_avg_miss_latency::total  1007.607477                       # average InvalidateReq miss latency
system.cpu_cluster.l2.InvalidateReq_mshr_hits::.cpu_cluster.cpus.data            6                       # number of InvalidateReq MSHR hits
system.cpu_cluster.l2.InvalidateReq_mshr_hits::total            6                       # number of InvalidateReq MSHR hits
system.cpu_cluster.l2.InvalidateReq_mshr_misses::.cpu_cluster.cpus.data          101                       # number of InvalidateReq MSHR misses
system.cpu_cluster.l2.InvalidateReq_mshr_misses::total          101                       # number of InvalidateReq MSHR misses
system.cpu_cluster.l2.InvalidateReq_mshr_miss_latency::.cpu_cluster.cpus.data      1389645                       # number of InvalidateReq MSHR miss cycles
system.cpu_cluster.l2.InvalidateReq_mshr_miss_latency::total      1389645                       # number of InvalidateReq MSHR miss cycles
system.cpu_cluster.l2.InvalidateReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.030312                       # mshr miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_mshr_miss_rate::total     0.030312                       # mshr miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 13758.861386                       # average InvalidateReq mshr miss latency
system.cpu_cluster.l2.InvalidateReq_avg_mshr_miss_latency::total 13758.861386                       # average InvalidateReq mshr miss latency
system.cpu_cluster.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 105261206883                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.tags.pwrStateResidencyTicks::UNDEFINED 105261206883                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.tags.tagsinuse      3292.325248                       # Cycle average of tags in use
system.cpu_cluster.l2.tags.total_refs          592688                       # Total number of references to valid blocks.
system.cpu_cluster.l2.tags.sampled_refs        298670                       # Sample count of references to valid blocks.
system.cpu_cluster.l2.tags.avg_refs          1.984424                       # Average number of references to valid blocks.
system.cpu_cluster.l2.tags.warmup_cycle       4340000                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.l2.tags.occ_blocks::.writebacks  3211.527445                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_blocks::.cpu_cluster.l2.prefetcher    80.797803                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_percent::.writebacks     0.196016                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::.cpu_cluster.l2.prefetcher     0.004932                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::total     0.200948                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_task_id_blocks::1022          164                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_blocks::1024         4625                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::1          122                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::2            6                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::4           26                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::0          259                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::1          952                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::2          458                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::3         1892                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::4         1064                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1022     0.010010                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1024     0.282288                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.tag_accesses       9798094                       # Number of tag accesses
system.cpu_cluster.l2.tags.data_accesses      9798094                       # Number of data accesses
system.cpu_cluster.clk_domain.clock               357                       # Clock period in ticks
system.cpu_cluster.cpus.pwrStateResidencyTicks::ON 105261206883                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.pwrStateResidencyTicks::UNDEFINED 105261206883                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.demand_hits::.cpu_cluster.cpus.inst    140855202                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.demand_hits::total    140855202                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.overall_hits::.cpu_cluster.cpus.inst    140855202                       # number of overall hits
system.cpu_cluster.cpus.icache.overall_hits::total    140855202                       # number of overall hits
system.cpu_cluster.cpus.icache.demand_misses::.cpu_cluster.cpus.inst        34295                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.demand_misses::total        34295                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.overall_misses::.cpu_cluster.cpus.inst        34295                       # number of overall misses
system.cpu_cluster.cpus.icache.overall_misses::total        34295                       # number of overall misses
system.cpu_cluster.cpus.icache.demand_miss_latency::.cpu_cluster.cpus.inst    336525293                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.demand_miss_latency::total    336525293                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::.cpu_cluster.cpus.inst    336525293                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::total    336525293                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.demand_accesses::.cpu_cluster.cpus.inst    140889497                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.demand_accesses::total    140889497                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::.cpu_cluster.cpus.inst    140889497                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::total    140889497                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::.cpu_cluster.cpus.inst     0.000243                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::total     0.000243                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::.cpu_cluster.cpus.inst     0.000243                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::total     0.000243                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::.cpu_cluster.cpus.inst  9812.663449                       # average overall miss latency
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::total  9812.663449                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::.cpu_cluster.cpus.inst  9812.663449                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::total  9812.663449                       # average overall miss latency
system.cpu_cluster.cpus.icache.blocked_cycles::no_mshrs        70391                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked_cycles::no_targets         1241                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_mshrs          770                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_targets           13                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_mshrs    91.416883                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_targets    95.461538                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.writebacks::.writebacks        30610                       # number of writebacks
system.cpu_cluster.cpus.icache.writebacks::total        30610                       # number of writebacks
system.cpu_cluster.cpus.icache.demand_mshr_hits::.cpu_cluster.cpus.inst         3173                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.icache.demand_mshr_hits::total         3173                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.icache.overall_mshr_hits::.cpu_cluster.cpus.inst         3173                       # number of overall MSHR hits
system.cpu_cluster.cpus.icache.overall_mshr_hits::total         3173                       # number of overall MSHR hits
system.cpu_cluster.cpus.icache.demand_mshr_misses::.cpu_cluster.cpus.inst        31122                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_misses::total        31122                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::.cpu_cluster.cpus.inst        31122                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::total        31122                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::.cpu_cluster.cpus.inst    291434772                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::total    291434772                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::.cpu_cluster.cpus.inst    291434772                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::total    291434772                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst  9364.268749                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::total  9364.268749                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst  9364.268749                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::total  9364.268749                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.replacements        30610                       # number of replacements
system.cpu_cluster.cpus.icache.ReadReq_hits::.cpu_cluster.cpus.inst    140855202                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_hits::total    140855202                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_misses::.cpu_cluster.cpus.inst        34295                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_misses::total        34295                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::.cpu_cluster.cpus.inst    336525293                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::total    336525293                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_accesses::.cpu_cluster.cpus.inst    140889497                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_accesses::total    140889497                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::.cpu_cluster.cpus.inst     0.000243                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::total     0.000243                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.inst  9812.663449                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::total  9812.663449                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_mshr_hits::.cpu_cluster.cpus.inst         3173                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.icache.ReadReq_mshr_hits::total         3173                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::.cpu_cluster.cpus.inst        31122                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::total        31122                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.inst    291434772                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::total    291434772                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst  9364.268749                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::total  9364.268749                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.tags.pwrStateResidencyTicks::UNDEFINED 105261206883                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.tags.tagsinuse   506.879354                       # Cycle average of tags in use
system.cpu_cluster.cpus.icache.tags.total_refs    140886323                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.sampled_refs        31121                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.avg_refs  4527.049998                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.warmup_cycle        97818                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.icache.tags.occ_blocks::.cpu_cluster.cpus.inst   506.879354                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.icache.tags.occ_percent::.cpu_cluster.cpus.inst     0.989999                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_percent::total     0.989999                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::4          107                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.icache.tags.tag_accesses    281810115                       # Number of tag accesses
system.cpu_cluster.cpus.icache.tags.data_accesses    281810115                       # Number of data accesses
system.cpu_cluster.cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 105261206883                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 105261206883                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 105261206883                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 105261206883                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.pwrStateResidencyTicks::UNDEFINED 105261206883                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.demand_hits::.cpu_cluster.cpus.data    188874303                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.demand_hits::total    188874303                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.overall_hits::.cpu_cluster.cpus.data    188874303                       # number of overall hits
system.cpu_cluster.cpus.dcache.overall_hits::total    188874303                       # number of overall hits
system.cpu_cluster.cpus.dcache.demand_misses::.cpu_cluster.cpus.data       706549                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.demand_misses::total       706549                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.overall_misses::.cpu_cluster.cpus.data       706549                       # number of overall misses
system.cpu_cluster.cpus.dcache.overall_misses::total       706549                       # number of overall misses
system.cpu_cluster.cpus.dcache.demand_miss_latency::.cpu_cluster.cpus.data   4693948250                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.demand_miss_latency::total   4693948250                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::.cpu_cluster.cpus.data   4693948250                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::total   4693948250                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.demand_accesses::.cpu_cluster.cpus.data    189580852                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_accesses::total    189580852                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::.cpu_cluster.cpus.data    189580852                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::total    189580852                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::.cpu_cluster.cpus.data     0.003727                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::total     0.003727                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::.cpu_cluster.cpus.data     0.003727                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::total     0.003727                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::.cpu_cluster.cpus.data  6643.485802                       # average overall miss latency
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::total  6643.485802                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::.cpu_cluster.cpus.data  6643.485802                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::total  6643.485802                       # average overall miss latency
system.cpu_cluster.cpus.dcache.blocked_cycles::no_mshrs          286                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked_cycles::no_targets       538100                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_mshrs            8                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_targets        37550                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_mshrs    35.750000                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_targets    14.330226                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.writebacks::.writebacks       265736                       # number of writebacks
system.cpu_cluster.cpus.dcache.writebacks::total       265736                       # number of writebacks
system.cpu_cluster.cpus.dcache.demand_mshr_hits::.cpu_cluster.cpus.data       440303                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_hits::total       440303                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::.cpu_cluster.cpus.data       440303                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::total       440303                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_misses::.cpu_cluster.cpus.data       266246                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_misses::total       266246                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::.cpu_cluster.cpus.data       266246                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::total       266246                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::.cpu_cluster.cpus.data   1668595667                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::total   1668595667                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::.cpu_cluster.cpus.data   1668595667                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::total   1668595667                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.001404                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::total     0.001404                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.001404                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::total     0.001404                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data  6267.120133                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::total  6267.120133                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data  6267.120133                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::total  6267.120133                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.replacements       265736                       # number of replacements
system.cpu_cluster.cpus.dcache.ReadReq_hits::.cpu_cluster.cpus.data    119462088                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_hits::total    119462088                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_misses::.cpu_cluster.cpus.data       324898                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_misses::total       324898                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::.cpu_cluster.cpus.data   1950876837                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::total   1950876837                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_accesses::.cpu_cluster.cpus.data    119786986                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_accesses::total    119786986                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::.cpu_cluster.cpus.data     0.002712                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::total     0.002712                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.data  6004.582475                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::total  6004.582475                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::.cpu_cluster.cpus.data       131634                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::total       131634                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::.cpu_cluster.cpus.data       193264                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::total       193264                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.data   1135682688                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::total   1135682688                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.001613                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::total     0.001613                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data  5876.328173                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::total  5876.328173                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_hits::.cpu_cluster.cpus.data     69412215                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_hits::total     69412215                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_misses::.cpu_cluster.cpus.data       381636                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_misses::total       381636                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::.cpu_cluster.cpus.data   2742754756                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::total   2742754756                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_accesses::.cpu_cluster.cpus.data     69793851                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_accesses::total     69793851                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::.cpu_cluster.cpus.data     0.005468                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::total     0.005468                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::.cpu_cluster.cpus.data  7186.834460                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::total  7186.834460                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::.cpu_cluster.cpus.data       308669                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::total       308669                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::.cpu_cluster.cpus.data        72967                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::total        72967                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::.cpu_cluster.cpus.data    532607032                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::total    532607032                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.001045                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::total     0.001045                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data  7299.286417                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::total  7299.286417                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::.cpu_cluster.cpus.data           15                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::total           15                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::.cpu_cluster.cpus.data       316657                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::total       316657                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::.cpu_cluster.cpus.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::.cpu_cluster.cpus.data            1                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::.cpu_cluster.cpus.data 21110.466667                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::total 21110.466667                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::.cpu_cluster.cpus.data           15                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::total           15                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::.cpu_cluster.cpus.data       305947                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::total       305947                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::.cpu_cluster.cpus.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 20396.466667                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::total 20396.466667                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::.cpu_cluster.cpus.data           27                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::.cpu_cluster.cpus.data            1                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::.cpu_cluster.cpus.data        86037                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::total        86037                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::.cpu_cluster.cpus.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::.cpu_cluster.cpus.data     0.035714                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::total     0.035714                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::.cpu_cluster.cpus.data        86037                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::total        86037                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::.cpu_cluster.cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::.cpu_cluster.cpus.data        85323                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::total        85323                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.035714                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::total     0.035714                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data        85323                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85323                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::.cpu_cluster.cpus.data           24                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::.cpu_cluster.cpus.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_hits::.cpu_cluster.cpus.data         7470                       # number of SwapReq hits
system.cpu_cluster.cpus.dcache.SwapReq_hits::total         7470                       # number of SwapReq hits
system.cpu_cluster.cpus.dcache.SwapReq_misses::.cpu_cluster.cpus.data            2                       # number of SwapReq misses
system.cpu_cluster.cpus.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu_cluster.cpus.dcache.SwapReq_miss_latency::.cpu_cluster.cpus.data        11781                       # number of SwapReq miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_miss_latency::total        11781                       # number of SwapReq miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_accesses::.cpu_cluster.cpus.data         7472                       # number of SwapReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_accesses::total         7472                       # number of SwapReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_miss_rate::.cpu_cluster.cpus.data     0.000268                       # miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_miss_rate::total     0.000268                       # miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_avg_miss_latency::.cpu_cluster.cpus.data  5890.500000                       # average SwapReq miss latency
system.cpu_cluster.cpus.dcache.SwapReq_avg_miss_latency::total  5890.500000                       # average SwapReq miss latency
system.cpu_cluster.cpus.dcache.SwapReq_mshr_hits::.cpu_cluster.cpus.data            1                       # number of SwapReq MSHR hits
system.cpu_cluster.cpus.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu_cluster.cpus.dcache.SwapReq_mshr_misses::.cpu_cluster.cpus.data            1                       # number of SwapReq MSHR misses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_latency::.cpu_cluster.cpus.data         5712                       # number of SwapReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_latency::total         5712                       # number of SwapReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.000134                       # mshr miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_rate::total     0.000134                       # mshr miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data         5712                       # average SwapReq mshr miss latency
system.cpu_cluster.cpus.dcache.SwapReq_avg_mshr_miss_latency::total         5712                       # average SwapReq mshr miss latency
system.cpu_cluster.cpus.dcache.tags.pwrStateResidencyTicks::UNDEFINED 105261206883                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.tags.tagsinuse   511.661293                       # Cycle average of tags in use
system.cpu_cluster.cpus.dcache.tags.total_refs    189148072                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.sampled_refs       266248                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.avg_refs   710.420630                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.warmup_cycle       187782                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.dcache.tags.occ_blocks::.cpu_cluster.cpus.data   511.661293                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.dcache.tags.occ_percent::.cpu_cluster.cpus.data     0.999338                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_percent::total     0.999338                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::1          349                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.dcache.tags.tag_accesses    379443000                       # Number of tag accesses
system.cpu_cluster.cpus.dcache.tags.data_accesses    379443000                       # Number of data accesses
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 105261206883                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.inst       103232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.data       100544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.l2.prefetcher       158016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             361792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu_cluster.cpus.inst       103232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        103232                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.inst         1613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.data         1571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.l2.prefetcher         2469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5653                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu_cluster.cpus.inst       980722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.cpus.data       955186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.l2.prefetcher      1501180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3437088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu_cluster.cpus.inst       980722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           980722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.inst       980722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.data       955186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.l2.prefetcher      1501180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3437088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.inst::samples      1613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.data::samples      1571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.l2.prefetcher::samples      2469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000613110                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               37729                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5653                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5653                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    126261321                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   28265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               274652571                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22335.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48585.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4217                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5653                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    252.422082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.885461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   281.624043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          534     37.32%     37.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          464     32.42%     69.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          137      9.57%     79.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           65      4.54%     83.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           50      3.49%     87.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      2.80%     90.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           20      1.40%     91.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      0.98%     92.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          107      7.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1431                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 361792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  361792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         3.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  105261115491                       # Total gap between requests
system.mem_ctrls.avgGap                   18620398.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.inst       103232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.data       100544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.l2.prefetcher       158016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.inst 980722.177304545767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.data 955185.703995933873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.l2.prefetcher 1501179.823784825392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.inst         1613                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.data         1571                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.l2.prefetcher         2469                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.inst     67042994                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.data     72944893                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.l2.prefetcher    134664684                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.inst     41564.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.data     46432.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.l2.prefetcher     54542.20                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    74.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  98305373644                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5694150000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1261683239                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
