<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: udc_rx_hs_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_udc_rx_hs_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_udc_rx_hs_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">udc_rx_hs_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 21.34</td>
<td class="s4 cl rt"><a href="mod712.html#Line" > 45.98</a></td>
<td class="s0 cl rt"><a href="mod712.html#Cond" >  7.14</a></td>
<td class="s0 cl rt"><a href="mod712.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod712.html#Branch" > 32.23</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod712.html#inst_tag_68746"  onclick="showContent('inst_tag_68746')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs</a></td>
<td class="s2 cl rt"> 21.34</td>
<td class="s4 cl rt"><a href="mod712.html#Line" > 45.98</a></td>
<td class="s0 cl rt"><a href="mod712.html#Cond" >  7.14</a></td>
<td class="s0 cl rt"><a href="mod712.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod712.html#Branch" > 32.23</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_udc_rx_hs_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<hr>
<a name="inst_tag_68746"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_68746" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 21.34</td>
<td class="s4 cl rt"><a href="mod712.html#Line" > 45.98</a></td>
<td class="s0 cl rt"><a href="mod712.html#Cond" >  7.14</a></td>
<td class="s0 cl rt"><a href="mod712.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod712.html#Branch" > 32.23</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 19.54</td>
<td class="s4 cl rt"> 43.40</td>
<td class="s0 cl rt">  3.57</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 27.78</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td><a href="mod1555.html#inst_tag_188387" >c_udc_rx_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68825" id="tag_urg_inst_68825">c_hseb_first_valid_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68827" id="tag_urg_inst_68827">c_hseb_long_eop_rd_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68826" id="tag_urg_inst_68826">c_hseb_long_eop_wr_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68824" id="tag_urg_inst_68824">c_hseb_read_start_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68822" id="tag_urg_inst_68822">c_hseb_rst_first_valid_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68821" id="tag_urg_inst_68821">c_hseb_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68823" id="tag_urg_inst_68823">c_hseb_ted_squelch_ana_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_udc_rx_hs_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod712.html" >udc_rx_hs_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>174</td><td>80</td><td>45.98</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>28213</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>28227</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>28242</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28257</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>28272</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>28305</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>28314</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>28327</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>28339</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>28364</td><td>10</td><td>2</td><td>20.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>28380</td><td>10</td><td>2</td><td>20.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>28396</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28413</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28420</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28427</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28434</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28441</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28448</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28455</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28462</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28469</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28476</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28483</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28490</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28497</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28504</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28511</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28518</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28525</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28532</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28539</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28546</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28553</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28560</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28567</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28574</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28581</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>28588</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
28212                   begin
28213      1/1          	if(~rstn_hs_clock)
28214                   	begin
28215      1/1          		hs_eb_data_valid &lt;= 1'b 0 ;
28216      1/1          		hs_eb_data       &lt;= 1'b 1 ;
28217                   	end
28218                   	else
28219                   	begin
28220      <font color = "red">0/1     ==>  		hs_eb_data_valid &lt;= read_start ;</font>
28221      <font color = "red">0/1     ==>  		hs_eb_data       &lt;= (|(rd_ind &amp; elasticity_buffer)) ;</font>
28222                   	end
28223                   end
28224                   assign hs_eb_empty_loc = (read_start &amp; squelch &amp; wr_ind_d == rd_ind) ;
28225                   always @(posedge hs_clock or negedge rstn_hs_clock)
28226                   begin
28227      1/1          	if(~rstn_hs_clock)
28228                   	begin
28229      1/1          		hs_eb_empty &lt;= 1'b 0 ;
28230      1/1          		eop_detected_d &lt;= 1'b 0 ;
28231                   	end
28232                   	else
28233                   	begin
28234      <font color = "red">0/1     ==>  		hs_eb_empty &lt;= hs_eb_empty_loc ;</font>
28235      <font color = "red">0/1     ==>  		eop_detected_d &lt;= eop_detected ;</font>
28236                   	end
28237                   end
28238                   assign posedge_eop_detected = (hs_mode &amp; eop_detected &amp; ~eop_detected_d) ;
28239                   assign eb_error_detected = (read_start &amp; ~squelch &amp; ~eop_detected &amp; (wr_ind_d == rd_ind)) ;
28240                   always @(posedge hs_clock or negedge rstn_hs_clock)
28241                   begin
28242      1/1          	if(~rstn_hs_clock)
28243      1/1          		eb_error &lt;= 1'b 0 ;
28244      <font color = "red">0/1     ==>  	else if(rx_hs_soft_reset | posedge_eop_detected | ~hs_mode | negedge_squelch)</font>
28245      <font color = "red">0/1     ==>  		eb_error &lt;= 1'b 0 ;</font>
28246      <font color = "red">0/1     ==>  	else if(eb_error_detected)</font>
28247      <font color = "red">0/1     ==>  		eb_error &lt;= 1'b 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28248                   end
28249                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_hseb_sync (
28250                   .clock		(hs_clock) ,
28251                   .reset_n	(rstn_hs_clock) ,
28252                   .d_in	        (hs_cdr_decision_error) ,
28253                   .d_out	        (cdr_decision_error_sync)
28254                   );
28255                   always @(posedge hs_clock or negedge rstn_hs_clock)
28256                   begin
28257      1/1          	if(~rstn_hs_clock)
28258                   	begin
28259      1/1          		cdr_error_loc &lt;= 1'b 0 ;
28260      1/1          		squelch_d &lt;= 1'b 1 ;
28261      1/1          		negedge_squelch_d &lt;= 1'b 0 ;
28262                   	end
28263                   	else
28264                   	begin
28265      <font color = "red">0/1     ==>  		cdr_error_loc &lt;= (eb_error | cdr_decision_error_sync) ;</font>
28266      <font color = "red">0/1     ==>  		squelch_d &lt;= squelch ;</font>
28267      <font color = "red">0/1     ==>  		negedge_squelch_d &lt;= negedge_squelch ;</font>
28268                   	end
28269                   end
28270                   always @(posedge hs_clock or negedge rstn_hs_clock)
28271                   begin
28272      1/1          	if(~rstn_hs_clock)
28273      1/1                          cdr_error_d &lt;= 1'b0 ;
28274                           else
28275                           begin
28276      <font color = "red">0/1     ==>                  if(cdr_error_loc)</font>
28277      <font color = "red">0/1     ==>                          cdr_error_d &lt;= 1'b1;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28278      <font color = "red">0/1     ==>                  if(rxerror_ack)</font>
28279      <font color = "red">0/1     ==>                          cdr_error_d &lt;= 1'b0;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28280                           end
28281                   end
28282                   assign cdr_error = test_hs_rx_err_reg ? cdr_error_d : cdr_error_loc;
28283                   assign negedge_squelch = (~squelch &amp; squelch_d) ;
28284                   assign reset_wr_ind    = (negedge_squelch | negedge_squelch_d) ;
28285                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_hseb_rst_first_valid_sync (
28286                   .clock		(rec_clock) ,
28287                   .reset_n	(rstn_eb_async) ,
28288                   .d_in	        (first_valid_sync) ,
28289                   .d_out	        (rst_first_valid)
28290                   );
28291                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b1)) c_hseb_ted_squelch_ana_sync (
28292                   .clock		(rec_clock) ,
28293                   .reset_n	(rstn_eb_async) ,
28294                   .d_in	        (i_ted_squelch_ana) ,
28295                   .d_out	        (squelch_sync)
28296                   );
28297                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_hseb_read_start_sync (
28298                   .clock		(rec_clock) ,
28299                   .reset_n	(rstn_eb_async) ,
28300                   .d_in	        (read_start) ,
28301                   .d_out	        (read_start_sync)
28302                   );
28303                   always @(posedge rec_clock or negedge rstn_eb_async)
28304                   begin
28305      1/1          	if(~rstn_eb_async)
28306      1/1          		first_valid &lt;= 1'b 0 ;
28307      <font color = "red">0/1     ==>  	else if(  rst_first_valid)</font>
28308      <font color = "red">0/1     ==>  		first_valid &lt;= 1'b 0 ;</font>
28309      <font color = "red">0/1     ==>  	else if(~read_start_sync &amp; ~first_valid &amp; rec_valid_reg &amp; ~squelch_sync &amp; ~long_eop_case_wr_sync)</font>
28310      <font color = "red">0/1     ==>  		first_valid &lt;= 1'b 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28311                   end
28312                   always @(posedge rec_clock or negedge rstn_eb_async)
28313                   begin
28314      1/1          	if(~rstn_eb_async)
28315      1/1          		rec_valid_reg &lt;= 1'b 0 ;
28316                   	else 
28317      <font color = "red">0/1     ==>  		rec_valid_reg &lt;= hs_cdr_data_valid ;</font>
28318                   end
28319                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_hseb_first_valid_sync (
28320                   .clock		(hs_clock) ,
28321                   .reset_n	(rstn_hs_clock) ,
28322                   .d_in	        (first_valid) ,
28323                   .d_out	        (first_valid_sync)
28324                   );
28325                   always @(posedge hs_clock or negedge rstn_hs_clock)
28326                   begin
28327      1/1          	if(~rstn_hs_clock)
28328                   	begin
28329      1/1          		first_valid_sync_d &lt;= 1'b 0 ;
28330                   	end
28331                   	else
28332                   	begin
28333      <font color = "red">0/1     ==>  		first_valid_sync_d &lt;= first_valid_sync ;</font>
28334                   	end
28335                   end
28336                   assign posedge_first_valid = (first_valid_sync &amp; ~first_valid_sync_d) ;
28337                   always @(posedge hs_clock or negedge rstn_hs_clock)
28338                   begin
28339      1/1          	if(~rstn_hs_clock)
28340      1/1          		read_start_d &lt;= 1'b 0 ;
28341      <font color = "red">0/1     ==>  	else if(rx_hs_soft_reset | posedge_eop_detected | hs_eb_empty_loc | ~hs_mode)</font>
28342      <font color = "red">0/1     ==>  		read_start_d &lt;= 1'b 0 ;</font>
28343      <font color = "red">0/1     ==>  	else if(posedge_first_valid)</font>
28344      <font color = "red">0/1     ==>  		read_start_d &lt;= 1'b 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28345                   end
28346                   assign read_start = (posedge_first_valid | read_start_d) ;
28347                   assign long_eop_case_rd = eop_detected &amp; rec_valid_reg ;
28348                   assign long_eop_case_wr_sync = long_eop_case_wr &amp; rec_valid_reg ;
28349                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_hseb_long_eop_wr_sync (
28350                   .clock		(rec_clock) ,
28351                   .reset_n	(rstn_eb_async) ,
28352                   .d_in	        (eop_detected_d) ,
28353                   .d_out	        (long_eop_case_wr)
28354                   );
28355                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_hseb_long_eop_rd_sync (
28356                   .clock		(hs_clock) ,
28357                   .reset_n	(rstn_hs_clock) ,
28358                   .d_in	        (long_eop_case_rd) ,
28359                   .d_out	        (long_eop_case_rd_sync)
28360                   );
28361                   assign RD_IND_DEFAULT = 26'b 0000_0000_0000_0000_0000_0000_10 ;
28362                   always @(posedge hs_clock or negedge rstn_hs_clock)
28363                   begin
28364      1/1          	if(~rstn_hs_clock)
28365      1/1          		rd_ind &lt;=  RD_IND_DEFAULT;
28366      <font color = "red">0/2     ==>  	else if ((rd_ind == 26'h0) &amp;&amp; (set1_dis == 1'b0)) rd_ind &lt;=  RD_IND_DEFAULT;</font>
28367      <font color = "red">0/1     ==>  	else if(rx_hs_soft_reset | posedge_eop_detected | long_eop_case_rd_sync | hs_eb_empty_loc | ~hs_mode)</font>
28368      <font color = "red">0/1     ==>  		rd_ind &lt;=  RD_IND_DEFAULT;</font>
28369      <font color = "red">0/1     ==>  	else if(read_start &amp; ~hs_eb_empty_loc &amp; ~long_eop_case_rd_sync)</font>
28370                   	  begin
28371      <font color = "red">0/1     ==>  	     if ((rd_ind[0]) &amp;&amp; (set1_dis == 1'b0))</font>
28372      <font color = "red">0/1     ==>  	       rd_ind &lt;=  RD_IND_DEFAULT;</font>
28373                   	     else
28374      <font color = "red">0/1     ==>  	       rd_ind &lt;=  {rd_ind[24:0],rd_ind[25]};</font>
28375                   	  end
                   <font color = "red">==>  MISSING_ELSE</font>
28376                   end
28377                   assign WR_IND_DEFAULT = 26'b 0000_0000_0001_0000_0000_0000_00 ;
28378                   always @(posedge rec_clock or negedge rstn_eb_async)
28379                   begin
28380      1/1          	if(~rstn_eb_async)
28381      1/1          		wr_ind &lt;=  WR_IND_DEFAULT;
28382      <font color = "red">0/1     ==>  	else if ((wr_ind == 26'h0) &amp;&amp; (set1_dis == 1'b0))</font>
28383      <font color = "red">0/1     ==>  	        wr_ind &lt;=  WR_IND_DEFAULT;</font>
28384      <font color = "red">0/1     ==>  	else if(long_eop_case_wr_sync)</font>
28385      <font color = "red">0/1     ==>                  wr_ind &lt;=  WR_IND_DEFAULT;</font>
28386      <font color = "red">0/1     ==>  	else if(rec_valid_reg &amp; ~long_eop_case_wr_sync)</font>
28387                    	        begin
28388      <font color = "red">0/1     ==>  		   if ((wr_ind[13]) &amp;&amp; (set1_dis == 1'b0))</font>
28389      <font color = "red">0/1     ==>  		     wr_ind &lt;=  WR_IND_DEFAULT;</font>
28390                   		   else
28391      <font color = "red">0/1     ==>  		     wr_ind &lt;=  {wr_ind[24:0],wr_ind[25]};</font>
28392                   		end
                   <font color = "red">==>  MISSING_ELSE</font>
28393                   end
28394                   always @(posedge rec_clock or negedge rstn_eb_async)
28395                   begin
28396      1/1          	if(~rstn_eb_async)
28397      1/1          		wr_ind_d &lt;=  WR_IND_DEFAULT;
28398                   	else 
28399      <font color = "red">0/1     ==>  		wr_ind_d &lt;=  wr_ind ;</font>
28400                   end
28401                   assign elasticity_buffer = 	{
28402                   					eb_25, eb_24,
28403                   					eb_23, eb_22, eb_21, eb_20,
28404                   					eb_19, eb_18, eb_17, eb_16,
28405                   					eb_15, eb_14, eb_13, eb_12,
28406                   					eb_11, eb_10, eb_09, eb_08,
28407                   					eb_07, eb_06, eb_05, eb_04,
28408                   					eb_03, eb_02, eb_01, eb_00 
28409                   				} ;
28410                   assign #0.01 hs_cdr_data_int = hs_cdr_data ;
28411                   always @(posedge rec_clock or negedge rstn_eb_async)
28412                   begin
28413      1/1          	if(~rstn_eb_async)
28414      1/1          		eb_00 &lt;= 1'b 1 ;
28415      <font color = "red">0/1     ==>  	else if(wr_ind[0])</font>
28416      <font color = "red">0/1     ==>  		eb_00 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28417                   end
28418                   always @(posedge rec_clock or negedge rstn_eb_async)
28419                   begin
28420      1/1          	if(~rstn_eb_async)
28421      1/1          		eb_01 &lt;= 1'b 1 ;
28422      <font color = "red">0/1     ==>  	else if(wr_ind[1])</font>
28423      <font color = "red">0/1     ==>  		eb_01 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28424                   end
28425                   always @(posedge rec_clock or negedge rstn_eb_async)
28426                   begin
28427      1/1          	if(~rstn_eb_async)
28428      1/1          		eb_02 &lt;= 1'b 1 ;
28429      <font color = "red">0/1     ==>  	else if(wr_ind[2])</font>
28430      <font color = "red">0/1     ==>  		eb_02 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28431                   end
28432                   always @(posedge rec_clock or negedge rstn_eb_async)
28433                   begin
28434      1/1          	if(~rstn_eb_async)
28435      1/1          		eb_03 &lt;= 1'b 1 ;
28436      <font color = "red">0/1     ==>  	else if(wr_ind[3])</font>
28437      <font color = "red">0/1     ==>  		eb_03 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28438                   end
28439                   always @(posedge rec_clock or negedge rstn_eb_async)
28440                   begin
28441      1/1          	if(~rstn_eb_async)
28442      1/1          		eb_04 &lt;= 1'b 1 ;
28443      <font color = "red">0/1     ==>  	else if(wr_ind[4])</font>
28444      <font color = "red">0/1     ==>  		eb_04 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28445                   end
28446                   always @(posedge rec_clock or negedge rstn_eb_async)
28447                   begin
28448      1/1          	if(~rstn_eb_async)
28449      1/1          		eb_05 &lt;= 1'b 1 ;
28450      <font color = "red">0/1     ==>  	else if(wr_ind[5])</font>
28451      <font color = "red">0/1     ==>  		eb_05 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28452                   end
28453                   always @(posedge rec_clock or negedge rstn_eb_async)
28454                   begin
28455      1/1          	if(~rstn_eb_async)
28456      1/1          		eb_06 &lt;= 1'b 1 ;
28457      <font color = "red">0/1     ==>  	else if(wr_ind[6])</font>
28458      <font color = "red">0/1     ==>  		eb_06 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28459                   end
28460                   always @(posedge rec_clock or negedge rstn_eb_async)
28461                   begin
28462      1/1          	if(~rstn_eb_async)
28463      1/1          		eb_07 &lt;= 1'b 1 ;
28464      <font color = "red">0/1     ==>  	else if(wr_ind[7])</font>
28465      <font color = "red">0/1     ==>  		eb_07 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28466                   end
28467                   always @(posedge rec_clock or negedge rstn_eb_async)
28468                   begin
28469      1/1          	if(~rstn_eb_async)
28470      1/1          		eb_08 &lt;= 1'b 1 ;
28471      <font color = "red">0/1     ==>  	else if(wr_ind[8])</font>
28472      <font color = "red">0/1     ==>  		eb_08 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28473                   end
28474                   always @(posedge rec_clock or negedge rstn_eb_async)
28475                   begin
28476      1/1          	if(~rstn_eb_async)
28477      1/1          		eb_09 &lt;= 1'b 1 ;
28478      <font color = "red">0/1     ==>  	else if(wr_ind[9])</font>
28479      <font color = "red">0/1     ==>  		eb_09 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28480                   end
28481                   always @(posedge rec_clock or negedge rstn_eb_async)
28482                   begin
28483      1/1          	if(~rstn_eb_async)
28484      1/1          		eb_10 &lt;= 1'b 1 ;
28485      <font color = "red">0/1     ==>  	else if(wr_ind[10])</font>
28486      <font color = "red">0/1     ==>  		eb_10 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28487                   end
28488                   always @(posedge rec_clock or negedge rstn_eb_async)
28489                   begin
28490      1/1          	if(~rstn_eb_async)
28491      1/1          		eb_11 &lt;= 1'b 1 ;
28492      <font color = "red">0/1     ==>  	else if(wr_ind[11])</font>
28493      <font color = "red">0/1     ==>  		eb_11 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28494                   end
28495                   always @(posedge rec_clock or negedge rstn_eb_async)
28496                   begin
28497      1/1          	if(~rstn_eb_async)
28498      1/1          		eb_12 &lt;= 1'b 1 ;
28499      <font color = "red">0/1     ==>  	else if(wr_ind[12])</font>
28500      <font color = "red">0/1     ==>  		eb_12 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28501                   end
28502                   always @(posedge rec_clock or negedge rstn_eb_async)
28503                   begin
28504      1/1          	if(~rstn_eb_async)
28505      1/1          		eb_13 &lt;= 1'b 1 ;
28506      <font color = "red">0/1     ==>  	else if(wr_ind[13])</font>
28507      <font color = "red">0/1     ==>  		eb_13 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28508                   end
28509                   always @(posedge rec_clock or negedge rstn_eb_async)
28510                   begin
28511      1/1          	if(~rstn_eb_async)
28512      1/1          		eb_14 &lt;= 1'b 1 ;
28513      <font color = "red">0/1     ==>  	else if(wr_ind[14])</font>
28514      <font color = "red">0/1     ==>  		eb_14 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28515                   end
28516                   always @(posedge rec_clock or negedge rstn_eb_async)
28517                   begin
28518      1/1          	if(~rstn_eb_async)
28519      1/1          		eb_15 &lt;= 1'b 1 ;
28520      <font color = "red">0/1     ==>  	else if(wr_ind[15])</font>
28521      <font color = "red">0/1     ==>  		eb_15 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28522                   end
28523                   always @(posedge rec_clock or negedge rstn_eb_async)
28524                   begin
28525      1/1          	if(~rstn_eb_async)
28526      1/1          		eb_16 &lt;= 1'b 1 ;
28527      <font color = "red">0/1     ==>  	else if(wr_ind[16])</font>
28528      <font color = "red">0/1     ==>  		eb_16 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28529                   end
28530                   always @(posedge rec_clock or negedge rstn_eb_async)
28531                   begin
28532      1/1          	if(~rstn_eb_async)
28533      1/1          		eb_17 &lt;= 1'b 1 ;
28534      <font color = "red">0/1     ==>  	else if(wr_ind[17])</font>
28535      <font color = "red">0/1     ==>  		eb_17 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28536                   end
28537                   always @(posedge rec_clock or negedge rstn_eb_async)
28538                   begin
28539      1/1          	if(~rstn_eb_async)
28540      1/1          		eb_18 &lt;= 1'b 1 ;
28541      <font color = "red">0/1     ==>  	else if(wr_ind[18])</font>
28542      <font color = "red">0/1     ==>  		eb_18 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28543                   end
28544                   always @(posedge rec_clock or negedge rstn_eb_async)
28545                   begin
28546      1/1          	if(~rstn_eb_async)
28547      1/1          		eb_19 &lt;= 1'b 1 ;
28548      <font color = "red">0/1     ==>  	else if(wr_ind[19])</font>
28549      <font color = "red">0/1     ==>  		eb_19 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28550                   end
28551                   always @(posedge rec_clock or negedge rstn_eb_async)
28552                   begin
28553      1/1          	if(~rstn_eb_async)
28554      1/1          		eb_20 &lt;= 1'b 1 ;
28555      <font color = "red">0/1     ==>  	else if(wr_ind[20])</font>
28556      <font color = "red">0/1     ==>  		eb_20 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28557                   end
28558                   always @(posedge rec_clock or negedge rstn_eb_async)
28559                   begin
28560      1/1          	if(~rstn_eb_async)
28561      1/1          		eb_21 &lt;= 1'b 1 ;
28562      <font color = "red">0/1     ==>  	else if(wr_ind[21])</font>
28563      <font color = "red">0/1     ==>  		eb_21 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28564                   end
28565                   always @(posedge rec_clock or negedge rstn_eb_async)
28566                   begin
28567      1/1          	if(~rstn_eb_async)
28568      1/1          		eb_22 &lt;= 1'b 1 ;
28569      <font color = "red">0/1     ==>  	else if(wr_ind[22])</font>
28570      <font color = "red">0/1     ==>  		eb_22 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28571                   end
28572                   always @(posedge rec_clock or negedge rstn_eb_async)
28573                   begin
28574      1/1          	if(~rstn_eb_async)
28575      1/1          		eb_23 &lt;= 1'b 1 ;
28576      <font color = "red">0/1     ==>  	else if(wr_ind[23])</font>
28577      <font color = "red">0/1     ==>  		eb_23 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28578                   end
28579                   always @(posedge rec_clock or negedge rstn_eb_async)
28580                   begin
28581      1/1          	if(~rstn_eb_async)
28582      1/1          		eb_24 &lt;= 1'b 1 ;
28583      <font color = "red">0/1     ==>  	else if(wr_ind[24])</font>
28584      <font color = "red">0/1     ==>  		eb_24 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
28585                   end
28586                   always @(posedge rec_clock or negedge rstn_eb_async)
28587                   begin
28588      1/1          	if(~rstn_eb_async)
28589      1/1          		eb_25 &lt;= 1'b 1 ;
28590      <font color = "red">0/1     ==>  	else if(wr_ind[25])</font>
28591      <font color = "red">0/1     ==>  		eb_25 &lt;= hs_cdr_data_int ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod712.html" >udc_rx_hs_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>14</td><td>1</td><td>7.14</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>14</td><td>1</td><td>7.14</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28282
 EXPRESSION (test_hs_rx_err_reg ? cdr_error_d : cdr_error_loc)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28366
 EXPRESSION ((rd_ind == 26'b0) &amp;&amp; (set1_dis == 1'b0))
             --------1--------    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28371
 EXPRESSION (rd_ind[0] &amp;&amp; (set1_dis == 1'b0))
             ----1----    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28382
 EXPRESSION ((wr_ind == 26'b0) &amp;&amp; (set1_dis == 1'b0))
             --------1--------    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28388
 EXPRESSION (wr_ind[13] &amp;&amp; (set1_dis == 1'b0))
             -----1----    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod712.html" >udc_rx_hs_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">44</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">44</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rec_clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rstn_eb_async</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hs_clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rstn_hs_clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_ted_squelch_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxerror_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_hs_rx_err_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_hs_soft_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hs_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>squelch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>eop_detected</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hs_cdr_data</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hs_cdr_data_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hs_cdr_decision_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>set1_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_wr_ind</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdr_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hs_eb_data</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hs_eb_data_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hs_eb_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>negedge_squelch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_eb_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod712.html" >udc_rx_hs_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">121</td>
<td class="rt">39</td>
<td class="rt">32.23 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">28282</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">28213</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">28227</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">28242</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">28257</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">28272</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">28305</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">28314</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">28327</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">28339</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>IF</td>
<td class="rt">28364</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>IF</td>
<td class="rt">28380</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">28396</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28413</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28420</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28427</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28434</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28441</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28448</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28455</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28462</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28469</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28476</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28483</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28490</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28497</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28504</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28511</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28518</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28525</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28532</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28539</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28546</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28553</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28560</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28567</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28574</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28581</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">28588</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28282      assign cdr_error = test_hs_rx_err_reg ? cdr_error_d : cdr_error_loc;
                                                 <font color = "red">-1-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28213      	if(~rstn_hs_clock)
           	<font color = "red">-1-</font>  
28214      	begin
28215      		hs_eb_data_valid <= 1'b 0 ;
           <font color = "green">		==></font>
28216      		hs_eb_data       <= 1'b 1 ;
28217      	end
28218      	else
28219      	begin
28220      		hs_eb_data_valid <= read_start ;
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28227      	if(~rstn_hs_clock)
           	<font color = "red">-1-</font>  
28228      	begin
28229      		hs_eb_empty <= 1'b 0 ;
           <font color = "green">		==></font>
28230      		eop_detected_d <= 1'b 0 ;
28231      	end
28232      	else
28233      	begin
28234      		hs_eb_empty <= hs_eb_empty_loc ;
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28242      	if(~rstn_hs_clock)
           	<font color = "red">-1-</font>  
28243      		eb_error <= 1'b 0 ;
           <font color = "green">		==></font>
28244      	else if(rx_hs_soft_reset | posedge_eop_detected | ~hs_mode | negedge_squelch)
           	     <font color = "red">-2-</font>  
28245      		eb_error <= 1'b 0 ;
           <font color = "red">		==></font>
28246      	else if(eb_error_detected)
           	     <font color = "red">-3-</font>  
28247      		eb_error <= 1'b 1 ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28257      	if(~rstn_hs_clock)
           	<font color = "red">-1-</font>  
28258      	begin
28259      		cdr_error_loc <= 1'b 0 ;
           <font color = "green">		==></font>
28260      		squelch_d <= 1'b 1 ;
28261      		negedge_squelch_d <= 1'b 0 ;
28262      	end
28263      	else
28264      	begin
28265      		cdr_error_loc <= (eb_error | cdr_decision_error_sync) ;
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28272      	if(~rstn_hs_clock)
           	<font color = "red">-1-</font>  
28273                      cdr_error_d <= 1'b0 ;
           <font color = "green">                ==></font>
28274              else
28275              begin
28276                      if(cdr_error_loc)
                           <font color = "red">-2-</font>  
28277                              cdr_error_d <= 1'b1;
           <font color = "red">                        ==></font>
                                   MISSING_ELSE
           <font color = "red">                        ==></font>
28278                      if(rxerror_ack)
                           <font color = "red">-3-</font>  
28279                              cdr_error_d <= 1'b0;
           <font color = "red">                        ==></font>
                                   MISSING_ELSE
           <font color = "red">                        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28305      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28306      		first_valid <= 1'b 0 ;
           <font color = "green">		==></font>
28307      	else if(  rst_first_valid)
           	     <font color = "red">-2-</font>  
28308      		first_valid <= 1'b 0 ;
           <font color = "red">		==></font>
28309      	else if(~read_start_sync & ~first_valid & rec_valid_reg & ~squelch_sync & ~long_eop_case_wr_sync)
           	     <font color = "red">-3-</font>  
28310      		first_valid <= 1'b 1 ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28314      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28315      		rec_valid_reg <= 1'b 0 ;
           <font color = "green">		==></font>
28316      	else 
28317      		rec_valid_reg <= hs_cdr_data_valid ;
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28327      	if(~rstn_hs_clock)
           	<font color = "red">-1-</font>  
28328      	begin
28329      		first_valid_sync_d <= 1'b 0 ;
           <font color = "green">		==></font>
28330      	end
28331      	else
28332      	begin
28333      		first_valid_sync_d <= first_valid_sync ;
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28339      	if(~rstn_hs_clock)
           	<font color = "red">-1-</font>  
28340      		read_start_d <= 1'b 0 ;
           <font color = "green">		==></font>
28341      	else if(rx_hs_soft_reset | posedge_eop_detected | hs_eb_empty_loc | ~hs_mode)
           	     <font color = "red">-2-</font>  
28342      		read_start_d <= 1'b 0 ;
           <font color = "red">		==></font>
28343      	else if(posedge_first_valid)
           	     <font color = "red">-3-</font>  
28344      		read_start_d <= 1'b 1 ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28364      	if(~rstn_hs_clock)
           	<font color = "red">-1-</font>  
28365      		rd_ind <=  RD_IND_DEFAULT;
           <font color = "green">		==></font>
28366      	else if ((rd_ind == 26'h0) && (set1_dis == 1'b0)) rd_ind <=  RD_IND_DEFAULT;
           	     <font color = "red">-2-</font>  
           <font color = "red">	==></font>
28367      	else if(rx_hs_soft_reset | posedge_eop_detected | long_eop_case_rd_sync | hs_eb_empty_loc | ~hs_mode)
           	     <font color = "red">-3-</font>  
28368      		rd_ind <=  RD_IND_DEFAULT;
           <font color = "red">		==></font>
28369      	else if(read_start & ~hs_eb_empty_loc & ~long_eop_case_rd_sync)
           	     <font color = "red">-4-</font>  
28370      	  begin
28371      	     if ((rd_ind[0]) && (set1_dis == 1'b0))
           	     <font color = "red">-5-</font>  
28372      	       rd_ind <=  RD_IND_DEFAULT;
           <font color = "red">	       ==></font>
28373      	     else
28374      	       rd_ind <=  {rd_ind[24:0],rd_ind[25]};
           <font color = "red">	       ==></font>
28375      	  end
           	  MISSING_ELSE
           <font color = "red">	  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28380      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28381      		wr_ind <=  WR_IND_DEFAULT;
           <font color = "green">		==></font>
28382      	else if ((wr_ind == 26'h0) && (set1_dis == 1'b0))
           	     <font color = "red">-2-</font>  
28383      	        wr_ind <=  WR_IND_DEFAULT;
           <font color = "red">	        ==></font>
28384      	else if(long_eop_case_wr_sync)
           	     <font color = "red">-3-</font>  
28385                      wr_ind <=  WR_IND_DEFAULT;
           <font color = "red">                ==></font>
28386      	else if(rec_valid_reg & ~long_eop_case_wr_sync)
           	     <font color = "red">-4-</font>  
28387       	        begin
28388      		   if ((wr_ind[13]) && (set1_dis == 1'b0))
           		   <font color = "red">-5-</font>  
28389      		     wr_ind <=  WR_IND_DEFAULT;
           <font color = "red">		     ==></font>
28390      		   else
28391      		     wr_ind <=  {wr_ind[24:0],wr_ind[25]};
           <font color = "red">		     ==></font>
28392      		end
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28396      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28397      		wr_ind_d <=  WR_IND_DEFAULT;
           <font color = "green">		==></font>
28398      	else 
28399      		wr_ind_d <=  wr_ind ;
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28413      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28414      		eb_00 <= 1'b 1 ;
           <font color = "green">		==></font>
28415      	else if(wr_ind[0])
           	     <font color = "red">-2-</font>  
28416      		eb_00 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28420      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28421      		eb_01 <= 1'b 1 ;
           <font color = "green">		==></font>
28422      	else if(wr_ind[1])
           	     <font color = "red">-2-</font>  
28423      		eb_01 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28427      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28428      		eb_02 <= 1'b 1 ;
           <font color = "green">		==></font>
28429      	else if(wr_ind[2])
           	     <font color = "red">-2-</font>  
28430      		eb_02 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28434      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28435      		eb_03 <= 1'b 1 ;
           <font color = "green">		==></font>
28436      	else if(wr_ind[3])
           	     <font color = "red">-2-</font>  
28437      		eb_03 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28441      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28442      		eb_04 <= 1'b 1 ;
           <font color = "green">		==></font>
28443      	else if(wr_ind[4])
           	     <font color = "red">-2-</font>  
28444      		eb_04 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28448      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28449      		eb_05 <= 1'b 1 ;
           <font color = "green">		==></font>
28450      	else if(wr_ind[5])
           	     <font color = "red">-2-</font>  
28451      		eb_05 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28455      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28456      		eb_06 <= 1'b 1 ;
           <font color = "green">		==></font>
28457      	else if(wr_ind[6])
           	     <font color = "red">-2-</font>  
28458      		eb_06 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28462      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28463      		eb_07 <= 1'b 1 ;
           <font color = "green">		==></font>
28464      	else if(wr_ind[7])
           	     <font color = "red">-2-</font>  
28465      		eb_07 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28469      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28470      		eb_08 <= 1'b 1 ;
           <font color = "green">		==></font>
28471      	else if(wr_ind[8])
           	     <font color = "red">-2-</font>  
28472      		eb_08 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28476      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28477      		eb_09 <= 1'b 1 ;
           <font color = "green">		==></font>
28478      	else if(wr_ind[9])
           	     <font color = "red">-2-</font>  
28479      		eb_09 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28483      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28484      		eb_10 <= 1'b 1 ;
           <font color = "green">		==></font>
28485      	else if(wr_ind[10])
           	     <font color = "red">-2-</font>  
28486      		eb_10 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28490      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28491      		eb_11 <= 1'b 1 ;
           <font color = "green">		==></font>
28492      	else if(wr_ind[11])
           	     <font color = "red">-2-</font>  
28493      		eb_11 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28497      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28498      		eb_12 <= 1'b 1 ;
           <font color = "green">		==></font>
28499      	else if(wr_ind[12])
           	     <font color = "red">-2-</font>  
28500      		eb_12 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28504      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28505      		eb_13 <= 1'b 1 ;
           <font color = "green">		==></font>
28506      	else if(wr_ind[13])
           	     <font color = "red">-2-</font>  
28507      		eb_13 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28511      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28512      		eb_14 <= 1'b 1 ;
           <font color = "green">		==></font>
28513      	else if(wr_ind[14])
           	     <font color = "red">-2-</font>  
28514      		eb_14 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28518      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28519      		eb_15 <= 1'b 1 ;
           <font color = "green">		==></font>
28520      	else if(wr_ind[15])
           	     <font color = "red">-2-</font>  
28521      		eb_15 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28525      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28526      		eb_16 <= 1'b 1 ;
           <font color = "green">		==></font>
28527      	else if(wr_ind[16])
           	     <font color = "red">-2-</font>  
28528      		eb_16 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28532      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28533      		eb_17 <= 1'b 1 ;
           <font color = "green">		==></font>
28534      	else if(wr_ind[17])
           	     <font color = "red">-2-</font>  
28535      		eb_17 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28539      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28540      		eb_18 <= 1'b 1 ;
           <font color = "green">		==></font>
28541      	else if(wr_ind[18])
           	     <font color = "red">-2-</font>  
28542      		eb_18 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28546      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28547      		eb_19 <= 1'b 1 ;
           <font color = "green">		==></font>
28548      	else if(wr_ind[19])
           	     <font color = "red">-2-</font>  
28549      		eb_19 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28553      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28554      		eb_20 <= 1'b 1 ;
           <font color = "green">		==></font>
28555      	else if(wr_ind[20])
           	     <font color = "red">-2-</font>  
28556      		eb_20 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28560      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28561      		eb_21 <= 1'b 1 ;
           <font color = "green">		==></font>
28562      	else if(wr_ind[21])
           	     <font color = "red">-2-</font>  
28563      		eb_21 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28567      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28568      		eb_22 <= 1'b 1 ;
           <font color = "green">		==></font>
28569      	else if(wr_ind[22])
           	     <font color = "red">-2-</font>  
28570      		eb_22 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28574      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28575      		eb_23 <= 1'b 1 ;
           <font color = "green">		==></font>
28576      	else if(wr_ind[23])
           	     <font color = "red">-2-</font>  
28577      		eb_23 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28581      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28582      		eb_24 <= 1'b 1 ;
           <font color = "green">		==></font>
28583      	else if(wr_ind[24])
           	     <font color = "red">-2-</font>  
28584      		eb_24 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28588      	if(~rstn_eb_async)
           	<font color = "red">-1-</font>  
28589      		eb_25 <= 1'b 1 ;
           <font color = "green">		==></font>
28590      	else if(wr_ind[25])
           	     <font color = "red">-2-</font>  
28591      		eb_25 <= hs_cdr_data_int ;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_68746">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_udc_rx_hs_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
