// Seed: 3004711682
module module_0;
  tri  sample = 1 == (1) && 1'h0 - id_1;
  tri1 id_2;
  wor  id_3 = id_2 + id_4;
  wire id_5;
  wire id_6;
  always @(posedge 1 or id_4) begin
    $display(1, 1 == 1);
    id_3 = 1;
  end
  assign id_5 = id_5;
  tri1 module_0 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  module_0();
  wire id_5;
  assign id_3 = id_4;
  wire id_6;
  wire id_7;
  wor  id_8 = 1'b0;
  assign id_1 = "" && 1 && 1 == id_8 && id_8;
endmodule
