Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Dec  4 22:08:25 2023
| Host         : YusuxYT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   806 |
|    Minimum number of control sets                        |   806 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3924 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   806 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |   225 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |   560 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             118 |           38 |
| No           | No                    | Yes                    |             208 |           59 |
| No           | Yes                   | No                     |              58 |           14 |
| Yes          | No                    | No                     |            3331 |         1730 |
| Yes          | No                    | Yes                    |           22872 |         9609 |
| Yes          | Yes                   | No                     |            1289 |          520 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                  Enable Signal                 |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[179][4]_i_1_n_0 |                1 |              1 |         1.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[173][7]_i_1_n_0 |                1 |              1 |         1.00 |
|  CLK_GEN/clk_disp    | BTN_SCAN/p_0_in                                |                                  |                1 |              1 |         1.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[40][7]_i_1_n_0  |                1 |              1 |         1.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[106][7]_i_1_n_0 |                1 |              1 |         1.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[93][4]_i_1_n_0  |                1 |              1 |         1.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[117][6]_i_1_n_0 |                1 |              2 |         2.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[148][5]_i_1_n_0 |                2 |              2 |         1.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[81][6]_i_1_n_0  |                1 |              2 |         2.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[84][5]_i_1_n_0  |                2 |              2 |         1.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | DEBUG_CTRL/tail_reg[7]_rep__4    |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                                                |                                  |                2 |              3 |         1.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[100][7]_i_1_n_0 |                1 |              3 |         3.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[145][6]_i_1_n_0 |                1 |              3 |         3.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[185][7]_i_1_n_0 |                1 |              3 |         3.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | DEBUG_CTRL/tail_reg[6]_rep__1    |                2 |              3 |         1.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[207][6]_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[107][7]_i_1_n_0 |                2 |              4 |         2.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[201][7]_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[78][6]_i_1_n_0  |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[171][7]_i_1_n_0 |                2 |              4 |         2.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[63][6]_i_1_n_0  |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[59][6]_i_1_n_0  |                2 |              4 |         2.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[31][6]_i_1_n_0  |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[254][6]_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[253][6]_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[109][7]_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[247][6]_i_1_n_0 |                2 |              4 |         2.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[246][6]_i_1_n_0 |                2 |              4 |         2.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[86][7]_i_1_n_0  |                2 |              4 |         2.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[22][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[231][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[233][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[230][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[234][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[229][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[227][7]_i_1_n_0 |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[228][7]_i_1_n_0 |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[220][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[222][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[224][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[221][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[223][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[219][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[218][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[21][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[216][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[213][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[210][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[215][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[214][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[212][7]_i_1_n_0 |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[208][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[206][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[20][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[202][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[204][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[205][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[200][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[19][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[198][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[197][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[199][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[1][7]_i_1_n_0   |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[194][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[193][7]_i_1_n_0 |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[191][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[195][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[192][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[190][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[189][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[187][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[18][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[188][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[186][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[184][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[182][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[183][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[17][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[178][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[180][7]_i_1_n_0 |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[181][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[172][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[176][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[175][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[174][7]_i_1_n_0 |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[170][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[169][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[16][7]_i_1_n_0  |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[168][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[162][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[164][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[165][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[167][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[163][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[166][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[108][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[160][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[158][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[161][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[15][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[159][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[138][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[54][7]_i_1_n_0  |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[51][7]_i_1_n_0  |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[53][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[50][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[4][7]_i_1_n_0   |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[155][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[156][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[157][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[151][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[153][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[154][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[152][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[150][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[149][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[147][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[14][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[146][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[144][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[141][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[140][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[142][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[143][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[136][7]_i_1_n_0 |                4 |              5 |         1.25 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[137][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[135][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[13][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[139][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[131][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[132][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[134][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[133][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[130][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[128][7]_i_1_n_0 |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[10][7]_i_1_n_0  |                4 |              5 |         1.25 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[101][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[125][7]_i_1_n_0 |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[12][7]_i_1_n_0  |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[126][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[129][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[104][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[123][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[103][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[102][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[122][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[120][7]_i_1_n_0 |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[124][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[121][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[11][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[119][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[118][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[116][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | DEBUG_CTRL/reg_counter                         | rst_all                          |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[74][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[68][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[65][7]_i_1_n_0  |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[67][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[6][7]_i_1_n_0   |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[69][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[79][7]_i_1_n_0  |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[61][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[64][7]_i_1_n_0  |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[114][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[60][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[62][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[5][7]_i_1_n_0   |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[77][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[55][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[49][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[115][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[48][7]_i_1_n_0  |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[46][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[42][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[110][7]_i_1_n_0 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[45][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[43][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[47][7]_i_1_n_0  |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[44][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[3][7]_i_1_n_0   |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[39][7]_i_1_n_0  |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[37][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[75][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[38][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[41][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[35][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[113][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[32][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[34][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[33][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[36][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[2][7]_i_1_n_0   |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[30][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[26][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[27][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[76][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[111][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[29][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[28][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[25][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[255][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[7][7]_i_1_n_0   |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | DEBUG_CTRL/beat_counter                        | rst_all                          |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[73][7]_i_1_n_0  |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[248][7]_i_1_n_0 |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[105][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[70][7]_i_1_n_0  |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[71][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[24][7]_i_1_n_0  |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[245][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  debug_clk           | core/reg_IF_ID/E[0]                            | rst_all                          |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[243][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[23][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[242][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[240][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[236][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[80][7]_i_1_n_0  |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[235][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[82][7]_i_1_n_0  |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[83][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[85][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[239][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[87][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[90][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[8][7]_i_1_n_0   |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[89][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[88][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[237][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[94][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[95][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[92][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[91][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[98][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[97][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[9][7]_i_1_n_0   |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[99][7]_i_1_n_0  |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[96][7]_i_1_n_0  |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[238][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[232][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      | UART_BUFF/buffer[226][7]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | UART_BUFF/E[0]                                 |                                  |                2 |              8 |         4.00 |
|  CLK_GEN/clk_cpu     | UART_BUFF/datao[7]_i_1_n_0                     |                                  |                8 |              8 |         1.00 |
|  led_clk_BUFG        |                                                | DISPLAY/seg_an_shift_0           |                2 |             12 |         6.00 |
|  debug_clk           |                                                |                                  |                6 |             13 |         2.17 |
|  CLK100MHZ_IBUF_BUFG |                                                | uart_tx_ctrl/bitTmr              |                4 |             14 |         3.50 |
|  CLK_GEN/clk_disp    |                                                |                                  |                5 |             19 |         3.80 |
|  debug_clk           | core/reg_IF_ID/rst_all_reg                     | core/reg_IF_ID/rst_all_reg_0     |                8 |             20 |         2.50 |
|  CLK_GEN/clk_cpu     | UART_BUFF/update_head                          | rst_all                          |                4 |             22 |         5.50 |
|  CLK_GEN/clk_cpu     |                                                |                                  |               10 |             26 |         2.60 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_43[0]        | rst_all                          |               19 |             27 |         1.42 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_33[0]    | rst_all                          |               17 |             27 |         1.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_34[0]    | rst_all                          |               14 |             27 |         1.93 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_33[0]        | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_4[0]     | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_26[0]        | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_22[0]        | rst_all                          |               14 |             27 |         1.93 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_27[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_28[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_3[0]         | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_36[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_31[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_38[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_4[0]         | rst_all                          |                8 |             27 |         3.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_42[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_47[0]        | rst_all                          |               19 |             27 |         1.42 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_5[0]         | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_8[0]         | rst_all                          |                8 |             27 |         3.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_10[0]    | rst_all                          |               14 |             27 |         1.93 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_18[0]    | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_20[0]        | rst_all                          |               14 |             27 |         1.93 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_2[0]     | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_21[0]    | rst_all                          |                8 |             27 |         3.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_23[0]    | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_25[0]    | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_26[0]    | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_30[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_29[0]        | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_28[0]    | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_6[0]         | rst_all                          |                8 |             27 |         3.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_29[0]    | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_45[0]        | rst_all                          |               20 |             27 |         1.35 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_11[0]    | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_23[0]        | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_46[0]        | rst_all                          |               19 |             27 |         1.42 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_15[0]    | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_24[0]    | rst_all                          |               14 |             27 |         1.93 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_27[0]    | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_40[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_3[0]     | rst_all                          |                8 |             27 |         3.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_30[0]    | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_39[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_35[0]        | rst_all                          |               14 |             27 |         1.93 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_1[0]     | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_12[0]    | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_21[0]        | rst_all                          |               14 |             27 |         1.93 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_32[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_7[0]         | rst_all                          |                9 |             27 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_41[0]        | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_9[0]         | rst_all                          |               16 |             27 |         1.69 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_44[0]        | rst_all                          |               14 |             27 |         1.93 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_23[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_24[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_8[0]     | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_0[0]         | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_18[0]        | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_25[0]        | rst_all                          |                8 |             27 |         3.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_13[0]        | rst_all                          |                9 |             27 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_24[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_7[0]     | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_22[0]        | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_5[0]         | rst_all                          |               14 |             27 |         1.93 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_0[0]         | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_14[0]        | rst_all                          |               18 |             27 |         1.50 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_11[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_25[0]        | rst_all                          |               18 |             27 |         1.50 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_11[0]        | rst_all                          |               18 |             27 |         1.50 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_17[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_21[0]        | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_10[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_23[0]        | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_12[0]        | rst_all                          |               16 |             27 |         1.69 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_16[0]        | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_1[0]         | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_16[0]        | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_21[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_26[0]        | rst_all                          |               18 |             27 |         1.50 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_20[0]        | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_12[0]        | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_27[0]        | rst_all                          |               20 |             27 |         1.35 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_17[0]        | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_2[0]         | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_4[0]         | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_10[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_9[0]     | rst_all                          |               17 |             27 |         1.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_1[0]         | rst_all                          |               19 |             27 |         1.42 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_7[0]         | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_18[0]        | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_6[0]     | rst_all                          |               19 |             27 |         1.42 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_14[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_5[0]     | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_19[0]        | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_13[0]        | rst_all                          |               19 |             27 |         1.42 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_15[0]        | rst_all                          |               14 |             27 |         1.93 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_2[0]         | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_6[0]         | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_8[0]         | rst_all                          |               16 |             27 |         1.69 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_20[0]        | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_15[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_9[0]         | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_19[0]        | rst_all                          |               14 |             27 |         1.93 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_22[0]        | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_30[0]        | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_27[0]        | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_26[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_32[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_6[0]         | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_28[0]        | rst_all                          |                8 |             27 |         3.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_34[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_7[0]         | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_4[0]         | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_5[0]         | rst_all                          |                9 |             27 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_29[0]        | rst_all                          |                9 |             27 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_31[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_33[0]        | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_3[0]         | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_35[0]        | rst_all                          |               17 |             27 |         1.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_9[0]         | rst_all                          |               14 |             27 |         1.93 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[2]_8[0]         | rst_all                          |               16 |             27 |         1.69 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_3[0]         | rst_all                          |               17 |             27 |         1.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_8[0]         | rst_all                          |                8 |             27 |         3.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_4[0]         | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_1[0]         | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_2[0]         | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_10[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_7[0]         | rst_all                          |                7 |             27 |         3.86 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_0[0]         | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_6[0]         | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_9[0]         | rst_all                          |                9 |             27 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_5[0]         | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_4[0]         | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_24[0]    | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_5[0]     | rst_all                          |               16 |             27 |         1.69 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_8[0]     | rst_all                          |                9 |             27 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_10[0]    | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_21[0]    | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_6[0]     | rst_all                          |               18 |             27 |         1.50 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_22[0]    | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_7[0]     | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_11[0]    | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_13[0]    | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_16[0]    | rst_all                          |                9 |             27 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_3[0]     | rst_all                          |               17 |             27 |         1.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_1[0]     | rst_all                          |               16 |             27 |         1.69 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_2[0]     | rst_all                          |               18 |             27 |         1.50 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_18[0]    | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_14[0]    | rst_all                          |               14 |             27 |         1.93 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_19[0]    | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_12[0]    | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_20[0]    | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_4[0]     | rst_all                          |               19 |             27 |         1.42 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_9[0]     | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_17[0]    | rst_all                          |                9 |             27 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[1]_3[0]         | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_15[0]    | rst_all                          |                9 |             27 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep_23[0]    | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep_10[0]    | rst_all                          |               18 |             27 |         1.50 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep_11[0]    | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep_5[0]     | rst_all                          |               16 |             27 |         1.69 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep_3[0]     | rst_all                          |               14 |             27 |         1.93 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep_9[0]     | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep_12[0]    | rst_all                          |                8 |             27 |         3.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep_1[0]     | rst_all                          |               18 |             27 |         1.50 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_0[0]         | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_10[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep_6[0]     | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep_8[0]     | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_1[0]         | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_12[0]        | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep_13[0]    | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep_2[0]     | rst_all                          |               16 |             27 |         1.69 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep_4[0]     | rst_all                          |               18 |             27 |         1.50 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_13[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_14[0]        | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_15[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_11[0]        | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[5]_rep_7[0]     | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_28[0]        | rst_all                          |                9 |             27 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_5[0]         | rst_all                          |                9 |             27 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_20[0]        | rst_all                          |                7 |             27 |         3.86 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_35[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_36[0]        | rst_all                          |               14 |             27 |         1.93 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_38[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_23[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_39[0]        | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_40[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_5[0]         | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_16[0]        | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_21[0]        | rst_all                          |               14 |             27 |         1.93 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_22[0]        | rst_all                          |                8 |             27 |         3.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_3[0]         | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_2[0]         | rst_all                          |               18 |             27 |         1.50 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_41[0]        | rst_all                          |               14 |             27 |         1.93 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_6[0]         | rst_all                          |               19 |             27 |         1.42 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_13[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_26[0]        | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_42[0]        | rst_all                          |               17 |             27 |         1.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_7[0]         | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_4[0]         | rst_all                          |               16 |             27 |         1.69 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_19[0]        | rst_all                          |               18 |             27 |         1.50 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_8[0]         | rst_all                          |               18 |             27 |         1.50 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_11[0]        | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_9[0]         | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_15[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_14[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_24[0]        | rst_all                          |               16 |             27 |         1.69 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_10[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_9[0]         | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_30[0]        | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_27[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_2[0]         | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_3[0]         | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_6[0]         | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_16[0]        | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_25[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_8[0]         | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_31[0]        | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_12[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_32[0]        | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_33[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_20[0]        | rst_all                          |               18 |             27 |         1.50 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_29[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_37[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_18[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_17[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_34[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_17[0]        | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[6]_7[0]         | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_19[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[7]_18[0]        | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_1[0]         | rst_all                          |               14 |             27 |         1.93 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_11[0]        | rst_all                          |                9 |             27 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_12[0]        | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_13[0]        | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_14[0]        | rst_all                          |                9 |             27 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_15[0]        | rst_all                          |                9 |             27 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_16[0]        | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_17[0]        | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_18[0]        | rst_all                          |               17 |             27 |         1.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_19[0]        | rst_all                          |               16 |             27 |         1.69 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_2[0]         | rst_all                          |                8 |             27 |         3.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_0[0]         | rst_all                          |                9 |             27 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_10[0]        | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_37[0]        | rst_all                          |               16 |             27 |         1.69 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_14[0]    | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_16[0]    | rst_all                          |               12 |             27 |         2.25 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_17[0]    | rst_all                          |               15 |             27 |         1.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_20[0]    | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_31[0]    | rst_all                          |               10 |             27 |         2.70 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_34[0]        | rst_all                          |               13 |             27 |         2.08 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_25[0]        | rst_all                          |               19 |             27 |         1.42 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_19[0]    | rst_all                          |               11 |             27 |         2.45 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_24[0]        | rst_all                          |               17 |             27 |         1.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_13[0]    | rst_all                          |               18 |             27 |         1.50 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_22[0]    | rst_all                          |                9 |             27 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[0]_rep_32[0]    | rst_all                          |               12 |             27 |         2.25 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_17[0]          | rst_all                          |               14 |             32 |         2.29 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_2[0]           | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_11[0]          | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_28[0]          | rst_all                          |               17 |             32 |         1.88 |
|  CLK100MHZ_IBUF_BUFG |                                                | CLK_GEN/led_clk_0                |                8 |             32 |         4.00 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_29[0]          | rst_all                          |               14 |             32 |         2.29 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_23[0]          | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_27[0]          | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_4[0]           | rst_all                          |               11 |             32 |         2.91 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_24[0]          | rst_all                          |               11 |             32 |         2.91 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_25[0]          | rst_all                          |               11 |             32 |         2.91 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_16[0]          | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_7[0]           | rst_all                          |               12 |             32 |         2.67 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_8[0]           | rst_all                          |               17 |             32 |         1.88 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_12[0]          | rst_all                          |               12 |             32 |         2.67 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_6[0]           | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_20[0]          | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_5[0]           | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_14[0]          | rst_all                          |               12 |             32 |         2.67 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_18[0]          | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk           | core/reg_EXE_MEM/rst_all_reg                   | core/reg_EXE_MEM/isFlushed_reg_0 |                7 |             32 |         4.57 |
| ~debug_clk           | core/reg_MEM_WB/E[0]                           | rst_all                          |               10 |             32 |         3.20 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_0[0]           | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_15[0]          | rst_all                          |               14 |             32 |         2.29 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_13[0]          | rst_all                          |               14 |             32 |         2.29 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_3[0]           | rst_all                          |               12 |             32 |         2.67 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_1[0]           | rst_all                          |               12 |             32 |         2.67 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_10[0]          | rst_all                          |               12 |             32 |         2.67 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_19[0]          | rst_all                          |               14 |             32 |         2.29 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_26[0]          | rst_all                          |               14 |             32 |         2.29 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_9[0]           | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_21[0]          | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_22[0]          | rst_all                          |               14 |             32 |         2.29 |
|  CLK100MHZ_IBUF_BUFG | uart_tx_ctrl/txState__0[1]                     | uart_tx_ctrl/uart_ready          |                9 |             32 |         3.56 |
|  debug_clk           | core/reg_EXE_MEM/rst_all_reg                   |                                  |                9 |             33 |         3.67 |
|  CLK_GEN/clk_cpu     | core/data_ram/sim_uart_char_valid              | rst_all                          |               22 |             50 |         2.27 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_6[0]  | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_9[0]  | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_11[0] | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_21[0] | rst_all                          |               27 |             57 |         2.11 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__1_13[0] | rst_all                          |               27 |             57 |         2.11 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_7[0]  | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__1_14[0] | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_8[0]  | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_10[0] | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_15[0] | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_8[0]  | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_0[0]  | rst_all                          |               18 |             57 |         3.17 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_2[0]  | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__1_3[0]  | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_16[0] | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_20[0] | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_3[0]  | rst_all                          |               16 |             57 |         3.56 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_5[0]  | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_9[0]  | rst_all                          |               21 |             57 |         2.71 |
|  led_clk_BUFG        |                                                |                                  |               15 |             57 |         3.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_50[0] | rst_all                          |               17 |             57 |         3.35 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_0[0]  | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_59[0] | rst_all                          |               20 |             57 |         2.85 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_49[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_62[0] | rst_all                          |               17 |             57 |         3.35 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_55[0] | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_61[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_57[0] | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_60[0] | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_6[0]  | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_4[0]  | rst_all                          |               26 |             57 |         2.19 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_1[0]  | rst_all                          |               32 |             57 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_20[0] | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_16[0] | rst_all                          |               30 |             57 |         1.90 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_54[0] | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_5[0]  | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_5[0]  | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_3[0]  | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_7[0]  | rst_all                          |               28 |             57 |         2.04 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_23[0] | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_22[0] | rst_all                          |               28 |             57 |         2.04 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_21[0] | rst_all                          |               26 |             57 |         2.19 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_2[0]  | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_19[0] | rst_all                          |               29 |             57 |         1.97 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_18[0] | rst_all                          |               26 |             57 |         2.19 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_56[0] | rst_all                          |               17 |             57 |         3.35 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_17[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_15[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_12[0] | rst_all                          |               26 |             57 |         2.19 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_6[0]  | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_14[0] | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_52[0] | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_13[0] | rst_all                          |               27 |             57 |         2.11 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_11[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_53[0] | rst_all                          |               20 |             57 |         2.85 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_10[0] | rst_all                          |               28 |             57 |         2.04 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_31[0] | rst_all                          |               16 |             57 |         3.56 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_30[0] | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_27[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_3[0]  | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_26[0] | rst_all                          |               20 |             57 |         2.85 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_29[0] | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_18[0] | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_16[0] | rst_all                          |               18 |             57 |         3.17 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_1[0]  | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_55[0] | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_8[0]  | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_19[0] | rst_all                          |               17 |             57 |         3.35 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_67[0] | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_60[0] | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_65[0] | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_12[0] | rst_all                          |               18 |             57 |         3.17 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_62[0] | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_28[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_24[0] | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_22[0] | rst_all                          |               18 |             57 |         3.17 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_21[0] | rst_all                          |               15 |             57 |         3.80 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_11[0] | rst_all                          |               17 |             57 |         3.35 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_13[0] | rst_all                          |               20 |             57 |         2.85 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_63[0] | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_6[0]  | rst_all                          |               20 |             57 |         2.85 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_56[0] | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_61[0] | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_2[0]  | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_64[0] | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_57[0] | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_70[0] | rst_all                          |               20 |             57 |         2.85 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_58[0] | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_10[0] | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_69[0] | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_7[0]  | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_48[0] | rst_all                          |               26 |             57 |         2.19 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_17[0] | rst_all                          |               16 |             57 |         3.56 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_47[0] | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_15[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_25[0] | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_46[0] | rst_all                          |               20 |             57 |         2.85 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_14[0] | rst_all                          |               17 |             57 |         3.35 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_0[0]  | rst_all                          |               28 |             57 |         2.04 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_9[0]  | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_68[0] | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_45[0] | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_41[0] | rst_all                          |               18 |             57 |         3.17 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_66[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_44[0] | rst_all                          |               20 |             57 |         2.85 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_20[0] | rst_all                          |               18 |             57 |         3.17 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_43[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_59[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_42[0] | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_40[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_4[0]  | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_39[0] | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_38[0] | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_37[0] | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_36[0] | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_35[0] | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_34[0] | rst_all                          |               16 |             57 |         3.56 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_33[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_32[0] | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_19[0] | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_26[0] | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_33[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_22[0] | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_2[0]  | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_11[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_18[0] | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_1[0]  | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_9[0]     | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_54[0]    | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_45[0] | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_43[0] | rst_all                          |               26 |             57 |         2.19 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_40[0] | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_20[0] | rst_all                          |               20 |             57 |         2.85 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_15[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_57[0]    | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_10[0] | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_37[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_4[0]  | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_30[0] | rst_all                          |               26 |             57 |         2.19 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_48[0] | rst_all                          |               17 |             57 |         3.35 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_56[0]    | rst_all                          |               27 |             57 |         2.11 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_46[0] | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_5[0]     | rst_all                          |               20 |             57 |         2.85 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_52[0]    | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_6[0]     | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_44[0] | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_28[0] | rst_all                          |               27 |             57 |         2.11 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_41[0] | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_25[0] | rst_all                          |               26 |             57 |         2.19 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_16[0] | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_24[0] | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_32[0] | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_17[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_55[0]    | rst_all                          |               32 |             57 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_13[0] | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_0[0]  | rst_all                          |               26 |             57 |         2.19 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_51[0]    | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_8[0]     | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_42[0] | rst_all                          |               31 |             57 |         1.84 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_31[0] | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_36[0] | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_7[0]     | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_53[0]    | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_23[0] | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_12[0] | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_54[0] | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_53[0] | rst_all                          |               28 |             57 |         2.04 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_52[0] | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_51[0] | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_50[0] | rst_all                          |               26 |             57 |         2.19 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_38[0] | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_3[0]  | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_29[0] | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_23[0] | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_50[0]    | rst_all                          |               26 |             57 |         2.19 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_39[0] | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_14[0] | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_34[0] | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_5[0]  | rst_all                          |               26 |             57 |         2.19 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_27[0] | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_49[0] | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_47[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_21[0] | rst_all                          |               26 |             57 |         2.19 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__0_35[0] | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_30[0]    | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_22[0]    | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_27[0]    | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_20[0]    | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_18[0]    | rst_all                          |               20 |             57 |         2.85 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_16[0]    | rst_all                          |               17 |             57 |         3.35 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_13[0]    | rst_all                          |               28 |             57 |         2.04 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_19[0]    | rst_all                          |               30 |             57 |         1.90 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_1[0]     | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_15[0]    | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_11[0]    | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_10[0]    | rst_all                          |               29 |             57 |         1.97 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_31[0]    | rst_all                          |               20 |             57 |         2.85 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_36[0]    | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_12[0]    | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_37[0]    | rst_all                          |               27 |             57 |         2.11 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_2[0]     | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_3[0]     | rst_all                          |               20 |             57 |         2.85 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_49[0]    | rst_all                          |               32 |             57 |         1.78 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_24[0]    | rst_all                          |               28 |             57 |         2.04 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_48[0]    | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_21[0]    | rst_all                          |               18 |             57 |         3.17 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_4[0]     | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_47[0]    | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_44[0]    | rst_all                          |               26 |             57 |         2.19 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_42[0]    | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_0[0]     | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_46[0]    | rst_all                          |               20 |             57 |         2.85 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_45[0]    | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_26[0]    | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_43[0]    | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_41[0]    | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_40[0]    | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_14[0]    | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_39[0]    | rst_all                          |               28 |             57 |         2.04 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_38[0]    | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_35[0]    | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_34[0]    | rst_all                          |               29 |             57 |         1.97 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_33[0]    | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_32[0]    | rst_all                          |               26 |             57 |         2.19 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_29[0]    | rst_all                          |               30 |             57 |         1.90 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_28[0]    | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_17[0]    | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_25[0]    | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep_23[0]    | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_14[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_23[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__1_7[0]  | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_9[0]  | rst_all                          |               18 |             57 |         3.17 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__1_4[0]  | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_13[0] | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__1_12[0] | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_19[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__1_15[0] | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_18[0] | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_22[0] | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__1_8[0]  | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__1_5[0]  | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__1_6[0]  | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__1_2[0]  | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_17[0] | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__1_0[0]  | rst_all                          |               28 |             57 |         2.04 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_12[0] | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__1_1[0]  | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0_7[0]  | rst_all                          |               27 |             57 |         2.11 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__1_10[0] | rst_all                          |               25 |             57 |         2.28 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_1[0]  | rst_all                          |               19 |             57 |         3.00 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_51[0] | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__2_4[0]  | rst_all                          |               20 |             57 |         2.85 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__1_9[0]  | rst_all                          |               24 |             57 |         2.38 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_8[0]  | rst_all                          |               21 |             57 |         2.71 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[4]_rep__1_11[0] | rst_all                          |               23 |             57 |         2.48 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID_reg[3]_rep__1_58[0] | rst_all                          |               22 |             57 |         2.59 |
|  debug_clk           | core/reg_IF_ID/rst_all_reg                     |                                  |               32 |             90 |         2.81 |
|  debug_clk           | core/reg_IF_ID/PC_EN_IF                        | rst_all                          |               43 |            119 |         2.77 |
|  debug_clk           |                                                | rst_all                          |               59 |            208 |         3.53 |
|  debug_clk           | core/reg_ID_EX/rst_all_reg                     |                                  |              144 |            218 |         1.51 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0         | rst_all                          |              108 |            252 |         2.33 |
|  CLK_GEN/clk_cpu     | core/data_ram/rst_all_reg                      |                                  |              293 |            925 |         3.16 |
| ~debug_clk           | core/reg_EXE_MEM/E[0]                          |                                  |             1241 |           2048 |         1.65 |
+----------------------+------------------------------------------------+----------------------------------+------------------+----------------+--------------+


