package ru.spbstu.sysk.generics.logic_gates

import org.junit.Test
import ru.spbstu.sysk.core.SysTopModule
import ru.spbstu.sysk.core.invoke
import ru.spbstu.sysk.core.TimeUnit.*
import ru.spbstu.sysk.data.SysBit.*
import ru.spbstu.sysk.generics.AND

class ANDTest : SysTopModule() {

    val clk = clock("clock", 1(FS))

    val and = AND("and", this)

    val x1 = bitSignal("x1", X)
    val x2 = bitSignal("x2", X)
    val y = bitSignal("y", X)

    init {
        and.x1 bind x1
        and.x2 bind x2
        and.y bind y

        stateFunction(clk) {
            state {
                assert(x1().x && x2().x && y().x) {"Fail: ANDTest.state.1"}
                x1(ONE)
            }
            state {
                assert(x1().one && x2().x && y().x) {"Fail: ANDTest.state.2"}
                x2(ONE)
            }
            state {
                assert(x1().one && x2().one && y().one) {"Fail: ANDTest.state.3"}
                x1(ZERO)
            }
            state {
                assert(x1().zero && x2().one && y().zero) {"Fail: ANDTest.state.4"}
                x2(ZERO)
            }
            state {
                assert(x1().zero && x2().zero && y().zero) {"Fail: ANDTest.state.5"}
                x1(X)
            }
            state {
                assert(x1().x && x2().zero && y().zero) {"Fail: ANDTest.state.6"}
                x2(X)
            }
            state {
                assert(x1().x && x2().x && y().x) {"Fail: ANDTest.state.7"}
                x2(ONE)
            }
            state {
                assert(x1().x && x2().one && y().x) {"Fail: ANDTest.state.8"}
                x1(ZERO)
                x2(X)
            }
            state {
                assert(x1().zero && x2().x && y().zero) {"Fail: ANDTest.state.9"}
            }
            state {
                scheduler.stop()
            }
        }
    }

    @Test
    fun show() = start(1(NS))
}
