// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition"

// DATE "08/18/2020 11:39:28"

// 
// Device: Altera EP4CE15F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ifu_top (
	clk,
	reset,
	stall,
	flush,
	new_pc,
	br_taken,
	br_addr,
	if_pc,
	if_insn,
	if_en,
	bus_wr_data,
	bus_rw,
	bus_as_,
	bus_addr,
	bus_req_,
	bus_grnt_,
	bus_rdy_,
	bus_rd_data,
	spm_rd_data,
	spm_rw,
	spm_as_,
	spm_addr,
	busy);
input 	clk;
input 	reset;
input 	stall;
input 	flush;
input 	[29:0] new_pc;
input 	br_taken;
input 	[29:0] br_addr;
output 	[29:0] if_pc;
output 	[31:0] if_insn;
output 	if_en;
output 	[31:0] bus_wr_data;
output 	bus_rw;
output 	bus_as_;
output 	[29:0] bus_addr;
output 	bus_req_;
input 	bus_grnt_;
input 	bus_rdy_;
input 	[31:0] bus_rd_data;
input 	[31:0] spm_rd_data;
output 	spm_rw;
output 	spm_as_;
output 	[29:0] spm_addr;
output 	busy;

// Design Ports Information
// if_pc[0]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[1]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[2]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[3]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[4]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[5]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[6]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[7]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[8]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[9]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[10]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[11]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[12]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[13]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[14]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[15]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[16]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[17]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[18]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[19]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[20]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[21]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[22]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[23]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[24]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[25]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[26]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[27]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[28]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_pc[29]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[0]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[1]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[2]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[3]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[4]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[5]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[6]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[7]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[8]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[9]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[10]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[11]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[12]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[13]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[14]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[15]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[16]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[18]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[19]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[20]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[21]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[22]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[23]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[24]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[25]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[26]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[27]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[28]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[29]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[30]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_insn[31]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_en	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[0]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[1]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[2]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[3]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[4]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[5]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[6]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[7]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[8]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[9]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[10]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[11]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[12]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[13]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[14]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[15]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[16]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[17]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[18]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[19]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[20]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[21]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[22]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[23]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[24]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[25]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[26]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[27]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[28]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[29]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[30]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[31]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rw	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_as_	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[0]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[1]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[2]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[3]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[4]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[5]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[7]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[8]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[9]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[10]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[11]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[12]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[13]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[14]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[15]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[16]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[17]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[18]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[19]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[20]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[21]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[22]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[23]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[24]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[25]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[26]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[27]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[28]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[29]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_req_	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[2]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[3]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[5]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[6]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[7]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[8]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[9]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[10]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[11]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[12]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[13]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[14]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[15]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[16]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[17]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[18]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[19]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[20]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[21]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[22]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[23]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[24]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[25]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[26]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[27]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[28]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[29]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[30]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[31]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[0]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[1]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[3]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[4]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[5]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[6]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[7]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[8]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[9]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[10]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[11]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[12]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[13]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[14]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[15]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[16]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[17]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[18]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[19]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[20]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[21]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[22]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[23]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[24]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[25]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[26]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[27]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[28]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[29]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[30]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[31]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rw	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_as_	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[1]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[2]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[3]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[4]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[5]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[6]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[8]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[9]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[10]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[11]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[12]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[13]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[14]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[15]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[16]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[17]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[18]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[19]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[20]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[21]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[22]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[23]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[24]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[25]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[26]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[27]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[28]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[29]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busy	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rdy_	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[0]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_grnt_	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[0]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_taken	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[0]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flush	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stall	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[1]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[1]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[2]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[2]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[3]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[3]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[4]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[4]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[5]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[5]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[6]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[6]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[7]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[7]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[8]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[8]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[9]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[9]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[10]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[10]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[11]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[11]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[12]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[12]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[13]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[13]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[14]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[14]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[15]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[15]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[16]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[16]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[17]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[17]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[18]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[18]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[19]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[19]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[20]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[20]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[21]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[21]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[22]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[22]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[23]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[23]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[24]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[24]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[25]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[25]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[26]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[26]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[27]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[27]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[28]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[28]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br_addr[29]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[29]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ifu_top_v.sdo");
// synopsys translate_on

wire \bus_rd_data[1]~input_o ;
wire \bus_rd_data[2]~input_o ;
wire \bus_rd_data[3]~input_o ;
wire \bus_rd_data[4]~input_o ;
wire \bus_rd_data[5]~input_o ;
wire \bus_rd_data[6]~input_o ;
wire \bus_rd_data[7]~input_o ;
wire \bus_rd_data[8]~input_o ;
wire \bus_rd_data[9]~input_o ;
wire \bus_rd_data[10]~input_o ;
wire \bus_rd_data[11]~input_o ;
wire \bus_rd_data[12]~input_o ;
wire \bus_rd_data[13]~input_o ;
wire \bus_rd_data[14]~input_o ;
wire \bus_rd_data[15]~input_o ;
wire \bus_rd_data[16]~input_o ;
wire \bus_rd_data[17]~input_o ;
wire \bus_rd_data[18]~input_o ;
wire \bus_rd_data[19]~input_o ;
wire \bus_rd_data[20]~input_o ;
wire \bus_rd_data[21]~input_o ;
wire \bus_rd_data[22]~input_o ;
wire \bus_rd_data[23]~input_o ;
wire \bus_rd_data[24]~input_o ;
wire \bus_rd_data[25]~input_o ;
wire \bus_rd_data[26]~input_o ;
wire \bus_rd_data[27]~input_o ;
wire \bus_rd_data[28]~input_o ;
wire \bus_rd_data[29]~input_o ;
wire \bus_rd_data[30]~input_o ;
wire \bus_rd_data[31]~input_o ;
wire \spm_rd_data[0]~input_o ;
wire \spm_rd_data[1]~input_o ;
wire \spm_rd_data[2]~input_o ;
wire \spm_rd_data[3]~input_o ;
wire \spm_rd_data[4]~input_o ;
wire \spm_rd_data[5]~input_o ;
wire \spm_rd_data[6]~input_o ;
wire \spm_rd_data[7]~input_o ;
wire \spm_rd_data[8]~input_o ;
wire \spm_rd_data[9]~input_o ;
wire \spm_rd_data[10]~input_o ;
wire \spm_rd_data[11]~input_o ;
wire \spm_rd_data[12]~input_o ;
wire \spm_rd_data[13]~input_o ;
wire \spm_rd_data[14]~input_o ;
wire \spm_rd_data[15]~input_o ;
wire \spm_rd_data[16]~input_o ;
wire \spm_rd_data[17]~input_o ;
wire \spm_rd_data[18]~input_o ;
wire \spm_rd_data[19]~input_o ;
wire \spm_rd_data[20]~input_o ;
wire \spm_rd_data[21]~input_o ;
wire \spm_rd_data[22]~input_o ;
wire \spm_rd_data[23]~input_o ;
wire \spm_rd_data[24]~input_o ;
wire \spm_rd_data[25]~input_o ;
wire \spm_rd_data[26]~input_o ;
wire \spm_rd_data[27]~input_o ;
wire \spm_rd_data[28]~input_o ;
wire \spm_rd_data[29]~input_o ;
wire \spm_rd_data[30]~input_o ;
wire \spm_rd_data[31]~input_o ;
wire \bus_rdy_~input_o ;
wire \bus_rd_data[0]~input_o ;
wire \bus_grnt_~input_o ;
wire \if_pc[0]~output_o ;
wire \if_pc[1]~output_o ;
wire \if_pc[2]~output_o ;
wire \if_pc[3]~output_o ;
wire \if_pc[4]~output_o ;
wire \if_pc[5]~output_o ;
wire \if_pc[6]~output_o ;
wire \if_pc[7]~output_o ;
wire \if_pc[8]~output_o ;
wire \if_pc[9]~output_o ;
wire \if_pc[10]~output_o ;
wire \if_pc[11]~output_o ;
wire \if_pc[12]~output_o ;
wire \if_pc[13]~output_o ;
wire \if_pc[14]~output_o ;
wire \if_pc[15]~output_o ;
wire \if_pc[16]~output_o ;
wire \if_pc[17]~output_o ;
wire \if_pc[18]~output_o ;
wire \if_pc[19]~output_o ;
wire \if_pc[20]~output_o ;
wire \if_pc[21]~output_o ;
wire \if_pc[22]~output_o ;
wire \if_pc[23]~output_o ;
wire \if_pc[24]~output_o ;
wire \if_pc[25]~output_o ;
wire \if_pc[26]~output_o ;
wire \if_pc[27]~output_o ;
wire \if_pc[28]~output_o ;
wire \if_pc[29]~output_o ;
wire \if_insn[0]~output_o ;
wire \if_insn[1]~output_o ;
wire \if_insn[2]~output_o ;
wire \if_insn[3]~output_o ;
wire \if_insn[4]~output_o ;
wire \if_insn[5]~output_o ;
wire \if_insn[6]~output_o ;
wire \if_insn[7]~output_o ;
wire \if_insn[8]~output_o ;
wire \if_insn[9]~output_o ;
wire \if_insn[10]~output_o ;
wire \if_insn[11]~output_o ;
wire \if_insn[12]~output_o ;
wire \if_insn[13]~output_o ;
wire \if_insn[14]~output_o ;
wire \if_insn[15]~output_o ;
wire \if_insn[16]~output_o ;
wire \if_insn[17]~output_o ;
wire \if_insn[18]~output_o ;
wire \if_insn[19]~output_o ;
wire \if_insn[20]~output_o ;
wire \if_insn[21]~output_o ;
wire \if_insn[22]~output_o ;
wire \if_insn[23]~output_o ;
wire \if_insn[24]~output_o ;
wire \if_insn[25]~output_o ;
wire \if_insn[26]~output_o ;
wire \if_insn[27]~output_o ;
wire \if_insn[28]~output_o ;
wire \if_insn[29]~output_o ;
wire \if_insn[30]~output_o ;
wire \if_insn[31]~output_o ;
wire \if_en~output_o ;
wire \bus_wr_data[0]~output_o ;
wire \bus_wr_data[1]~output_o ;
wire \bus_wr_data[2]~output_o ;
wire \bus_wr_data[3]~output_o ;
wire \bus_wr_data[4]~output_o ;
wire \bus_wr_data[5]~output_o ;
wire \bus_wr_data[6]~output_o ;
wire \bus_wr_data[7]~output_o ;
wire \bus_wr_data[8]~output_o ;
wire \bus_wr_data[9]~output_o ;
wire \bus_wr_data[10]~output_o ;
wire \bus_wr_data[11]~output_o ;
wire \bus_wr_data[12]~output_o ;
wire \bus_wr_data[13]~output_o ;
wire \bus_wr_data[14]~output_o ;
wire \bus_wr_data[15]~output_o ;
wire \bus_wr_data[16]~output_o ;
wire \bus_wr_data[17]~output_o ;
wire \bus_wr_data[18]~output_o ;
wire \bus_wr_data[19]~output_o ;
wire \bus_wr_data[20]~output_o ;
wire \bus_wr_data[21]~output_o ;
wire \bus_wr_data[22]~output_o ;
wire \bus_wr_data[23]~output_o ;
wire \bus_wr_data[24]~output_o ;
wire \bus_wr_data[25]~output_o ;
wire \bus_wr_data[26]~output_o ;
wire \bus_wr_data[27]~output_o ;
wire \bus_wr_data[28]~output_o ;
wire \bus_wr_data[29]~output_o ;
wire \bus_wr_data[30]~output_o ;
wire \bus_wr_data[31]~output_o ;
wire \bus_rw~output_o ;
wire \bus_as_~output_o ;
wire \bus_addr[0]~output_o ;
wire \bus_addr[1]~output_o ;
wire \bus_addr[2]~output_o ;
wire \bus_addr[3]~output_o ;
wire \bus_addr[4]~output_o ;
wire \bus_addr[5]~output_o ;
wire \bus_addr[6]~output_o ;
wire \bus_addr[7]~output_o ;
wire \bus_addr[8]~output_o ;
wire \bus_addr[9]~output_o ;
wire \bus_addr[10]~output_o ;
wire \bus_addr[11]~output_o ;
wire \bus_addr[12]~output_o ;
wire \bus_addr[13]~output_o ;
wire \bus_addr[14]~output_o ;
wire \bus_addr[15]~output_o ;
wire \bus_addr[16]~output_o ;
wire \bus_addr[17]~output_o ;
wire \bus_addr[18]~output_o ;
wire \bus_addr[19]~output_o ;
wire \bus_addr[20]~output_o ;
wire \bus_addr[21]~output_o ;
wire \bus_addr[22]~output_o ;
wire \bus_addr[23]~output_o ;
wire \bus_addr[24]~output_o ;
wire \bus_addr[25]~output_o ;
wire \bus_addr[26]~output_o ;
wire \bus_addr[27]~output_o ;
wire \bus_addr[28]~output_o ;
wire \bus_addr[29]~output_o ;
wire \bus_req_~output_o ;
wire \spm_rw~output_o ;
wire \spm_as_~output_o ;
wire \spm_addr[0]~output_o ;
wire \spm_addr[1]~output_o ;
wire \spm_addr[2]~output_o ;
wire \spm_addr[3]~output_o ;
wire \spm_addr[4]~output_o ;
wire \spm_addr[5]~output_o ;
wire \spm_addr[6]~output_o ;
wire \spm_addr[7]~output_o ;
wire \spm_addr[8]~output_o ;
wire \spm_addr[9]~output_o ;
wire \spm_addr[10]~output_o ;
wire \spm_addr[11]~output_o ;
wire \spm_addr[12]~output_o ;
wire \spm_addr[13]~output_o ;
wire \spm_addr[14]~output_o ;
wire \spm_addr[15]~output_o ;
wire \spm_addr[16]~output_o ;
wire \spm_addr[17]~output_o ;
wire \spm_addr[18]~output_o ;
wire \spm_addr[19]~output_o ;
wire \spm_addr[20]~output_o ;
wire \spm_addr[21]~output_o ;
wire \spm_addr[22]~output_o ;
wire \spm_addr[23]~output_o ;
wire \spm_addr[24]~output_o ;
wire \spm_addr[25]~output_o ;
wire \spm_addr[26]~output_o ;
wire \spm_addr[27]~output_o ;
wire \spm_addr[28]~output_o ;
wire \spm_addr[29]~output_o ;
wire \busy~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \if_reg_0|Add0~0_combout ;
wire \br_taken~input_o ;
wire \br_addr[0]~input_o ;
wire \if_reg_0|Add0~2_combout ;
wire \new_pc[0]~input_o ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \flush~input_o ;
wire \stall~input_o ;
wire \br_addr[1]~input_o ;
wire \if_reg_0|Add0~1 ;
wire \if_reg_0|Add0~3_combout ;
wire \if_reg_0|Add0~5_combout ;
wire \new_pc[1]~input_o ;
wire \br_addr[2]~input_o ;
wire \if_reg_0|Add0~4 ;
wire \if_reg_0|Add0~6_combout ;
wire \if_reg_0|Add0~8_combout ;
wire \new_pc[2]~input_o ;
wire \if_reg_0|Add0~7 ;
wire \if_reg_0|Add0~9_combout ;
wire \br_addr[3]~input_o ;
wire \if_reg_0|Add0~11_combout ;
wire \new_pc[3]~input_o ;
wire \if_reg_0|Add0~10 ;
wire \if_reg_0|Add0~12_combout ;
wire \br_addr[4]~input_o ;
wire \if_reg_0|Add0~14_combout ;
wire \new_pc[4]~input_o ;
wire \br_addr[5]~input_o ;
wire \if_reg_0|Add0~13 ;
wire \if_reg_0|Add0~15_combout ;
wire \if_reg_0|Add0~17_combout ;
wire \new_pc[5]~input_o ;
wire \if_reg_0|Add0~16 ;
wire \if_reg_0|Add0~18_combout ;
wire \br_addr[6]~input_o ;
wire \if_reg_0|Add0~20_combout ;
wire \new_pc[6]~input_o ;
wire \if_reg_0|Add0~19 ;
wire \if_reg_0|Add0~21_combout ;
wire \br_addr[7]~input_o ;
wire \if_reg_0|Add0~23_combout ;
wire \new_pc[7]~input_o ;
wire \br_addr[8]~input_o ;
wire \if_reg_0|Add0~22 ;
wire \if_reg_0|Add0~24_combout ;
wire \if_reg_0|Add0~26_combout ;
wire \new_pc[8]~input_o ;
wire \br_addr[9]~input_o ;
wire \if_reg_0|Add0~25 ;
wire \if_reg_0|Add0~27_combout ;
wire \if_reg_0|Add0~29_combout ;
wire \new_pc[9]~input_o ;
wire \br_addr[10]~input_o ;
wire \if_reg_0|Add0~28 ;
wire \if_reg_0|Add0~30_combout ;
wire \if_reg_0|Add0~32_combout ;
wire \new_pc[10]~input_o ;
wire \br_addr[11]~input_o ;
wire \if_reg_0|Add0~31 ;
wire \if_reg_0|Add0~33_combout ;
wire \if_reg_0|Add0~35_combout ;
wire \new_pc[11]~input_o ;
wire \br_addr[12]~input_o ;
wire \if_reg_0|Add0~34 ;
wire \if_reg_0|Add0~36_combout ;
wire \if_reg_0|Add0~38_combout ;
wire \new_pc[12]~input_o ;
wire \br_addr[13]~input_o ;
wire \if_reg_0|Add0~37 ;
wire \if_reg_0|Add0~39_combout ;
wire \if_reg_0|Add0~41_combout ;
wire \new_pc[13]~input_o ;
wire \br_addr[14]~input_o ;
wire \if_reg_0|Add0~40 ;
wire \if_reg_0|Add0~42_combout ;
wire \if_reg_0|Add0~44_combout ;
wire \new_pc[14]~input_o ;
wire \br_addr[15]~input_o ;
wire \if_reg_0|Add0~43 ;
wire \if_reg_0|Add0~45_combout ;
wire \if_reg_0|Add0~47_combout ;
wire \new_pc[15]~input_o ;
wire \br_addr[16]~input_o ;
wire \if_reg_0|Add0~46 ;
wire \if_reg_0|Add0~48_combout ;
wire \if_reg_0|Add0~50_combout ;
wire \new_pc[16]~input_o ;
wire \br_addr[17]~input_o ;
wire \if_reg_0|Add0~49 ;
wire \if_reg_0|Add0~51_combout ;
wire \if_reg_0|Add0~53_combout ;
wire \new_pc[17]~input_o ;
wire \br_addr[18]~input_o ;
wire \if_reg_0|Add0~52 ;
wire \if_reg_0|Add0~54_combout ;
wire \if_reg_0|Add0~56_combout ;
wire \new_pc[18]~input_o ;
wire \if_reg_0|Add0~55 ;
wire \if_reg_0|Add0~57_combout ;
wire \br_addr[19]~input_o ;
wire \if_reg_0|Add0~59_combout ;
wire \new_pc[19]~input_o ;
wire \br_addr[20]~input_o ;
wire \if_reg_0|Add0~58 ;
wire \if_reg_0|Add0~60_combout ;
wire \if_reg_0|Add0~62_combout ;
wire \new_pc[20]~input_o ;
wire \br_addr[21]~input_o ;
wire \if_reg_0|Add0~61 ;
wire \if_reg_0|Add0~63_combout ;
wire \if_reg_0|Add0~65_combout ;
wire \new_pc[21]~input_o ;
wire \br_addr[22]~input_o ;
wire \if_reg_0|Add0~64 ;
wire \if_reg_0|Add0~66_combout ;
wire \if_reg_0|Add0~68_combout ;
wire \new_pc[22]~input_o ;
wire \br_addr[23]~input_o ;
wire \if_reg_0|Add0~67 ;
wire \if_reg_0|Add0~69_combout ;
wire \if_reg_0|Add0~71_combout ;
wire \new_pc[23]~input_o ;
wire \br_addr[24]~input_o ;
wire \if_reg_0|Add0~70 ;
wire \if_reg_0|Add0~72_combout ;
wire \if_reg_0|Add0~74_combout ;
wire \new_pc[24]~input_o ;
wire \br_addr[25]~input_o ;
wire \if_reg_0|Add0~73 ;
wire \if_reg_0|Add0~75_combout ;
wire \if_reg_0|Add0~77_combout ;
wire \new_pc[25]~input_o ;
wire \br_addr[26]~input_o ;
wire \if_reg_0|Add0~76 ;
wire \if_reg_0|Add0~78_combout ;
wire \if_reg_0|Add0~80_combout ;
wire \new_pc[26]~input_o ;
wire \br_addr[27]~input_o ;
wire \if_reg_0|Add0~79 ;
wire \if_reg_0|Add0~81_combout ;
wire \if_reg_0|Add0~83_combout ;
wire \new_pc[27]~input_o ;
wire \if_reg_0|Add0~82 ;
wire \if_reg_0|Add0~84_combout ;
wire \br_addr[28]~input_o ;
wire \if_reg_0|Add0~86_combout ;
wire \new_pc[28]~input_o ;
wire \br_addr[29]~input_o ;
wire \if_reg_0|Add0~85 ;
wire \if_reg_0|Add0~87_combout ;
wire \if_reg_0|Add0~89_combout ;
wire \new_pc[29]~input_o ;
wire \if_reg_0|if_en~0_combout ;
wire \if_reg_0|if_en~q ;
wire [29:0] \if_reg_0|if_pc ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X41_Y25_N16
cycloneive_io_obuf \if_pc[0]~output (
	.i(\if_reg_0|if_pc [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[0]~output .bus_hold = "false";
defparam \if_pc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N2
cycloneive_io_obuf \if_pc[1]~output (
	.i(\if_reg_0|if_pc [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[1]~output .bus_hold = "false";
defparam \if_pc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N16
cycloneive_io_obuf \if_pc[2]~output (
	.i(\if_reg_0|if_pc [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[2]~output .bus_hold = "false";
defparam \if_pc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N23
cycloneive_io_obuf \if_pc[3]~output (
	.i(\if_reg_0|if_pc [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[3]~output .bus_hold = "false";
defparam \if_pc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \if_pc[4]~output (
	.i(\if_reg_0|if_pc [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[4]~output .bus_hold = "false";
defparam \if_pc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cycloneive_io_obuf \if_pc[5]~output (
	.i(\if_reg_0|if_pc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[5]~output .bus_hold = "false";
defparam \if_pc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N9
cycloneive_io_obuf \if_pc[6]~output (
	.i(\if_reg_0|if_pc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[6]~output .bus_hold = "false";
defparam \if_pc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N9
cycloneive_io_obuf \if_pc[7]~output (
	.i(\if_reg_0|if_pc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[7]~output .bus_hold = "false";
defparam \if_pc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \if_pc[8]~output (
	.i(\if_reg_0|if_pc [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[8]~output .bus_hold = "false";
defparam \if_pc[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \if_pc[9]~output (
	.i(\if_reg_0|if_pc [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[9]~output .bus_hold = "false";
defparam \if_pc[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N9
cycloneive_io_obuf \if_pc[10]~output (
	.i(\if_reg_0|if_pc [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[10]~output .bus_hold = "false";
defparam \if_pc[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N16
cycloneive_io_obuf \if_pc[11]~output (
	.i(\if_reg_0|if_pc [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[11]~output .bus_hold = "false";
defparam \if_pc[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N9
cycloneive_io_obuf \if_pc[12]~output (
	.i(\if_reg_0|if_pc [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[12]~output .bus_hold = "false";
defparam \if_pc[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y2_N9
cycloneive_io_obuf \if_pc[13]~output (
	.i(\if_reg_0|if_pc [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[13]~output .bus_hold = "false";
defparam \if_pc[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N16
cycloneive_io_obuf \if_pc[14]~output (
	.i(\if_reg_0|if_pc [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[14]~output .bus_hold = "false";
defparam \if_pc[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N2
cycloneive_io_obuf \if_pc[15]~output (
	.i(\if_reg_0|if_pc [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[15]~output .bus_hold = "false";
defparam \if_pc[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N9
cycloneive_io_obuf \if_pc[16]~output (
	.i(\if_reg_0|if_pc [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[16]~output .bus_hold = "false";
defparam \if_pc[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N23
cycloneive_io_obuf \if_pc[17]~output (
	.i(\if_reg_0|if_pc [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[17]~output .bus_hold = "false";
defparam \if_pc[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N23
cycloneive_io_obuf \if_pc[18]~output (
	.i(\if_reg_0|if_pc [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[18]~output .bus_hold = "false";
defparam \if_pc[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N9
cycloneive_io_obuf \if_pc[19]~output (
	.i(\if_reg_0|if_pc [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[19]~output .bus_hold = "false";
defparam \if_pc[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N9
cycloneive_io_obuf \if_pc[20]~output (
	.i(\if_reg_0|if_pc [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[20]~output .bus_hold = "false";
defparam \if_pc[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N2
cycloneive_io_obuf \if_pc[21]~output (
	.i(\if_reg_0|if_pc [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[21]~output .bus_hold = "false";
defparam \if_pc[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \if_pc[22]~output (
	.i(\if_reg_0|if_pc [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[22]~output .bus_hold = "false";
defparam \if_pc[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N9
cycloneive_io_obuf \if_pc[23]~output (
	.i(\if_reg_0|if_pc [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[23]~output .bus_hold = "false";
defparam \if_pc[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y4_N9
cycloneive_io_obuf \if_pc[24]~output (
	.i(\if_reg_0|if_pc [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[24]~output .bus_hold = "false";
defparam \if_pc[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneive_io_obuf \if_pc[25]~output (
	.i(\if_reg_0|if_pc [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[25]~output .bus_hold = "false";
defparam \if_pc[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N23
cycloneive_io_obuf \if_pc[26]~output (
	.i(\if_reg_0|if_pc [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[26]~output .bus_hold = "false";
defparam \if_pc[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N23
cycloneive_io_obuf \if_pc[27]~output (
	.i(\if_reg_0|if_pc [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[27]~output .bus_hold = "false";
defparam \if_pc[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N23
cycloneive_io_obuf \if_pc[28]~output (
	.i(\if_reg_0|if_pc [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[28]~output .bus_hold = "false";
defparam \if_pc[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \if_pc[29]~output (
	.i(\if_reg_0|if_pc [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_pc[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_pc[29]~output .bus_hold = "false";
defparam \if_pc[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \if_insn[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[0]~output .bus_hold = "false";
defparam \if_insn[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N30
cycloneive_io_obuf \if_insn[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[1]~output .bus_hold = "false";
defparam \if_insn[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
cycloneive_io_obuf \if_insn[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[2]~output .bus_hold = "false";
defparam \if_insn[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N16
cycloneive_io_obuf \if_insn[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[3]~output .bus_hold = "false";
defparam \if_insn[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \if_insn[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[4]~output .bus_hold = "false";
defparam \if_insn[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneive_io_obuf \if_insn[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[5]~output .bus_hold = "false";
defparam \if_insn[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \if_insn[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[6]~output .bus_hold = "false";
defparam \if_insn[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \if_insn[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[7]~output .bus_hold = "false";
defparam \if_insn[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
cycloneive_io_obuf \if_insn[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[8]~output .bus_hold = "false";
defparam \if_insn[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \if_insn[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[9]~output .bus_hold = "false";
defparam \if_insn[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N16
cycloneive_io_obuf \if_insn[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[10]~output .bus_hold = "false";
defparam \if_insn[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \if_insn[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[11]~output .bus_hold = "false";
defparam \if_insn[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N9
cycloneive_io_obuf \if_insn[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[12]~output .bus_hold = "false";
defparam \if_insn[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \if_insn[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[13]~output .bus_hold = "false";
defparam \if_insn[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \if_insn[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[14]~output .bus_hold = "false";
defparam \if_insn[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \if_insn[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[15]~output .bus_hold = "false";
defparam \if_insn[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \if_insn[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[16]~output .bus_hold = "false";
defparam \if_insn[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \if_insn[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[17]~output .bus_hold = "false";
defparam \if_insn[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N16
cycloneive_io_obuf \if_insn[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[18]~output .bus_hold = "false";
defparam \if_insn[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \if_insn[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[19]~output .bus_hold = "false";
defparam \if_insn[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N30
cycloneive_io_obuf \if_insn[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[20]~output .bus_hold = "false";
defparam \if_insn[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N30
cycloneive_io_obuf \if_insn[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[21]~output .bus_hold = "false";
defparam \if_insn[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N30
cycloneive_io_obuf \if_insn[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[22]~output .bus_hold = "false";
defparam \if_insn[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N23
cycloneive_io_obuf \if_insn[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[23]~output .bus_hold = "false";
defparam \if_insn[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \if_insn[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[24]~output .bus_hold = "false";
defparam \if_insn[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \if_insn[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[25]~output .bus_hold = "false";
defparam \if_insn[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N16
cycloneive_io_obuf \if_insn[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[26]~output .bus_hold = "false";
defparam \if_insn[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \if_insn[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[27]~output .bus_hold = "false";
defparam \if_insn[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N2
cycloneive_io_obuf \if_insn[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[28]~output .bus_hold = "false";
defparam \if_insn[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneive_io_obuf \if_insn[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[29]~output .bus_hold = "false";
defparam \if_insn[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \if_insn[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[30]~output .bus_hold = "false";
defparam \if_insn[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N16
cycloneive_io_obuf \if_insn[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_insn[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \if_insn[31]~output .bus_hold = "false";
defparam \if_insn[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y6_N16
cycloneive_io_obuf \if_en~output (
	.i(\if_reg_0|if_en~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_en~output_o ),
	.obar());
// synopsys translate_off
defparam \if_en~output .bus_hold = "false";
defparam \if_en~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N30
cycloneive_io_obuf \bus_wr_data[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[0]~output .bus_hold = "false";
defparam \bus_wr_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneive_io_obuf \bus_wr_data[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[1]~output .bus_hold = "false";
defparam \bus_wr_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \bus_wr_data[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[2]~output .bus_hold = "false";
defparam \bus_wr_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \bus_wr_data[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[3]~output .bus_hold = "false";
defparam \bus_wr_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \bus_wr_data[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[4]~output .bus_hold = "false";
defparam \bus_wr_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N23
cycloneive_io_obuf \bus_wr_data[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[5]~output .bus_hold = "false";
defparam \bus_wr_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
cycloneive_io_obuf \bus_wr_data[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[6]~output .bus_hold = "false";
defparam \bus_wr_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N2
cycloneive_io_obuf \bus_wr_data[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[7]~output .bus_hold = "false";
defparam \bus_wr_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N30
cycloneive_io_obuf \bus_wr_data[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[8]~output .bus_hold = "false";
defparam \bus_wr_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N2
cycloneive_io_obuf \bus_wr_data[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[9]~output .bus_hold = "false";
defparam \bus_wr_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N9
cycloneive_io_obuf \bus_wr_data[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[10]~output .bus_hold = "false";
defparam \bus_wr_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N30
cycloneive_io_obuf \bus_wr_data[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[11]~output .bus_hold = "false";
defparam \bus_wr_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N30
cycloneive_io_obuf \bus_wr_data[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[12]~output .bus_hold = "false";
defparam \bus_wr_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \bus_wr_data[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[13]~output .bus_hold = "false";
defparam \bus_wr_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
cycloneive_io_obuf \bus_wr_data[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[14]~output .bus_hold = "false";
defparam \bus_wr_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N30
cycloneive_io_obuf \bus_wr_data[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[15]~output .bus_hold = "false";
defparam \bus_wr_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \bus_wr_data[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[16]~output .bus_hold = "false";
defparam \bus_wr_data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N2
cycloneive_io_obuf \bus_wr_data[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[17]~output .bus_hold = "false";
defparam \bus_wr_data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \bus_wr_data[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[18]~output .bus_hold = "false";
defparam \bus_wr_data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneive_io_obuf \bus_wr_data[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[19]~output .bus_hold = "false";
defparam \bus_wr_data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \bus_wr_data[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[20]~output .bus_hold = "false";
defparam \bus_wr_data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N2
cycloneive_io_obuf \bus_wr_data[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[21]~output .bus_hold = "false";
defparam \bus_wr_data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N23
cycloneive_io_obuf \bus_wr_data[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[22]~output .bus_hold = "false";
defparam \bus_wr_data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneive_io_obuf \bus_wr_data[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[23]~output .bus_hold = "false";
defparam \bus_wr_data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \bus_wr_data[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[24]~output .bus_hold = "false";
defparam \bus_wr_data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \bus_wr_data[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[25]~output .bus_hold = "false";
defparam \bus_wr_data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \bus_wr_data[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[26]~output .bus_hold = "false";
defparam \bus_wr_data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \bus_wr_data[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[27]~output .bus_hold = "false";
defparam \bus_wr_data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneive_io_obuf \bus_wr_data[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[28]~output .bus_hold = "false";
defparam \bus_wr_data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N9
cycloneive_io_obuf \bus_wr_data[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[29]~output .bus_hold = "false";
defparam \bus_wr_data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \bus_wr_data[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[30]~output .bus_hold = "false";
defparam \bus_wr_data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y29_N30
cycloneive_io_obuf \bus_wr_data[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[31]~output .bus_hold = "false";
defparam \bus_wr_data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \bus_rw~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_rw~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_rw~output .bus_hold = "false";
defparam \bus_rw~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \bus_as_~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_as_~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_as_~output .bus_hold = "false";
defparam \bus_as_~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
cycloneive_io_obuf \bus_addr[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[0]~output .bus_hold = "false";
defparam \bus_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cycloneive_io_obuf \bus_addr[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[1]~output .bus_hold = "false";
defparam \bus_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N9
cycloneive_io_obuf \bus_addr[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[2]~output .bus_hold = "false";
defparam \bus_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N9
cycloneive_io_obuf \bus_addr[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[3]~output .bus_hold = "false";
defparam \bus_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \bus_addr[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[4]~output .bus_hold = "false";
defparam \bus_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
cycloneive_io_obuf \bus_addr[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[5]~output .bus_hold = "false";
defparam \bus_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cycloneive_io_obuf \bus_addr[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[6]~output .bus_hold = "false";
defparam \bus_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \bus_addr[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[7]~output .bus_hold = "false";
defparam \bus_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N16
cycloneive_io_obuf \bus_addr[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[8]~output .bus_hold = "false";
defparam \bus_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N23
cycloneive_io_obuf \bus_addr[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[9]~output .bus_hold = "false";
defparam \bus_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \bus_addr[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[10]~output .bus_hold = "false";
defparam \bus_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \bus_addr[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[11]~output .bus_hold = "false";
defparam \bus_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N30
cycloneive_io_obuf \bus_addr[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[12]~output .bus_hold = "false";
defparam \bus_addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N16
cycloneive_io_obuf \bus_addr[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[13]~output .bus_hold = "false";
defparam \bus_addr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
cycloneive_io_obuf \bus_addr[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[14]~output .bus_hold = "false";
defparam \bus_addr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
cycloneive_io_obuf \bus_addr[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[15]~output .bus_hold = "false";
defparam \bus_addr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \bus_addr[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[16]~output .bus_hold = "false";
defparam \bus_addr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N9
cycloneive_io_obuf \bus_addr[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[17]~output .bus_hold = "false";
defparam \bus_addr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N2
cycloneive_io_obuf \bus_addr[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[18]~output .bus_hold = "false";
defparam \bus_addr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N9
cycloneive_io_obuf \bus_addr[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[19]~output .bus_hold = "false";
defparam \bus_addr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \bus_addr[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[20]~output .bus_hold = "false";
defparam \bus_addr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N9
cycloneive_io_obuf \bus_addr[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[21]~output .bus_hold = "false";
defparam \bus_addr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneive_io_obuf \bus_addr[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[22]~output .bus_hold = "false";
defparam \bus_addr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N16
cycloneive_io_obuf \bus_addr[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[23]~output .bus_hold = "false";
defparam \bus_addr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N2
cycloneive_io_obuf \bus_addr[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[24]~output .bus_hold = "false";
defparam \bus_addr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N16
cycloneive_io_obuf \bus_addr[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[25]~output .bus_hold = "false";
defparam \bus_addr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
cycloneive_io_obuf \bus_addr[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[26]~output .bus_hold = "false";
defparam \bus_addr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \bus_addr[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[27]~output .bus_hold = "false";
defparam \bus_addr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneive_io_obuf \bus_addr[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[28]~output .bus_hold = "false";
defparam \bus_addr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \bus_addr[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[29]~output .bus_hold = "false";
defparam \bus_addr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cycloneive_io_obuf \bus_req_~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_req_~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_req_~output .bus_hold = "false";
defparam \bus_req_~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \spm_rw~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_rw~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_rw~output .bus_hold = "false";
defparam \spm_rw~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \spm_as_~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_as_~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_as_~output .bus_hold = "false";
defparam \spm_as_~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N9
cycloneive_io_obuf \spm_addr[0]~output (
	.i(\if_reg_0|if_pc [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[0]~output .bus_hold = "false";
defparam \spm_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N2
cycloneive_io_obuf \spm_addr[1]~output (
	.i(\if_reg_0|if_pc [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[1]~output .bus_hold = "false";
defparam \spm_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N9
cycloneive_io_obuf \spm_addr[2]~output (
	.i(\if_reg_0|if_pc [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[2]~output .bus_hold = "false";
defparam \spm_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N2
cycloneive_io_obuf \spm_addr[3]~output (
	.i(\if_reg_0|if_pc [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[3]~output .bus_hold = "false";
defparam \spm_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \spm_addr[4]~output (
	.i(\if_reg_0|if_pc [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[4]~output .bus_hold = "false";
defparam \spm_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N23
cycloneive_io_obuf \spm_addr[5]~output (
	.i(\if_reg_0|if_pc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[5]~output .bus_hold = "false";
defparam \spm_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N23
cycloneive_io_obuf \spm_addr[6]~output (
	.i(\if_reg_0|if_pc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[6]~output .bus_hold = "false";
defparam \spm_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N16
cycloneive_io_obuf \spm_addr[7]~output (
	.i(\if_reg_0|if_pc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[7]~output .bus_hold = "false";
defparam \spm_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \spm_addr[8]~output (
	.i(\if_reg_0|if_pc [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[8]~output .bus_hold = "false";
defparam \spm_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \spm_addr[9]~output (
	.i(\if_reg_0|if_pc [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[9]~output .bus_hold = "false";
defparam \spm_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N16
cycloneive_io_obuf \spm_addr[10]~output (
	.i(\if_reg_0|if_pc [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[10]~output .bus_hold = "false";
defparam \spm_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N9
cycloneive_io_obuf \spm_addr[11]~output (
	.i(\if_reg_0|if_pc [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[11]~output .bus_hold = "false";
defparam \spm_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N16
cycloneive_io_obuf \spm_addr[12]~output (
	.i(\if_reg_0|if_pc [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[12]~output .bus_hold = "false";
defparam \spm_addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N23
cycloneive_io_obuf \spm_addr[13]~output (
	.i(\if_reg_0|if_pc [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[13]~output .bus_hold = "false";
defparam \spm_addr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N2
cycloneive_io_obuf \spm_addr[14]~output (
	.i(\if_reg_0|if_pc [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[14]~output .bus_hold = "false";
defparam \spm_addr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N9
cycloneive_io_obuf \spm_addr[15]~output (
	.i(\if_reg_0|if_pc [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[15]~output .bus_hold = "false";
defparam \spm_addr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N30
cycloneive_io_obuf \spm_addr[16]~output (
	.i(\if_reg_0|if_pc [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[16]~output .bus_hold = "false";
defparam \spm_addr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N23
cycloneive_io_obuf \spm_addr[17]~output (
	.i(\if_reg_0|if_pc [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[17]~output .bus_hold = "false";
defparam \spm_addr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N30
cycloneive_io_obuf \spm_addr[18]~output (
	.i(\if_reg_0|if_pc [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[18]~output .bus_hold = "false";
defparam \spm_addr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N23
cycloneive_io_obuf \spm_addr[19]~output (
	.i(\if_reg_0|if_pc [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[19]~output .bus_hold = "false";
defparam \spm_addr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneive_io_obuf \spm_addr[20]~output (
	.i(\if_reg_0|if_pc [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[20]~output .bus_hold = "false";
defparam \spm_addr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N23
cycloneive_io_obuf \spm_addr[21]~output (
	.i(\if_reg_0|if_pc [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[21]~output .bus_hold = "false";
defparam \spm_addr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneive_io_obuf \spm_addr[22]~output (
	.i(\if_reg_0|if_pc [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[22]~output .bus_hold = "false";
defparam \spm_addr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N16
cycloneive_io_obuf \spm_addr[23]~output (
	.i(\if_reg_0|if_pc [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[23]~output .bus_hold = "false";
defparam \spm_addr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N2
cycloneive_io_obuf \spm_addr[24]~output (
	.i(\if_reg_0|if_pc [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[24]~output .bus_hold = "false";
defparam \spm_addr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N16
cycloneive_io_obuf \spm_addr[25]~output (
	.i(\if_reg_0|if_pc [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[25]~output .bus_hold = "false";
defparam \spm_addr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N30
cycloneive_io_obuf \spm_addr[26]~output (
	.i(\if_reg_0|if_pc [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[26]~output .bus_hold = "false";
defparam \spm_addr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y2_N2
cycloneive_io_obuf \spm_addr[27]~output (
	.i(\if_reg_0|if_pc [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[27]~output .bus_hold = "false";
defparam \spm_addr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N2
cycloneive_io_obuf \spm_addr[28]~output (
	.i(\if_reg_0|if_pc [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[28]~output .bus_hold = "false";
defparam \spm_addr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \spm_addr[29]~output (
	.i(\if_reg_0|if_pc [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[29]~output .bus_hold = "false";
defparam \spm_addr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \busy~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busy~output_o ),
	.obar());
// synopsys translate_off
defparam \busy~output .bus_hold = "false";
defparam \busy~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N2
cycloneive_lcell_comb \if_reg_0|Add0~0 (
// Equation(s):
// \if_reg_0|Add0~0_combout  = \if_reg_0|if_pc [0] $ (VCC)
// \if_reg_0|Add0~1  = CARRY(\if_reg_0|if_pc [0])

	.dataa(\if_reg_0|if_pc [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\if_reg_0|Add0~0_combout ),
	.cout(\if_reg_0|Add0~1 ));
// synopsys translate_off
defparam \if_reg_0|Add0~0 .lut_mask = 16'h55AA;
defparam \if_reg_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y11_N1
cycloneive_io_ibuf \br_taken~input (
	.i(br_taken),
	.ibar(gnd),
	.o(\br_taken~input_o ));
// synopsys translate_off
defparam \br_taken~input .bus_hold = "false";
defparam \br_taken~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y21_N22
cycloneive_io_ibuf \br_addr[0]~input (
	.i(br_addr[0]),
	.ibar(gnd),
	.o(\br_addr[0]~input_o ));
// synopsys translate_off
defparam \br_addr[0]~input .bus_hold = "false";
defparam \br_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N20
cycloneive_lcell_comb \if_reg_0|Add0~2 (
// Equation(s):
// \if_reg_0|Add0~2_combout  = (\br_taken~input_o  & ((\br_addr[0]~input_o ))) # (!\br_taken~input_o  & (\if_reg_0|Add0~0_combout ))

	.dataa(\if_reg_0|Add0~0_combout ),
	.datab(\br_taken~input_o ),
	.datac(gnd),
	.datad(\br_addr[0]~input_o ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~2 .lut_mask = 16'hEE22;
defparam \if_reg_0|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y13_N1
cycloneive_io_ibuf \new_pc[0]~input (
	.i(new_pc[0]),
	.ibar(gnd),
	.o(\new_pc[0]~input_o ));
// synopsys translate_off
defparam \new_pc[0]~input .bus_hold = "false";
defparam \new_pc[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X41_Y14_N15
cycloneive_io_ibuf \flush~input (
	.i(flush),
	.ibar(gnd),
	.o(\flush~input_o ));
// synopsys translate_off
defparam \flush~input .bus_hold = "false";
defparam \flush~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y14_N1
cycloneive_io_ibuf \stall~input (
	.i(stall),
	.ibar(gnd),
	.o(\stall~input_o ));
// synopsys translate_off
defparam \stall~input .bus_hold = "false";
defparam \stall~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y13_N21
dffeas \if_reg_0|if_pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~2_combout ),
	.asdata(\new_pc[0]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[0] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N15
cycloneive_io_ibuf \br_addr[1]~input (
	.i(br_addr[1]),
	.ibar(gnd),
	.o(\br_addr[1]~input_o ));
// synopsys translate_off
defparam \br_addr[1]~input .bus_hold = "false";
defparam \br_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N4
cycloneive_lcell_comb \if_reg_0|Add0~3 (
// Equation(s):
// \if_reg_0|Add0~3_combout  = (\if_reg_0|if_pc [1] & (!\if_reg_0|Add0~1 )) # (!\if_reg_0|if_pc [1] & ((\if_reg_0|Add0~1 ) # (GND)))
// \if_reg_0|Add0~4  = CARRY((!\if_reg_0|Add0~1 ) # (!\if_reg_0|if_pc [1]))

	.dataa(gnd),
	.datab(\if_reg_0|if_pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~1 ),
	.combout(\if_reg_0|Add0~3_combout ),
	.cout(\if_reg_0|Add0~4 ));
// synopsys translate_off
defparam \if_reg_0|Add0~3 .lut_mask = 16'h3C3F;
defparam \if_reg_0|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N0
cycloneive_lcell_comb \if_reg_0|Add0~5 (
// Equation(s):
// \if_reg_0|Add0~5_combout  = (\br_taken~input_o  & (\br_addr[1]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~3_combout )))

	.dataa(\br_addr[1]~input_o ),
	.datab(\if_reg_0|Add0~3_combout ),
	.datac(gnd),
	.datad(\br_taken~input_o ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~5 .lut_mask = 16'hAACC;
defparam \if_reg_0|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y10_N8
cycloneive_io_ibuf \new_pc[1]~input (
	.i(new_pc[1]),
	.ibar(gnd),
	.o(\new_pc[1]~input_o ));
// synopsys translate_off
defparam \new_pc[1]~input .bus_hold = "false";
defparam \new_pc[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y13_N1
dffeas \if_reg_0|if_pc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~5_combout ),
	.asdata(\new_pc[1]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[1] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y19_N22
cycloneive_io_ibuf \br_addr[2]~input (
	.i(br_addr[2]),
	.ibar(gnd),
	.o(\br_addr[2]~input_o ));
// synopsys translate_off
defparam \br_addr[2]~input .bus_hold = "false";
defparam \br_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N6
cycloneive_lcell_comb \if_reg_0|Add0~6 (
// Equation(s):
// \if_reg_0|Add0~6_combout  = (\if_reg_0|if_pc [2] & (\if_reg_0|Add0~4  $ (GND))) # (!\if_reg_0|if_pc [2] & (!\if_reg_0|Add0~4  & VCC))
// \if_reg_0|Add0~7  = CARRY((\if_reg_0|if_pc [2] & !\if_reg_0|Add0~4 ))

	.dataa(gnd),
	.datab(\if_reg_0|if_pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~4 ),
	.combout(\if_reg_0|Add0~6_combout ),
	.cout(\if_reg_0|Add0~7 ));
// synopsys translate_off
defparam \if_reg_0|Add0~6 .lut_mask = 16'hC30C;
defparam \if_reg_0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N18
cycloneive_lcell_comb \if_reg_0|Add0~8 (
// Equation(s):
// \if_reg_0|Add0~8_combout  = (\br_taken~input_o  & (\br_addr[2]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~6_combout )))

	.dataa(\br_addr[2]~input_o ),
	.datab(\br_taken~input_o ),
	.datac(gnd),
	.datad(\if_reg_0|Add0~6_combout ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~8 .lut_mask = 16'hBB88;
defparam \if_reg_0|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y13_N15
cycloneive_io_ibuf \new_pc[2]~input (
	.i(new_pc[2]),
	.ibar(gnd),
	.o(\new_pc[2]~input_o ));
// synopsys translate_off
defparam \new_pc[2]~input .bus_hold = "false";
defparam \new_pc[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y13_N19
dffeas \if_reg_0|if_pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~8_combout ),
	.asdata(\new_pc[2]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[2] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N8
cycloneive_lcell_comb \if_reg_0|Add0~9 (
// Equation(s):
// \if_reg_0|Add0~9_combout  = (\if_reg_0|if_pc [3] & (!\if_reg_0|Add0~7 )) # (!\if_reg_0|if_pc [3] & ((\if_reg_0|Add0~7 ) # (GND)))
// \if_reg_0|Add0~10  = CARRY((!\if_reg_0|Add0~7 ) # (!\if_reg_0|if_pc [3]))

	.dataa(gnd),
	.datab(\if_reg_0|if_pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~7 ),
	.combout(\if_reg_0|Add0~9_combout ),
	.cout(\if_reg_0|Add0~10 ));
// synopsys translate_off
defparam \if_reg_0|Add0~9 .lut_mask = 16'h3C3F;
defparam \if_reg_0|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X41_Y21_N15
cycloneive_io_ibuf \br_addr[3]~input (
	.i(br_addr[3]),
	.ibar(gnd),
	.o(\br_addr[3]~input_o ));
// synopsys translate_off
defparam \br_addr[3]~input .bus_hold = "false";
defparam \br_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N28
cycloneive_lcell_comb \if_reg_0|Add0~11 (
// Equation(s):
// \if_reg_0|Add0~11_combout  = (\br_taken~input_o  & ((\br_addr[3]~input_o ))) # (!\br_taken~input_o  & (\if_reg_0|Add0~9_combout ))

	.dataa(\if_reg_0|Add0~9_combout ),
	.datab(\br_taken~input_o ),
	.datac(gnd),
	.datad(\br_addr[3]~input_o ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~11 .lut_mask = 16'hEE22;
defparam \if_reg_0|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N8
cycloneive_io_ibuf \new_pc[3]~input (
	.i(new_pc[3]),
	.ibar(gnd),
	.o(\new_pc[3]~input_o ));
// synopsys translate_off
defparam \new_pc[3]~input .bus_hold = "false";
defparam \new_pc[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y13_N29
dffeas \if_reg_0|if_pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~11_combout ),
	.asdata(\new_pc[3]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[3] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N10
cycloneive_lcell_comb \if_reg_0|Add0~12 (
// Equation(s):
// \if_reg_0|Add0~12_combout  = (\if_reg_0|if_pc [4] & (\if_reg_0|Add0~10  $ (GND))) # (!\if_reg_0|if_pc [4] & (!\if_reg_0|Add0~10  & VCC))
// \if_reg_0|Add0~13  = CARRY((\if_reg_0|if_pc [4] & !\if_reg_0|Add0~10 ))

	.dataa(\if_reg_0|if_pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~10 ),
	.combout(\if_reg_0|Add0~12_combout ),
	.cout(\if_reg_0|Add0~13 ));
// synopsys translate_off
defparam \if_reg_0|Add0~12 .lut_mask = 16'hA50A;
defparam \if_reg_0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N1
cycloneive_io_ibuf \br_addr[4]~input (
	.i(br_addr[4]),
	.ibar(gnd),
	.o(\br_addr[4]~input_o ));
// synopsys translate_off
defparam \br_addr[4]~input .bus_hold = "false";
defparam \br_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N0
cycloneive_lcell_comb \if_reg_0|Add0~14 (
// Equation(s):
// \if_reg_0|Add0~14_combout  = (\br_taken~input_o  & ((\br_addr[4]~input_o ))) # (!\br_taken~input_o  & (\if_reg_0|Add0~12_combout ))

	.dataa(\br_taken~input_o ),
	.datab(\if_reg_0|Add0~12_combout ),
	.datac(gnd),
	.datad(\br_addr[4]~input_o ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~14 .lut_mask = 16'hEE44;
defparam \if_reg_0|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y10_N15
cycloneive_io_ibuf \new_pc[4]~input (
	.i(new_pc[4]),
	.ibar(gnd),
	.o(\new_pc[4]~input_o ));
// synopsys translate_off
defparam \new_pc[4]~input .bus_hold = "false";
defparam \new_pc[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y13_N1
dffeas \if_reg_0|if_pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~14_combout ),
	.asdata(\new_pc[4]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[4] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N15
cycloneive_io_ibuf \br_addr[5]~input (
	.i(br_addr[5]),
	.ibar(gnd),
	.o(\br_addr[5]~input_o ));
// synopsys translate_off
defparam \br_addr[5]~input .bus_hold = "false";
defparam \br_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N12
cycloneive_lcell_comb \if_reg_0|Add0~15 (
// Equation(s):
// \if_reg_0|Add0~15_combout  = (\if_reg_0|if_pc [5] & (!\if_reg_0|Add0~13 )) # (!\if_reg_0|if_pc [5] & ((\if_reg_0|Add0~13 ) # (GND)))
// \if_reg_0|Add0~16  = CARRY((!\if_reg_0|Add0~13 ) # (!\if_reg_0|if_pc [5]))

	.dataa(gnd),
	.datab(\if_reg_0|if_pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~13 ),
	.combout(\if_reg_0|Add0~15_combout ),
	.cout(\if_reg_0|Add0~16 ));
// synopsys translate_off
defparam \if_reg_0|Add0~15 .lut_mask = 16'h3C3F;
defparam \if_reg_0|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N22
cycloneive_lcell_comb \if_reg_0|Add0~17 (
// Equation(s):
// \if_reg_0|Add0~17_combout  = (\br_taken~input_o  & (\br_addr[5]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~15_combout )))

	.dataa(\br_addr[5]~input_o ),
	.datab(\br_taken~input_o ),
	.datac(gnd),
	.datad(\if_reg_0|Add0~15_combout ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~17 .lut_mask = 16'hBB88;
defparam \if_reg_0|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y18_N22
cycloneive_io_ibuf \new_pc[5]~input (
	.i(new_pc[5]),
	.ibar(gnd),
	.o(\new_pc[5]~input_o ));
// synopsys translate_off
defparam \new_pc[5]~input .bus_hold = "false";
defparam \new_pc[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y13_N23
dffeas \if_reg_0|if_pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~17_combout ),
	.asdata(\new_pc[5]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[5] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N14
cycloneive_lcell_comb \if_reg_0|Add0~18 (
// Equation(s):
// \if_reg_0|Add0~18_combout  = (\if_reg_0|if_pc [6] & (\if_reg_0|Add0~16  $ (GND))) # (!\if_reg_0|if_pc [6] & (!\if_reg_0|Add0~16  & VCC))
// \if_reg_0|Add0~19  = CARRY((\if_reg_0|if_pc [6] & !\if_reg_0|Add0~16 ))

	.dataa(gnd),
	.datab(\if_reg_0|if_pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~16 ),
	.combout(\if_reg_0|Add0~18_combout ),
	.cout(\if_reg_0|Add0~19 ));
// synopsys translate_off
defparam \if_reg_0|Add0~18 .lut_mask = 16'hC30C;
defparam \if_reg_0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X41_Y17_N1
cycloneive_io_ibuf \br_addr[6]~input (
	.i(br_addr[6]),
	.ibar(gnd),
	.o(\br_addr[6]~input_o ));
// synopsys translate_off
defparam \br_addr[6]~input .bus_hold = "false";
defparam \br_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N8
cycloneive_lcell_comb \if_reg_0|Add0~20 (
// Equation(s):
// \if_reg_0|Add0~20_combout  = (\br_taken~input_o  & ((\br_addr[6]~input_o ))) # (!\br_taken~input_o  & (\if_reg_0|Add0~18_combout ))

	.dataa(\if_reg_0|Add0~18_combout ),
	.datab(\br_taken~input_o ),
	.datac(gnd),
	.datad(\br_addr[6]~input_o ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~20 .lut_mask = 16'hEE22;
defparam \if_reg_0|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y7_N15
cycloneive_io_ibuf \new_pc[6]~input (
	.i(new_pc[6]),
	.ibar(gnd),
	.o(\new_pc[6]~input_o ));
// synopsys translate_off
defparam \new_pc[6]~input .bus_hold = "false";
defparam \new_pc[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y13_N9
dffeas \if_reg_0|if_pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~20_combout ),
	.asdata(\new_pc[6]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[6] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N16
cycloneive_lcell_comb \if_reg_0|Add0~21 (
// Equation(s):
// \if_reg_0|Add0~21_combout  = (\if_reg_0|if_pc [7] & (!\if_reg_0|Add0~19 )) # (!\if_reg_0|if_pc [7] & ((\if_reg_0|Add0~19 ) # (GND)))
// \if_reg_0|Add0~22  = CARRY((!\if_reg_0|Add0~19 ) # (!\if_reg_0|if_pc [7]))

	.dataa(\if_reg_0|if_pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~19 ),
	.combout(\if_reg_0|Add0~21_combout ),
	.cout(\if_reg_0|Add0~22 ));
// synopsys translate_off
defparam \if_reg_0|Add0~21 .lut_mask = 16'h5A5F;
defparam \if_reg_0|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X41_Y25_N22
cycloneive_io_ibuf \br_addr[7]~input (
	.i(br_addr[7]),
	.ibar(gnd),
	.o(\br_addr[7]~input_o ));
// synopsys translate_off
defparam \br_addr[7]~input .bus_hold = "false";
defparam \br_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N2
cycloneive_lcell_comb \if_reg_0|Add0~23 (
// Equation(s):
// \if_reg_0|Add0~23_combout  = (\br_taken~input_o  & ((\br_addr[7]~input_o ))) # (!\br_taken~input_o  & (\if_reg_0|Add0~21_combout ))

	.dataa(\if_reg_0|Add0~21_combout ),
	.datab(\br_taken~input_o ),
	.datac(gnd),
	.datad(\br_addr[7]~input_o ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~23 .lut_mask = 16'hEE22;
defparam \if_reg_0|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y21_N8
cycloneive_io_ibuf \new_pc[7]~input (
	.i(new_pc[7]),
	.ibar(gnd),
	.o(\new_pc[7]~input_o ));
// synopsys translate_off
defparam \new_pc[7]~input .bus_hold = "false";
defparam \new_pc[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y13_N3
dffeas \if_reg_0|if_pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~23_combout ),
	.asdata(\new_pc[7]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[7] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N1
cycloneive_io_ibuf \br_addr[8]~input (
	.i(br_addr[8]),
	.ibar(gnd),
	.o(\br_addr[8]~input_o ));
// synopsys translate_off
defparam \br_addr[8]~input .bus_hold = "false";
defparam \br_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N18
cycloneive_lcell_comb \if_reg_0|Add0~24 (
// Equation(s):
// \if_reg_0|Add0~24_combout  = (\if_reg_0|if_pc [8] & (\if_reg_0|Add0~22  $ (GND))) # (!\if_reg_0|if_pc [8] & (!\if_reg_0|Add0~22  & VCC))
// \if_reg_0|Add0~25  = CARRY((\if_reg_0|if_pc [8] & !\if_reg_0|Add0~22 ))

	.dataa(\if_reg_0|if_pc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~22 ),
	.combout(\if_reg_0|Add0~24_combout ),
	.cout(\if_reg_0|Add0~25 ));
// synopsys translate_off
defparam \if_reg_0|Add0~24 .lut_mask = 16'hA50A;
defparam \if_reg_0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N14
cycloneive_lcell_comb \if_reg_0|Add0~26 (
// Equation(s):
// \if_reg_0|Add0~26_combout  = (\br_taken~input_o  & (\br_addr[8]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~24_combout )))

	.dataa(\br_addr[8]~input_o ),
	.datab(\br_taken~input_o ),
	.datac(gnd),
	.datad(\if_reg_0|Add0~24_combout ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~26 .lut_mask = 16'hBB88;
defparam \if_reg_0|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X37_Y29_N8
cycloneive_io_ibuf \new_pc[8]~input (
	.i(new_pc[8]),
	.ibar(gnd),
	.o(\new_pc[8]~input_o ));
// synopsys translate_off
defparam \new_pc[8]~input .bus_hold = "false";
defparam \new_pc[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y13_N15
dffeas \if_reg_0|if_pc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~26_combout ),
	.asdata(\new_pc[8]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[8] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N1
cycloneive_io_ibuf \br_addr[9]~input (
	.i(br_addr[9]),
	.ibar(gnd),
	.o(\br_addr[9]~input_o ));
// synopsys translate_off
defparam \br_addr[9]~input .bus_hold = "false";
defparam \br_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N20
cycloneive_lcell_comb \if_reg_0|Add0~27 (
// Equation(s):
// \if_reg_0|Add0~27_combout  = (\if_reg_0|if_pc [9] & (!\if_reg_0|Add0~25 )) # (!\if_reg_0|if_pc [9] & ((\if_reg_0|Add0~25 ) # (GND)))
// \if_reg_0|Add0~28  = CARRY((!\if_reg_0|Add0~25 ) # (!\if_reg_0|if_pc [9]))

	.dataa(\if_reg_0|if_pc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~25 ),
	.combout(\if_reg_0|Add0~27_combout ),
	.cout(\if_reg_0|Add0~28 ));
// synopsys translate_off
defparam \if_reg_0|Add0~27 .lut_mask = 16'h5A5F;
defparam \if_reg_0|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N4
cycloneive_lcell_comb \if_reg_0|Add0~29 (
// Equation(s):
// \if_reg_0|Add0~29_combout  = (\br_taken~input_o  & (\br_addr[9]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~27_combout )))

	.dataa(\br_addr[9]~input_o ),
	.datab(\br_taken~input_o ),
	.datac(gnd),
	.datad(\if_reg_0|Add0~27_combout ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~29 .lut_mask = 16'hBB88;
defparam \if_reg_0|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y20_N22
cycloneive_io_ibuf \new_pc[9]~input (
	.i(new_pc[9]),
	.ibar(gnd),
	.o(\new_pc[9]~input_o ));
// synopsys translate_off
defparam \new_pc[9]~input .bus_hold = "false";
defparam \new_pc[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y13_N5
dffeas \if_reg_0|if_pc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~29_combout ),
	.asdata(\new_pc[9]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[9] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y13_N8
cycloneive_io_ibuf \br_addr[10]~input (
	.i(br_addr[10]),
	.ibar(gnd),
	.o(\br_addr[10]~input_o ));
// synopsys translate_off
defparam \br_addr[10]~input .bus_hold = "false";
defparam \br_addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N22
cycloneive_lcell_comb \if_reg_0|Add0~30 (
// Equation(s):
// \if_reg_0|Add0~30_combout  = (\if_reg_0|if_pc [10] & (\if_reg_0|Add0~28  $ (GND))) # (!\if_reg_0|if_pc [10] & (!\if_reg_0|Add0~28  & VCC))
// \if_reg_0|Add0~31  = CARRY((\if_reg_0|if_pc [10] & !\if_reg_0|Add0~28 ))

	.dataa(\if_reg_0|if_pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~28 ),
	.combout(\if_reg_0|Add0~30_combout ),
	.cout(\if_reg_0|Add0~31 ));
// synopsys translate_off
defparam \if_reg_0|Add0~30 .lut_mask = 16'hA50A;
defparam \if_reg_0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N30
cycloneive_lcell_comb \if_reg_0|Add0~32 (
// Equation(s):
// \if_reg_0|Add0~32_combout  = (\br_taken~input_o  & (\br_addr[10]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~30_combout )))

	.dataa(\br_addr[10]~input_o ),
	.datab(\br_taken~input_o ),
	.datac(gnd),
	.datad(\if_reg_0|Add0~30_combout ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~32 .lut_mask = 16'hBB88;
defparam \if_reg_0|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y10_N1
cycloneive_io_ibuf \new_pc[10]~input (
	.i(new_pc[10]),
	.ibar(gnd),
	.o(\new_pc[10]~input_o ));
// synopsys translate_off
defparam \new_pc[10]~input .bus_hold = "false";
defparam \new_pc[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y13_N31
dffeas \if_reg_0|if_pc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~32_combout ),
	.asdata(\new_pc[10]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[10] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y13_N22
cycloneive_io_ibuf \br_addr[11]~input (
	.i(br_addr[11]),
	.ibar(gnd),
	.o(\br_addr[11]~input_o ));
// synopsys translate_off
defparam \br_addr[11]~input .bus_hold = "false";
defparam \br_addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N24
cycloneive_lcell_comb \if_reg_0|Add0~33 (
// Equation(s):
// \if_reg_0|Add0~33_combout  = (\if_reg_0|if_pc [11] & (!\if_reg_0|Add0~31 )) # (!\if_reg_0|if_pc [11] & ((\if_reg_0|Add0~31 ) # (GND)))
// \if_reg_0|Add0~34  = CARRY((!\if_reg_0|Add0~31 ) # (!\if_reg_0|if_pc [11]))

	.dataa(gnd),
	.datab(\if_reg_0|if_pc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~31 ),
	.combout(\if_reg_0|Add0~33_combout ),
	.cout(\if_reg_0|Add0~34 ));
// synopsys translate_off
defparam \if_reg_0|Add0~33 .lut_mask = 16'h3C3F;
defparam \if_reg_0|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N16
cycloneive_lcell_comb \if_reg_0|Add0~35 (
// Equation(s):
// \if_reg_0|Add0~35_combout  = (\br_taken~input_o  & (\br_addr[11]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~33_combout )))

	.dataa(\br_addr[11]~input_o ),
	.datab(\br_taken~input_o ),
	.datac(gnd),
	.datad(\if_reg_0|Add0~33_combout ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~35 .lut_mask = 16'hBB88;
defparam \if_reg_0|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y6_N22
cycloneive_io_ibuf \new_pc[11]~input (
	.i(new_pc[11]),
	.ibar(gnd),
	.o(\new_pc[11]~input_o ));
// synopsys translate_off
defparam \new_pc[11]~input .bus_hold = "false";
defparam \new_pc[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y13_N17
dffeas \if_reg_0|if_pc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~35_combout ),
	.asdata(\new_pc[11]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[11] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y10_N22
cycloneive_io_ibuf \br_addr[12]~input (
	.i(br_addr[12]),
	.ibar(gnd),
	.o(\br_addr[12]~input_o ));
// synopsys translate_off
defparam \br_addr[12]~input .bus_hold = "false";
defparam \br_addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N26
cycloneive_lcell_comb \if_reg_0|Add0~36 (
// Equation(s):
// \if_reg_0|Add0~36_combout  = (\if_reg_0|if_pc [12] & (\if_reg_0|Add0~34  $ (GND))) # (!\if_reg_0|if_pc [12] & (!\if_reg_0|Add0~34  & VCC))
// \if_reg_0|Add0~37  = CARRY((\if_reg_0|if_pc [12] & !\if_reg_0|Add0~34 ))

	.dataa(\if_reg_0|if_pc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~34 ),
	.combout(\if_reg_0|Add0~36_combout ),
	.cout(\if_reg_0|Add0~37 ));
// synopsys translate_off
defparam \if_reg_0|Add0~36 .lut_mask = 16'hA50A;
defparam \if_reg_0|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N16
cycloneive_lcell_comb \if_reg_0|Add0~38 (
// Equation(s):
// \if_reg_0|Add0~38_combout  = (\br_taken~input_o  & (\br_addr[12]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~36_combout )))

	.dataa(\br_addr[12]~input_o ),
	.datab(\br_taken~input_o ),
	.datac(gnd),
	.datad(\if_reg_0|Add0~36_combout ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~38 .lut_mask = 16'hBB88;
defparam \if_reg_0|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N29
cycloneive_io_ibuf \new_pc[12]~input (
	.i(new_pc[12]),
	.ibar(gnd),
	.o(\new_pc[12]~input_o ));
// synopsys translate_off
defparam \new_pc[12]~input .bus_hold = "false";
defparam \new_pc[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y13_N17
dffeas \if_reg_0|if_pc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~38_combout ),
	.asdata(\new_pc[12]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[12] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y9_N22
cycloneive_io_ibuf \br_addr[13]~input (
	.i(br_addr[13]),
	.ibar(gnd),
	.o(\br_addr[13]~input_o ));
// synopsys translate_off
defparam \br_addr[13]~input .bus_hold = "false";
defparam \br_addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N28
cycloneive_lcell_comb \if_reg_0|Add0~39 (
// Equation(s):
// \if_reg_0|Add0~39_combout  = (\if_reg_0|if_pc [13] & (!\if_reg_0|Add0~37 )) # (!\if_reg_0|if_pc [13] & ((\if_reg_0|Add0~37 ) # (GND)))
// \if_reg_0|Add0~40  = CARRY((!\if_reg_0|Add0~37 ) # (!\if_reg_0|if_pc [13]))

	.dataa(gnd),
	.datab(\if_reg_0|if_pc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~37 ),
	.combout(\if_reg_0|Add0~39_combout ),
	.cout(\if_reg_0|Add0~40 ));
// synopsys translate_off
defparam \if_reg_0|Add0~39 .lut_mask = 16'h3C3F;
defparam \if_reg_0|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N6
cycloneive_lcell_comb \if_reg_0|Add0~41 (
// Equation(s):
// \if_reg_0|Add0~41_combout  = (\br_taken~input_o  & (\br_addr[13]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~39_combout )))

	.dataa(\br_addr[13]~input_o ),
	.datab(\br_taken~input_o ),
	.datac(gnd),
	.datad(\if_reg_0|Add0~39_combout ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~41 .lut_mask = 16'hBB88;
defparam \if_reg_0|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y18_N1
cycloneive_io_ibuf \new_pc[13]~input (
	.i(new_pc[13]),
	.ibar(gnd),
	.o(\new_pc[13]~input_o ));
// synopsys translate_off
defparam \new_pc[13]~input .bus_hold = "false";
defparam \new_pc[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y13_N7
dffeas \if_reg_0|if_pc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~41_combout ),
	.asdata(\new_pc[13]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[13] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y21_N1
cycloneive_io_ibuf \br_addr[14]~input (
	.i(br_addr[14]),
	.ibar(gnd),
	.o(\br_addr[14]~input_o ));
// synopsys translate_off
defparam \br_addr[14]~input .bus_hold = "false";
defparam \br_addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N30
cycloneive_lcell_comb \if_reg_0|Add0~42 (
// Equation(s):
// \if_reg_0|Add0~42_combout  = (\if_reg_0|if_pc [14] & (\if_reg_0|Add0~40  $ (GND))) # (!\if_reg_0|if_pc [14] & (!\if_reg_0|Add0~40  & VCC))
// \if_reg_0|Add0~43  = CARRY((\if_reg_0|if_pc [14] & !\if_reg_0|Add0~40 ))

	.dataa(gnd),
	.datab(\if_reg_0|if_pc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~40 ),
	.combout(\if_reg_0|Add0~42_combout ),
	.cout(\if_reg_0|Add0~43 ));
// synopsys translate_off
defparam \if_reg_0|Add0~42 .lut_mask = 16'hC30C;
defparam \if_reg_0|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N26
cycloneive_lcell_comb \if_reg_0|Add0~44 (
// Equation(s):
// \if_reg_0|Add0~44_combout  = (\br_taken~input_o  & (\br_addr[14]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~42_combout )))

	.dataa(\br_addr[14]~input_o ),
	.datab(\br_taken~input_o ),
	.datac(gnd),
	.datad(\if_reg_0|Add0~42_combout ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~44 .lut_mask = 16'hBB88;
defparam \if_reg_0|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y17_N8
cycloneive_io_ibuf \new_pc[14]~input (
	.i(new_pc[14]),
	.ibar(gnd),
	.o(\new_pc[14]~input_o ));
// synopsys translate_off
defparam \new_pc[14]~input .bus_hold = "false";
defparam \new_pc[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y13_N27
dffeas \if_reg_0|if_pc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~44_combout ),
	.asdata(\new_pc[14]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[14] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N22
cycloneive_io_ibuf \br_addr[15]~input (
	.i(br_addr[15]),
	.ibar(gnd),
	.o(\br_addr[15]~input_o ));
// synopsys translate_off
defparam \br_addr[15]~input .bus_hold = "false";
defparam \br_addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N0
cycloneive_lcell_comb \if_reg_0|Add0~45 (
// Equation(s):
// \if_reg_0|Add0~45_combout  = (\if_reg_0|if_pc [15] & (!\if_reg_0|Add0~43 )) # (!\if_reg_0|if_pc [15] & ((\if_reg_0|Add0~43 ) # (GND)))
// \if_reg_0|Add0~46  = CARRY((!\if_reg_0|Add0~43 ) # (!\if_reg_0|if_pc [15]))

	.dataa(\if_reg_0|if_pc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~43 ),
	.combout(\if_reg_0|Add0~45_combout ),
	.cout(\if_reg_0|Add0~46 ));
// synopsys translate_off
defparam \if_reg_0|Add0~45 .lut_mask = 16'h5A5F;
defparam \if_reg_0|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N16
cycloneive_lcell_comb \if_reg_0|Add0~47 (
// Equation(s):
// \if_reg_0|Add0~47_combout  = (\br_taken~input_o  & (\br_addr[15]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~45_combout )))

	.dataa(\br_addr[15]~input_o ),
	.datab(\if_reg_0|Add0~45_combout ),
	.datac(gnd),
	.datad(\br_taken~input_o ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~47 .lut_mask = 16'hAACC;
defparam \if_reg_0|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N15
cycloneive_io_ibuf \new_pc[15]~input (
	.i(new_pc[15]),
	.ibar(gnd),
	.o(\new_pc[15]~input_o ));
// synopsys translate_off
defparam \new_pc[15]~input .bus_hold = "false";
defparam \new_pc[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y12_N17
dffeas \if_reg_0|if_pc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~47_combout ),
	.asdata(\new_pc[15]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[15] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N22
cycloneive_io_ibuf \br_addr[16]~input (
	.i(br_addr[16]),
	.ibar(gnd),
	.o(\br_addr[16]~input_o ));
// synopsys translate_off
defparam \br_addr[16]~input .bus_hold = "false";
defparam \br_addr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N2
cycloneive_lcell_comb \if_reg_0|Add0~48 (
// Equation(s):
// \if_reg_0|Add0~48_combout  = (\if_reg_0|if_pc [16] & (\if_reg_0|Add0~46  $ (GND))) # (!\if_reg_0|if_pc [16] & (!\if_reg_0|Add0~46  & VCC))
// \if_reg_0|Add0~49  = CARRY((\if_reg_0|if_pc [16] & !\if_reg_0|Add0~46 ))

	.dataa(\if_reg_0|if_pc [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~46 ),
	.combout(\if_reg_0|Add0~48_combout ),
	.cout(\if_reg_0|Add0~49 ));
// synopsys translate_off
defparam \if_reg_0|Add0~48 .lut_mask = 16'hA50A;
defparam \if_reg_0|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N14
cycloneive_lcell_comb \if_reg_0|Add0~50 (
// Equation(s):
// \if_reg_0|Add0~50_combout  = (\br_taken~input_o  & (\br_addr[16]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~48_combout )))

	.dataa(\br_taken~input_o ),
	.datab(\br_addr[16]~input_o ),
	.datac(gnd),
	.datad(\if_reg_0|Add0~48_combout ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~50 .lut_mask = 16'hDD88;
defparam \if_reg_0|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \new_pc[16]~input (
	.i(new_pc[16]),
	.ibar(gnd),
	.o(\new_pc[16]~input_o ));
// synopsys translate_off
defparam \new_pc[16]~input .bus_hold = "false";
defparam \new_pc[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y12_N15
dffeas \if_reg_0|if_pc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~50_combout ),
	.asdata(\new_pc[16]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[16] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y4_N1
cycloneive_io_ibuf \br_addr[17]~input (
	.i(br_addr[17]),
	.ibar(gnd),
	.o(\br_addr[17]~input_o ));
// synopsys translate_off
defparam \br_addr[17]~input .bus_hold = "false";
defparam \br_addr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N4
cycloneive_lcell_comb \if_reg_0|Add0~51 (
// Equation(s):
// \if_reg_0|Add0~51_combout  = (\if_reg_0|if_pc [17] & (!\if_reg_0|Add0~49 )) # (!\if_reg_0|if_pc [17] & ((\if_reg_0|Add0~49 ) # (GND)))
// \if_reg_0|Add0~52  = CARRY((!\if_reg_0|Add0~49 ) # (!\if_reg_0|if_pc [17]))

	.dataa(\if_reg_0|if_pc [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~49 ),
	.combout(\if_reg_0|Add0~51_combout ),
	.cout(\if_reg_0|Add0~52 ));
// synopsys translate_off
defparam \if_reg_0|Add0~51 .lut_mask = 16'h5A5F;
defparam \if_reg_0|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N20
cycloneive_lcell_comb \if_reg_0|Add0~53 (
// Equation(s):
// \if_reg_0|Add0~53_combout  = (\br_taken~input_o  & (\br_addr[17]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~51_combout )))

	.dataa(\br_taken~input_o ),
	.datab(\br_addr[17]~input_o ),
	.datac(gnd),
	.datad(\if_reg_0|Add0~51_combout ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~53 .lut_mask = 16'hDD88;
defparam \if_reg_0|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N15
cycloneive_io_ibuf \new_pc[17]~input (
	.i(new_pc[17]),
	.ibar(gnd),
	.o(\new_pc[17]~input_o ));
// synopsys translate_off
defparam \new_pc[17]~input .bus_hold = "false";
defparam \new_pc[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y12_N21
dffeas \if_reg_0|if_pc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~53_combout ),
	.asdata(\new_pc[17]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[17] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y6_N1
cycloneive_io_ibuf \br_addr[18]~input (
	.i(br_addr[18]),
	.ibar(gnd),
	.o(\br_addr[18]~input_o ));
// synopsys translate_off
defparam \br_addr[18]~input .bus_hold = "false";
defparam \br_addr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N6
cycloneive_lcell_comb \if_reg_0|Add0~54 (
// Equation(s):
// \if_reg_0|Add0~54_combout  = (\if_reg_0|if_pc [18] & (\if_reg_0|Add0~52  $ (GND))) # (!\if_reg_0|if_pc [18] & (!\if_reg_0|Add0~52  & VCC))
// \if_reg_0|Add0~55  = CARRY((\if_reg_0|if_pc [18] & !\if_reg_0|Add0~52 ))

	.dataa(\if_reg_0|if_pc [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~52 ),
	.combout(\if_reg_0|Add0~54_combout ),
	.cout(\if_reg_0|Add0~55 ));
// synopsys translate_off
defparam \if_reg_0|Add0~54 .lut_mask = 16'hA50A;
defparam \if_reg_0|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N6
cycloneive_lcell_comb \if_reg_0|Add0~56 (
// Equation(s):
// \if_reg_0|Add0~56_combout  = (\br_taken~input_o  & (\br_addr[18]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~54_combout )))

	.dataa(\br_addr[18]~input_o ),
	.datab(\if_reg_0|Add0~54_combout ),
	.datac(gnd),
	.datad(\br_taken~input_o ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~56 .lut_mask = 16'hAACC;
defparam \if_reg_0|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N15
cycloneive_io_ibuf \new_pc[18]~input (
	.i(new_pc[18]),
	.ibar(gnd),
	.o(\new_pc[18]~input_o ));
// synopsys translate_off
defparam \new_pc[18]~input .bus_hold = "false";
defparam \new_pc[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y12_N7
dffeas \if_reg_0|if_pc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~56_combout ),
	.asdata(\new_pc[18]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[18] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N8
cycloneive_lcell_comb \if_reg_0|Add0~57 (
// Equation(s):
// \if_reg_0|Add0~57_combout  = (\if_reg_0|if_pc [19] & (!\if_reg_0|Add0~55 )) # (!\if_reg_0|if_pc [19] & ((\if_reg_0|Add0~55 ) # (GND)))
// \if_reg_0|Add0~58  = CARRY((!\if_reg_0|Add0~55 ) # (!\if_reg_0|if_pc [19]))

	.dataa(\if_reg_0|if_pc [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~55 ),
	.combout(\if_reg_0|Add0~57_combout ),
	.cout(\if_reg_0|Add0~58 ));
// synopsys translate_off
defparam \if_reg_0|Add0~57 .lut_mask = 16'h5A5F;
defparam \if_reg_0|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X41_Y14_N22
cycloneive_io_ibuf \br_addr[19]~input (
	.i(br_addr[19]),
	.ibar(gnd),
	.o(\br_addr[19]~input_o ));
// synopsys translate_off
defparam \br_addr[19]~input .bus_hold = "false";
defparam \br_addr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N0
cycloneive_lcell_comb \if_reg_0|Add0~59 (
// Equation(s):
// \if_reg_0|Add0~59_combout  = (\br_taken~input_o  & ((\br_addr[19]~input_o ))) # (!\br_taken~input_o  & (\if_reg_0|Add0~57_combout ))

	.dataa(\br_taken~input_o ),
	.datab(\if_reg_0|Add0~57_combout ),
	.datac(gnd),
	.datad(\br_addr[19]~input_o ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~59 .lut_mask = 16'hEE44;
defparam \if_reg_0|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N1
cycloneive_io_ibuf \new_pc[19]~input (
	.i(new_pc[19]),
	.ibar(gnd),
	.o(\new_pc[19]~input_o ));
// synopsys translate_off
defparam \new_pc[19]~input .bus_hold = "false";
defparam \new_pc[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y12_N1
dffeas \if_reg_0|if_pc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~59_combout ),
	.asdata(\new_pc[19]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[19] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y12_N8
cycloneive_io_ibuf \br_addr[20]~input (
	.i(br_addr[20]),
	.ibar(gnd),
	.o(\br_addr[20]~input_o ));
// synopsys translate_off
defparam \br_addr[20]~input .bus_hold = "false";
defparam \br_addr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N10
cycloneive_lcell_comb \if_reg_0|Add0~60 (
// Equation(s):
// \if_reg_0|Add0~60_combout  = (\if_reg_0|if_pc [20] & (\if_reg_0|Add0~58  $ (GND))) # (!\if_reg_0|if_pc [20] & (!\if_reg_0|Add0~58  & VCC))
// \if_reg_0|Add0~61  = CARRY((\if_reg_0|if_pc [20] & !\if_reg_0|Add0~58 ))

	.dataa(\if_reg_0|if_pc [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~58 ),
	.combout(\if_reg_0|Add0~60_combout ),
	.cout(\if_reg_0|Add0~61 ));
// synopsys translate_off
defparam \if_reg_0|Add0~60 .lut_mask = 16'hA50A;
defparam \if_reg_0|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N4
cycloneive_lcell_comb \if_reg_0|Add0~62 (
// Equation(s):
// \if_reg_0|Add0~62_combout  = (\br_taken~input_o  & (\br_addr[20]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~60_combout )))

	.dataa(\br_taken~input_o ),
	.datab(\br_addr[20]~input_o ),
	.datac(gnd),
	.datad(\if_reg_0|Add0~60_combout ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~62 .lut_mask = 16'hDD88;
defparam \if_reg_0|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N8
cycloneive_io_ibuf \new_pc[20]~input (
	.i(new_pc[20]),
	.ibar(gnd),
	.o(\new_pc[20]~input_o ));
// synopsys translate_off
defparam \new_pc[20]~input .bus_hold = "false";
defparam \new_pc[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y12_N5
dffeas \if_reg_0|if_pc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~62_combout ),
	.asdata(\new_pc[20]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[20] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N1
cycloneive_io_ibuf \br_addr[21]~input (
	.i(br_addr[21]),
	.ibar(gnd),
	.o(\br_addr[21]~input_o ));
// synopsys translate_off
defparam \br_addr[21]~input .bus_hold = "false";
defparam \br_addr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N12
cycloneive_lcell_comb \if_reg_0|Add0~63 (
// Equation(s):
// \if_reg_0|Add0~63_combout  = (\if_reg_0|if_pc [21] & (!\if_reg_0|Add0~61 )) # (!\if_reg_0|if_pc [21] & ((\if_reg_0|Add0~61 ) # (GND)))
// \if_reg_0|Add0~64  = CARRY((!\if_reg_0|Add0~61 ) # (!\if_reg_0|if_pc [21]))

	.dataa(gnd),
	.datab(\if_reg_0|if_pc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~61 ),
	.combout(\if_reg_0|Add0~63_combout ),
	.cout(\if_reg_0|Add0~64 ));
// synopsys translate_off
defparam \if_reg_0|Add0~63 .lut_mask = 16'h3C3F;
defparam \if_reg_0|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N10
cycloneive_lcell_comb \if_reg_0|Add0~65 (
// Equation(s):
// \if_reg_0|Add0~65_combout  = (\br_taken~input_o  & (\br_addr[21]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~63_combout )))

	.dataa(\br_taken~input_o ),
	.datab(\br_addr[21]~input_o ),
	.datac(gnd),
	.datad(\if_reg_0|Add0~63_combout ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~65 .lut_mask = 16'hDD88;
defparam \if_reg_0|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y20_N1
cycloneive_io_ibuf \new_pc[21]~input (
	.i(new_pc[21]),
	.ibar(gnd),
	.o(\new_pc[21]~input_o ));
// synopsys translate_off
defparam \new_pc[21]~input .bus_hold = "false";
defparam \new_pc[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y12_N11
dffeas \if_reg_0|if_pc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~65_combout ),
	.asdata(\new_pc[21]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[21] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N15
cycloneive_io_ibuf \br_addr[22]~input (
	.i(br_addr[22]),
	.ibar(gnd),
	.o(\br_addr[22]~input_o ));
// synopsys translate_off
defparam \br_addr[22]~input .bus_hold = "false";
defparam \br_addr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N14
cycloneive_lcell_comb \if_reg_0|Add0~66 (
// Equation(s):
// \if_reg_0|Add0~66_combout  = (\if_reg_0|if_pc [22] & (\if_reg_0|Add0~64  $ (GND))) # (!\if_reg_0|if_pc [22] & (!\if_reg_0|Add0~64  & VCC))
// \if_reg_0|Add0~67  = CARRY((\if_reg_0|if_pc [22] & !\if_reg_0|Add0~64 ))

	.dataa(gnd),
	.datab(\if_reg_0|if_pc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~64 ),
	.combout(\if_reg_0|Add0~66_combout ),
	.cout(\if_reg_0|Add0~67 ));
// synopsys translate_off
defparam \if_reg_0|Add0~66 .lut_mask = 16'hC30C;
defparam \if_reg_0|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N6
cycloneive_lcell_comb \if_reg_0|Add0~68 (
// Equation(s):
// \if_reg_0|Add0~68_combout  = (\br_taken~input_o  & (\br_addr[22]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~66_combout )))

	.dataa(\br_addr[22]~input_o ),
	.datab(\if_reg_0|Add0~66_combout ),
	.datac(gnd),
	.datad(\br_taken~input_o ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~68 .lut_mask = 16'hAACC;
defparam \if_reg_0|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N29
cycloneive_io_ibuf \new_pc[22]~input (
	.i(new_pc[22]),
	.ibar(gnd),
	.o(\new_pc[22]~input_o ));
// synopsys translate_off
defparam \new_pc[22]~input .bus_hold = "false";
defparam \new_pc[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y12_N7
dffeas \if_reg_0|if_pc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~68_combout ),
	.asdata(\new_pc[22]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[22] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y12_N15
cycloneive_io_ibuf \br_addr[23]~input (
	.i(br_addr[23]),
	.ibar(gnd),
	.o(\br_addr[23]~input_o ));
// synopsys translate_off
defparam \br_addr[23]~input .bus_hold = "false";
defparam \br_addr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N16
cycloneive_lcell_comb \if_reg_0|Add0~69 (
// Equation(s):
// \if_reg_0|Add0~69_combout  = (\if_reg_0|if_pc [23] & (!\if_reg_0|Add0~67 )) # (!\if_reg_0|if_pc [23] & ((\if_reg_0|Add0~67 ) # (GND)))
// \if_reg_0|Add0~70  = CARRY((!\if_reg_0|Add0~67 ) # (!\if_reg_0|if_pc [23]))

	.dataa(gnd),
	.datab(\if_reg_0|if_pc [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~67 ),
	.combout(\if_reg_0|Add0~69_combout ),
	.cout(\if_reg_0|Add0~70 ));
// synopsys translate_off
defparam \if_reg_0|Add0~69 .lut_mask = 16'h3C3F;
defparam \if_reg_0|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N12
cycloneive_lcell_comb \if_reg_0|Add0~71 (
// Equation(s):
// \if_reg_0|Add0~71_combout  = (\br_taken~input_o  & (\br_addr[23]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~69_combout )))

	.dataa(\br_taken~input_o ),
	.datab(\br_addr[23]~input_o ),
	.datac(gnd),
	.datad(\if_reg_0|Add0~69_combout ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~71 .lut_mask = 16'hDD88;
defparam \if_reg_0|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y19_N1
cycloneive_io_ibuf \new_pc[23]~input (
	.i(new_pc[23]),
	.ibar(gnd),
	.o(\new_pc[23]~input_o ));
// synopsys translate_off
defparam \new_pc[23]~input .bus_hold = "false";
defparam \new_pc[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y12_N13
dffeas \if_reg_0|if_pc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~71_combout ),
	.asdata(\new_pc[23]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[23] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y20_N8
cycloneive_io_ibuf \br_addr[24]~input (
	.i(br_addr[24]),
	.ibar(gnd),
	.o(\br_addr[24]~input_o ));
// synopsys translate_off
defparam \br_addr[24]~input .bus_hold = "false";
defparam \br_addr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N18
cycloneive_lcell_comb \if_reg_0|Add0~72 (
// Equation(s):
// \if_reg_0|Add0~72_combout  = (\if_reg_0|if_pc [24] & (\if_reg_0|Add0~70  $ (GND))) # (!\if_reg_0|if_pc [24] & (!\if_reg_0|Add0~70  & VCC))
// \if_reg_0|Add0~73  = CARRY((\if_reg_0|if_pc [24] & !\if_reg_0|Add0~70 ))

	.dataa(\if_reg_0|if_pc [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~70 ),
	.combout(\if_reg_0|Add0~72_combout ),
	.cout(\if_reg_0|Add0~73 ));
// synopsys translate_off
defparam \if_reg_0|Add0~72 .lut_mask = 16'hA50A;
defparam \if_reg_0|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N30
cycloneive_lcell_comb \if_reg_0|Add0~74 (
// Equation(s):
// \if_reg_0|Add0~74_combout  = (\br_taken~input_o  & (\br_addr[24]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~72_combout )))

	.dataa(\br_taken~input_o ),
	.datab(\br_addr[24]~input_o ),
	.datac(gnd),
	.datad(\if_reg_0|Add0~72_combout ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~74 .lut_mask = 16'hDD88;
defparam \if_reg_0|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y14_N8
cycloneive_io_ibuf \new_pc[24]~input (
	.i(new_pc[24]),
	.ibar(gnd),
	.o(\new_pc[24]~input_o ));
// synopsys translate_off
defparam \new_pc[24]~input .bus_hold = "false";
defparam \new_pc[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y12_N31
dffeas \if_reg_0|if_pc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~74_combout ),
	.asdata(\new_pc[24]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[24] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y7_N1
cycloneive_io_ibuf \br_addr[25]~input (
	.i(br_addr[25]),
	.ibar(gnd),
	.o(\br_addr[25]~input_o ));
// synopsys translate_off
defparam \br_addr[25]~input .bus_hold = "false";
defparam \br_addr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N20
cycloneive_lcell_comb \if_reg_0|Add0~75 (
// Equation(s):
// \if_reg_0|Add0~75_combout  = (\if_reg_0|if_pc [25] & (!\if_reg_0|Add0~73 )) # (!\if_reg_0|if_pc [25] & ((\if_reg_0|Add0~73 ) # (GND)))
// \if_reg_0|Add0~76  = CARRY((!\if_reg_0|Add0~73 ) # (!\if_reg_0|if_pc [25]))

	.dataa(gnd),
	.datab(\if_reg_0|if_pc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~73 ),
	.combout(\if_reg_0|Add0~75_combout ),
	.cout(\if_reg_0|Add0~76 ));
// synopsys translate_off
defparam \if_reg_0|Add0~75 .lut_mask = 16'h3C3F;
defparam \if_reg_0|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N0
cycloneive_lcell_comb \if_reg_0|Add0~77 (
// Equation(s):
// \if_reg_0|Add0~77_combout  = (\br_taken~input_o  & (\br_addr[25]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~75_combout )))

	.dataa(\br_taken~input_o ),
	.datab(\br_addr[25]~input_o ),
	.datac(gnd),
	.datad(\if_reg_0|Add0~75_combout ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~77 .lut_mask = 16'hDD88;
defparam \if_reg_0|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N8
cycloneive_io_ibuf \new_pc[25]~input (
	.i(new_pc[25]),
	.ibar(gnd),
	.o(\new_pc[25]~input_o ));
// synopsys translate_off
defparam \new_pc[25]~input .bus_hold = "false";
defparam \new_pc[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y12_N1
dffeas \if_reg_0|if_pc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~77_combout ),
	.asdata(\new_pc[25]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[25] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y12_N22
cycloneive_io_ibuf \br_addr[26]~input (
	.i(br_addr[26]),
	.ibar(gnd),
	.o(\br_addr[26]~input_o ));
// synopsys translate_off
defparam \br_addr[26]~input .bus_hold = "false";
defparam \br_addr[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N22
cycloneive_lcell_comb \if_reg_0|Add0~78 (
// Equation(s):
// \if_reg_0|Add0~78_combout  = (\if_reg_0|if_pc [26] & (\if_reg_0|Add0~76  $ (GND))) # (!\if_reg_0|if_pc [26] & (!\if_reg_0|Add0~76  & VCC))
// \if_reg_0|Add0~79  = CARRY((\if_reg_0|if_pc [26] & !\if_reg_0|Add0~76 ))

	.dataa(\if_reg_0|if_pc [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~76 ),
	.combout(\if_reg_0|Add0~78_combout ),
	.cout(\if_reg_0|Add0~79 ));
// synopsys translate_off
defparam \if_reg_0|Add0~78 .lut_mask = 16'hA50A;
defparam \if_reg_0|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N2
cycloneive_lcell_comb \if_reg_0|Add0~80 (
// Equation(s):
// \if_reg_0|Add0~80_combout  = (\br_taken~input_o  & (\br_addr[26]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~78_combout )))

	.dataa(\br_taken~input_o ),
	.datab(\br_addr[26]~input_o ),
	.datac(gnd),
	.datad(\if_reg_0|Add0~78_combout ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~80 .lut_mask = 16'hDD88;
defparam \if_reg_0|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y19_N8
cycloneive_io_ibuf \new_pc[26]~input (
	.i(new_pc[26]),
	.ibar(gnd),
	.o(\new_pc[26]~input_o ));
// synopsys translate_off
defparam \new_pc[26]~input .bus_hold = "false";
defparam \new_pc[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y12_N3
dffeas \if_reg_0|if_pc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~80_combout ),
	.asdata(\new_pc[26]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[26] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N15
cycloneive_io_ibuf \br_addr[27]~input (
	.i(br_addr[27]),
	.ibar(gnd),
	.o(\br_addr[27]~input_o ));
// synopsys translate_off
defparam \br_addr[27]~input .bus_hold = "false";
defparam \br_addr[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N24
cycloneive_lcell_comb \if_reg_0|Add0~81 (
// Equation(s):
// \if_reg_0|Add0~81_combout  = (\if_reg_0|if_pc [27] & (!\if_reg_0|Add0~79 )) # (!\if_reg_0|if_pc [27] & ((\if_reg_0|Add0~79 ) # (GND)))
// \if_reg_0|Add0~82  = CARRY((!\if_reg_0|Add0~79 ) # (!\if_reg_0|if_pc [27]))

	.dataa(\if_reg_0|if_pc [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~79 ),
	.combout(\if_reg_0|Add0~81_combout ),
	.cout(\if_reg_0|Add0~82 ));
// synopsys translate_off
defparam \if_reg_0|Add0~81 .lut_mask = 16'h5A5F;
defparam \if_reg_0|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N30
cycloneive_lcell_comb \if_reg_0|Add0~83 (
// Equation(s):
// \if_reg_0|Add0~83_combout  = (\br_taken~input_o  & (\br_addr[27]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~81_combout )))

	.dataa(\br_addr[27]~input_o ),
	.datab(\br_taken~input_o ),
	.datac(gnd),
	.datad(\if_reg_0|Add0~81_combout ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~83 .lut_mask = 16'hBB88;
defparam \if_reg_0|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N22
cycloneive_io_ibuf \new_pc[27]~input (
	.i(new_pc[27]),
	.ibar(gnd),
	.o(\new_pc[27]~input_o ));
// synopsys translate_off
defparam \new_pc[27]~input .bus_hold = "false";
defparam \new_pc[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y12_N31
dffeas \if_reg_0|if_pc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~83_combout ),
	.asdata(\new_pc[27]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[27] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N26
cycloneive_lcell_comb \if_reg_0|Add0~84 (
// Equation(s):
// \if_reg_0|Add0~84_combout  = (\if_reg_0|if_pc [28] & (\if_reg_0|Add0~82  $ (GND))) # (!\if_reg_0|if_pc [28] & (!\if_reg_0|Add0~82  & VCC))
// \if_reg_0|Add0~85  = CARRY((\if_reg_0|if_pc [28] & !\if_reg_0|Add0~82 ))

	.dataa(gnd),
	.datab(\if_reg_0|if_pc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_reg_0|Add0~82 ),
	.combout(\if_reg_0|Add0~84_combout ),
	.cout(\if_reg_0|Add0~85 ));
// synopsys translate_off
defparam \if_reg_0|Add0~84 .lut_mask = 16'hC30C;
defparam \if_reg_0|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X41_Y20_N15
cycloneive_io_ibuf \br_addr[28]~input (
	.i(br_addr[28]),
	.ibar(gnd),
	.o(\br_addr[28]~input_o ));
// synopsys translate_off
defparam \br_addr[28]~input .bus_hold = "false";
defparam \br_addr[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N8
cycloneive_lcell_comb \if_reg_0|Add0~86 (
// Equation(s):
// \if_reg_0|Add0~86_combout  = (\br_taken~input_o  & ((\br_addr[28]~input_o ))) # (!\br_taken~input_o  & (\if_reg_0|Add0~84_combout ))

	.dataa(\if_reg_0|Add0~84_combout ),
	.datab(\br_addr[28]~input_o ),
	.datac(gnd),
	.datad(\br_taken~input_o ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~86 .lut_mask = 16'hCCAA;
defparam \if_reg_0|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y12_N1
cycloneive_io_ibuf \new_pc[28]~input (
	.i(new_pc[28]),
	.ibar(gnd),
	.o(\new_pc[28]~input_o ));
// synopsys translate_off
defparam \new_pc[28]~input .bus_hold = "false";
defparam \new_pc[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y12_N9
dffeas \if_reg_0|if_pc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~86_combout ),
	.asdata(\new_pc[28]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[28] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y2_N15
cycloneive_io_ibuf \br_addr[29]~input (
	.i(br_addr[29]),
	.ibar(gnd),
	.o(\br_addr[29]~input_o ));
// synopsys translate_off
defparam \br_addr[29]~input .bus_hold = "false";
defparam \br_addr[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N28
cycloneive_lcell_comb \if_reg_0|Add0~87 (
// Equation(s):
// \if_reg_0|Add0~87_combout  = \if_reg_0|Add0~85  $ (\if_reg_0|if_pc [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_reg_0|if_pc [29]),
	.cin(\if_reg_0|Add0~85 ),
	.combout(\if_reg_0|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~87 .lut_mask = 16'h0FF0;
defparam \if_reg_0|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N22
cycloneive_lcell_comb \if_reg_0|Add0~89 (
// Equation(s):
// \if_reg_0|Add0~89_combout  = (\br_taken~input_o  & (\br_addr[29]~input_o )) # (!\br_taken~input_o  & ((\if_reg_0|Add0~87_combout )))

	.dataa(\br_taken~input_o ),
	.datab(\br_addr[29]~input_o ),
	.datac(gnd),
	.datad(\if_reg_0|Add0~87_combout ),
	.cin(gnd),
	.combout(\if_reg_0|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|Add0~89 .lut_mask = 16'hDD88;
defparam \if_reg_0|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y9_N15
cycloneive_io_ibuf \new_pc[29]~input (
	.i(new_pc[29]),
	.ibar(gnd),
	.o(\new_pc[29]~input_o ));
// synopsys translate_off
defparam \new_pc[29]~input .bus_hold = "false";
defparam \new_pc[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y12_N23
dffeas \if_reg_0|if_pc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|Add0~89_combout ),
	.asdata(\new_pc[29]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flush~input_o ),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_pc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_pc[29] .is_wysiwyg = "true";
defparam \if_reg_0|if_pc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N24
cycloneive_lcell_comb \if_reg_0|if_en~0 (
// Equation(s):
// \if_reg_0|if_en~0_combout  = !\flush~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_reg_0|if_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \if_reg_0|if_en~0 .lut_mask = 16'h0F0F;
defparam \if_reg_0|if_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N25
dffeas \if_reg_0|if_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_reg_0|if_en~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stall~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_reg_0|if_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \if_reg_0|if_en .is_wysiwyg = "true";
defparam \if_reg_0|if_en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \bus_rd_data[1]~input (
	.i(bus_rd_data[1]),
	.ibar(gnd),
	.o(\bus_rd_data[1]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[1]~input .bus_hold = "false";
defparam \bus_rd_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cycloneive_io_ibuf \bus_rd_data[2]~input (
	.i(bus_rd_data[2]),
	.ibar(gnd),
	.o(\bus_rd_data[2]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[2]~input .bus_hold = "false";
defparam \bus_rd_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N22
cycloneive_io_ibuf \bus_rd_data[3]~input (
	.i(bus_rd_data[3]),
	.ibar(gnd),
	.o(\bus_rd_data[3]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[3]~input .bus_hold = "false";
defparam \bus_rd_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y29_N15
cycloneive_io_ibuf \bus_rd_data[4]~input (
	.i(bus_rd_data[4]),
	.ibar(gnd),
	.o(\bus_rd_data[4]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[4]~input .bus_hold = "false";
defparam \bus_rd_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \bus_rd_data[5]~input (
	.i(bus_rd_data[5]),
	.ibar(gnd),
	.o(\bus_rd_data[5]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[5]~input .bus_hold = "false";
defparam \bus_rd_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
cycloneive_io_ibuf \bus_rd_data[6]~input (
	.i(bus_rd_data[6]),
	.ibar(gnd),
	.o(\bus_rd_data[6]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[6]~input .bus_hold = "false";
defparam \bus_rd_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneive_io_ibuf \bus_rd_data[7]~input (
	.i(bus_rd_data[7]),
	.ibar(gnd),
	.o(\bus_rd_data[7]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[7]~input .bus_hold = "false";
defparam \bus_rd_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N15
cycloneive_io_ibuf \bus_rd_data[8]~input (
	.i(bus_rd_data[8]),
	.ibar(gnd),
	.o(\bus_rd_data[8]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[8]~input .bus_hold = "false";
defparam \bus_rd_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N8
cycloneive_io_ibuf \bus_rd_data[9]~input (
	.i(bus_rd_data[9]),
	.ibar(gnd),
	.o(\bus_rd_data[9]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[9]~input .bus_hold = "false";
defparam \bus_rd_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N22
cycloneive_io_ibuf \bus_rd_data[10]~input (
	.i(bus_rd_data[10]),
	.ibar(gnd),
	.o(\bus_rd_data[10]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[10]~input .bus_hold = "false";
defparam \bus_rd_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cycloneive_io_ibuf \bus_rd_data[11]~input (
	.i(bus_rd_data[11]),
	.ibar(gnd),
	.o(\bus_rd_data[11]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[11]~input .bus_hold = "false";
defparam \bus_rd_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N8
cycloneive_io_ibuf \bus_rd_data[12]~input (
	.i(bus_rd_data[12]),
	.ibar(gnd),
	.o(\bus_rd_data[12]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[12]~input .bus_hold = "false";
defparam \bus_rd_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N29
cycloneive_io_ibuf \bus_rd_data[13]~input (
	.i(bus_rd_data[13]),
	.ibar(gnd),
	.o(\bus_rd_data[13]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[13]~input .bus_hold = "false";
defparam \bus_rd_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N29
cycloneive_io_ibuf \bus_rd_data[14]~input (
	.i(bus_rd_data[14]),
	.ibar(gnd),
	.o(\bus_rd_data[14]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[14]~input .bus_hold = "false";
defparam \bus_rd_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N1
cycloneive_io_ibuf \bus_rd_data[15]~input (
	.i(bus_rd_data[15]),
	.ibar(gnd),
	.o(\bus_rd_data[15]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[15]~input .bus_hold = "false";
defparam \bus_rd_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \bus_rd_data[16]~input (
	.i(bus_rd_data[16]),
	.ibar(gnd),
	.o(\bus_rd_data[16]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[16]~input .bus_hold = "false";
defparam \bus_rd_data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \bus_rd_data[17]~input (
	.i(bus_rd_data[17]),
	.ibar(gnd),
	.o(\bus_rd_data[17]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[17]~input .bus_hold = "false";
defparam \bus_rd_data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N22
cycloneive_io_ibuf \bus_rd_data[18]~input (
	.i(bus_rd_data[18]),
	.ibar(gnd),
	.o(\bus_rd_data[18]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[18]~input .bus_hold = "false";
defparam \bus_rd_data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N1
cycloneive_io_ibuf \bus_rd_data[19]~input (
	.i(bus_rd_data[19]),
	.ibar(gnd),
	.o(\bus_rd_data[19]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[19]~input .bus_hold = "false";
defparam \bus_rd_data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N1
cycloneive_io_ibuf \bus_rd_data[20]~input (
	.i(bus_rd_data[20]),
	.ibar(gnd),
	.o(\bus_rd_data[20]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[20]~input .bus_hold = "false";
defparam \bus_rd_data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N29
cycloneive_io_ibuf \bus_rd_data[21]~input (
	.i(bus_rd_data[21]),
	.ibar(gnd),
	.o(\bus_rd_data[21]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[21]~input .bus_hold = "false";
defparam \bus_rd_data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N1
cycloneive_io_ibuf \bus_rd_data[22]~input (
	.i(bus_rd_data[22]),
	.ibar(gnd),
	.o(\bus_rd_data[22]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[22]~input .bus_hold = "false";
defparam \bus_rd_data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N15
cycloneive_io_ibuf \bus_rd_data[23]~input (
	.i(bus_rd_data[23]),
	.ibar(gnd),
	.o(\bus_rd_data[23]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[23]~input .bus_hold = "false";
defparam \bus_rd_data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \bus_rd_data[24]~input (
	.i(bus_rd_data[24]),
	.ibar(gnd),
	.o(\bus_rd_data[24]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[24]~input .bus_hold = "false";
defparam \bus_rd_data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y29_N29
cycloneive_io_ibuf \bus_rd_data[25]~input (
	.i(bus_rd_data[25]),
	.ibar(gnd),
	.o(\bus_rd_data[25]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[25]~input .bus_hold = "false";
defparam \bus_rd_data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneive_io_ibuf \bus_rd_data[26]~input (
	.i(bus_rd_data[26]),
	.ibar(gnd),
	.o(\bus_rd_data[26]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[26]~input .bus_hold = "false";
defparam \bus_rd_data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \bus_rd_data[27]~input (
	.i(bus_rd_data[27]),
	.ibar(gnd),
	.o(\bus_rd_data[27]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[27]~input .bus_hold = "false";
defparam \bus_rd_data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \bus_rd_data[28]~input (
	.i(bus_rd_data[28]),
	.ibar(gnd),
	.o(\bus_rd_data[28]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[28]~input .bus_hold = "false";
defparam \bus_rd_data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N1
cycloneive_io_ibuf \bus_rd_data[29]~input (
	.i(bus_rd_data[29]),
	.ibar(gnd),
	.o(\bus_rd_data[29]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[29]~input .bus_hold = "false";
defparam \bus_rd_data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N29
cycloneive_io_ibuf \bus_rd_data[30]~input (
	.i(bus_rd_data[30]),
	.ibar(gnd),
	.o(\bus_rd_data[30]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[30]~input .bus_hold = "false";
defparam \bus_rd_data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
cycloneive_io_ibuf \bus_rd_data[31]~input (
	.i(bus_rd_data[31]),
	.ibar(gnd),
	.o(\bus_rd_data[31]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[31]~input .bus_hold = "false";
defparam \bus_rd_data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N22
cycloneive_io_ibuf \spm_rd_data[0]~input (
	.i(spm_rd_data[0]),
	.ibar(gnd),
	.o(\spm_rd_data[0]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[0]~input .bus_hold = "false";
defparam \spm_rd_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y29_N8
cycloneive_io_ibuf \spm_rd_data[1]~input (
	.i(spm_rd_data[1]),
	.ibar(gnd),
	.o(\spm_rd_data[1]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[1]~input .bus_hold = "false";
defparam \spm_rd_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N15
cycloneive_io_ibuf \spm_rd_data[2]~input (
	.i(spm_rd_data[2]),
	.ibar(gnd),
	.o(\spm_rd_data[2]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[2]~input .bus_hold = "false";
defparam \spm_rd_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N1
cycloneive_io_ibuf \spm_rd_data[3]~input (
	.i(spm_rd_data[3]),
	.ibar(gnd),
	.o(\spm_rd_data[3]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[3]~input .bus_hold = "false";
defparam \spm_rd_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
cycloneive_io_ibuf \spm_rd_data[4]~input (
	.i(spm_rd_data[4]),
	.ibar(gnd),
	.o(\spm_rd_data[4]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[4]~input .bus_hold = "false";
defparam \spm_rd_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N22
cycloneive_io_ibuf \spm_rd_data[5]~input (
	.i(spm_rd_data[5]),
	.ibar(gnd),
	.o(\spm_rd_data[5]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[5]~input .bus_hold = "false";
defparam \spm_rd_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N8
cycloneive_io_ibuf \spm_rd_data[6]~input (
	.i(spm_rd_data[6]),
	.ibar(gnd),
	.o(\spm_rd_data[6]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[6]~input .bus_hold = "false";
defparam \spm_rd_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N1
cycloneive_io_ibuf \spm_rd_data[7]~input (
	.i(spm_rd_data[7]),
	.ibar(gnd),
	.o(\spm_rd_data[7]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[7]~input .bus_hold = "false";
defparam \spm_rd_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N8
cycloneive_io_ibuf \spm_rd_data[8]~input (
	.i(spm_rd_data[8]),
	.ibar(gnd),
	.o(\spm_rd_data[8]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[8]~input .bus_hold = "false";
defparam \spm_rd_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N22
cycloneive_io_ibuf \spm_rd_data[9]~input (
	.i(spm_rd_data[9]),
	.ibar(gnd),
	.o(\spm_rd_data[9]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[9]~input .bus_hold = "false";
defparam \spm_rd_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \spm_rd_data[10]~input (
	.i(spm_rd_data[10]),
	.ibar(gnd),
	.o(\spm_rd_data[10]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[10]~input .bus_hold = "false";
defparam \spm_rd_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N1
cycloneive_io_ibuf \spm_rd_data[11]~input (
	.i(spm_rd_data[11]),
	.ibar(gnd),
	.o(\spm_rd_data[11]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[11]~input .bus_hold = "false";
defparam \spm_rd_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \spm_rd_data[12]~input (
	.i(spm_rd_data[12]),
	.ibar(gnd),
	.o(\spm_rd_data[12]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[12]~input .bus_hold = "false";
defparam \spm_rd_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N8
cycloneive_io_ibuf \spm_rd_data[13]~input (
	.i(spm_rd_data[13]),
	.ibar(gnd),
	.o(\spm_rd_data[13]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[13]~input .bus_hold = "false";
defparam \spm_rd_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N15
cycloneive_io_ibuf \spm_rd_data[14]~input (
	.i(spm_rd_data[14]),
	.ibar(gnd),
	.o(\spm_rd_data[14]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[14]~input .bus_hold = "false";
defparam \spm_rd_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \spm_rd_data[15]~input (
	.i(spm_rd_data[15]),
	.ibar(gnd),
	.o(\spm_rd_data[15]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[15]~input .bus_hold = "false";
defparam \spm_rd_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N22
cycloneive_io_ibuf \spm_rd_data[16]~input (
	.i(spm_rd_data[16]),
	.ibar(gnd),
	.o(\spm_rd_data[16]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[16]~input .bus_hold = "false";
defparam \spm_rd_data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N15
cycloneive_io_ibuf \spm_rd_data[17]~input (
	.i(spm_rd_data[17]),
	.ibar(gnd),
	.o(\spm_rd_data[17]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[17]~input .bus_hold = "false";
defparam \spm_rd_data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y29_N29
cycloneive_io_ibuf \spm_rd_data[18]~input (
	.i(spm_rd_data[18]),
	.ibar(gnd),
	.o(\spm_rd_data[18]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[18]~input .bus_hold = "false";
defparam \spm_rd_data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N1
cycloneive_io_ibuf \spm_rd_data[19]~input (
	.i(spm_rd_data[19]),
	.ibar(gnd),
	.o(\spm_rd_data[19]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[19]~input .bus_hold = "false";
defparam \spm_rd_data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N8
cycloneive_io_ibuf \spm_rd_data[20]~input (
	.i(spm_rd_data[20]),
	.ibar(gnd),
	.o(\spm_rd_data[20]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[20]~input .bus_hold = "false";
defparam \spm_rd_data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cycloneive_io_ibuf \spm_rd_data[21]~input (
	.i(spm_rd_data[21]),
	.ibar(gnd),
	.o(\spm_rd_data[21]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[21]~input .bus_hold = "false";
defparam \spm_rd_data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N1
cycloneive_io_ibuf \spm_rd_data[22]~input (
	.i(spm_rd_data[22]),
	.ibar(gnd),
	.o(\spm_rd_data[22]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[22]~input .bus_hold = "false";
defparam \spm_rd_data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N22
cycloneive_io_ibuf \spm_rd_data[23]~input (
	.i(spm_rd_data[23]),
	.ibar(gnd),
	.o(\spm_rd_data[23]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[23]~input .bus_hold = "false";
defparam \spm_rd_data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \spm_rd_data[24]~input (
	.i(spm_rd_data[24]),
	.ibar(gnd),
	.o(\spm_rd_data[24]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[24]~input .bus_hold = "false";
defparam \spm_rd_data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \spm_rd_data[25]~input (
	.i(spm_rd_data[25]),
	.ibar(gnd),
	.o(\spm_rd_data[25]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[25]~input .bus_hold = "false";
defparam \spm_rd_data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N1
cycloneive_io_ibuf \spm_rd_data[26]~input (
	.i(spm_rd_data[26]),
	.ibar(gnd),
	.o(\spm_rd_data[26]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[26]~input .bus_hold = "false";
defparam \spm_rd_data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N8
cycloneive_io_ibuf \spm_rd_data[27]~input (
	.i(spm_rd_data[27]),
	.ibar(gnd),
	.o(\spm_rd_data[27]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[27]~input .bus_hold = "false";
defparam \spm_rd_data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N29
cycloneive_io_ibuf \spm_rd_data[28]~input (
	.i(spm_rd_data[28]),
	.ibar(gnd),
	.o(\spm_rd_data[28]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[28]~input .bus_hold = "false";
defparam \spm_rd_data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N15
cycloneive_io_ibuf \spm_rd_data[29]~input (
	.i(spm_rd_data[29]),
	.ibar(gnd),
	.o(\spm_rd_data[29]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[29]~input .bus_hold = "false";
defparam \spm_rd_data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N29
cycloneive_io_ibuf \spm_rd_data[30]~input (
	.i(spm_rd_data[30]),
	.ibar(gnd),
	.o(\spm_rd_data[30]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[30]~input .bus_hold = "false";
defparam \spm_rd_data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N22
cycloneive_io_ibuf \spm_rd_data[31]~input (
	.i(spm_rd_data[31]),
	.ibar(gnd),
	.o(\spm_rd_data[31]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[31]~input .bus_hold = "false";
defparam \spm_rd_data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N1
cycloneive_io_ibuf \bus_rdy_~input (
	.i(bus_rdy_),
	.ibar(gnd),
	.o(\bus_rdy_~input_o ));
// synopsys translate_off
defparam \bus_rdy_~input .bus_hold = "false";
defparam \bus_rdy_~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N15
cycloneive_io_ibuf \bus_rd_data[0]~input (
	.i(bus_rd_data[0]),
	.ibar(gnd),
	.o(\bus_rd_data[0]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[0]~input .bus_hold = "false";
defparam \bus_rd_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \bus_grnt_~input (
	.i(bus_grnt_),
	.ibar(gnd),
	.o(\bus_grnt_~input_o ));
// synopsys translate_off
defparam \bus_grnt_~input .bus_hold = "false";
defparam \bus_grnt_~input .simulate_z_as = "z";
// synopsys translate_on

assign if_pc[0] = \if_pc[0]~output_o ;

assign if_pc[1] = \if_pc[1]~output_o ;

assign if_pc[2] = \if_pc[2]~output_o ;

assign if_pc[3] = \if_pc[3]~output_o ;

assign if_pc[4] = \if_pc[4]~output_o ;

assign if_pc[5] = \if_pc[5]~output_o ;

assign if_pc[6] = \if_pc[6]~output_o ;

assign if_pc[7] = \if_pc[7]~output_o ;

assign if_pc[8] = \if_pc[8]~output_o ;

assign if_pc[9] = \if_pc[9]~output_o ;

assign if_pc[10] = \if_pc[10]~output_o ;

assign if_pc[11] = \if_pc[11]~output_o ;

assign if_pc[12] = \if_pc[12]~output_o ;

assign if_pc[13] = \if_pc[13]~output_o ;

assign if_pc[14] = \if_pc[14]~output_o ;

assign if_pc[15] = \if_pc[15]~output_o ;

assign if_pc[16] = \if_pc[16]~output_o ;

assign if_pc[17] = \if_pc[17]~output_o ;

assign if_pc[18] = \if_pc[18]~output_o ;

assign if_pc[19] = \if_pc[19]~output_o ;

assign if_pc[20] = \if_pc[20]~output_o ;

assign if_pc[21] = \if_pc[21]~output_o ;

assign if_pc[22] = \if_pc[22]~output_o ;

assign if_pc[23] = \if_pc[23]~output_o ;

assign if_pc[24] = \if_pc[24]~output_o ;

assign if_pc[25] = \if_pc[25]~output_o ;

assign if_pc[26] = \if_pc[26]~output_o ;

assign if_pc[27] = \if_pc[27]~output_o ;

assign if_pc[28] = \if_pc[28]~output_o ;

assign if_pc[29] = \if_pc[29]~output_o ;

assign if_insn[0] = \if_insn[0]~output_o ;

assign if_insn[1] = \if_insn[1]~output_o ;

assign if_insn[2] = \if_insn[2]~output_o ;

assign if_insn[3] = \if_insn[3]~output_o ;

assign if_insn[4] = \if_insn[4]~output_o ;

assign if_insn[5] = \if_insn[5]~output_o ;

assign if_insn[6] = \if_insn[6]~output_o ;

assign if_insn[7] = \if_insn[7]~output_o ;

assign if_insn[8] = \if_insn[8]~output_o ;

assign if_insn[9] = \if_insn[9]~output_o ;

assign if_insn[10] = \if_insn[10]~output_o ;

assign if_insn[11] = \if_insn[11]~output_o ;

assign if_insn[12] = \if_insn[12]~output_o ;

assign if_insn[13] = \if_insn[13]~output_o ;

assign if_insn[14] = \if_insn[14]~output_o ;

assign if_insn[15] = \if_insn[15]~output_o ;

assign if_insn[16] = \if_insn[16]~output_o ;

assign if_insn[17] = \if_insn[17]~output_o ;

assign if_insn[18] = \if_insn[18]~output_o ;

assign if_insn[19] = \if_insn[19]~output_o ;

assign if_insn[20] = \if_insn[20]~output_o ;

assign if_insn[21] = \if_insn[21]~output_o ;

assign if_insn[22] = \if_insn[22]~output_o ;

assign if_insn[23] = \if_insn[23]~output_o ;

assign if_insn[24] = \if_insn[24]~output_o ;

assign if_insn[25] = \if_insn[25]~output_o ;

assign if_insn[26] = \if_insn[26]~output_o ;

assign if_insn[27] = \if_insn[27]~output_o ;

assign if_insn[28] = \if_insn[28]~output_o ;

assign if_insn[29] = \if_insn[29]~output_o ;

assign if_insn[30] = \if_insn[30]~output_o ;

assign if_insn[31] = \if_insn[31]~output_o ;

assign if_en = \if_en~output_o ;

assign bus_wr_data[0] = \bus_wr_data[0]~output_o ;

assign bus_wr_data[1] = \bus_wr_data[1]~output_o ;

assign bus_wr_data[2] = \bus_wr_data[2]~output_o ;

assign bus_wr_data[3] = \bus_wr_data[3]~output_o ;

assign bus_wr_data[4] = \bus_wr_data[4]~output_o ;

assign bus_wr_data[5] = \bus_wr_data[5]~output_o ;

assign bus_wr_data[6] = \bus_wr_data[6]~output_o ;

assign bus_wr_data[7] = \bus_wr_data[7]~output_o ;

assign bus_wr_data[8] = \bus_wr_data[8]~output_o ;

assign bus_wr_data[9] = \bus_wr_data[9]~output_o ;

assign bus_wr_data[10] = \bus_wr_data[10]~output_o ;

assign bus_wr_data[11] = \bus_wr_data[11]~output_o ;

assign bus_wr_data[12] = \bus_wr_data[12]~output_o ;

assign bus_wr_data[13] = \bus_wr_data[13]~output_o ;

assign bus_wr_data[14] = \bus_wr_data[14]~output_o ;

assign bus_wr_data[15] = \bus_wr_data[15]~output_o ;

assign bus_wr_data[16] = \bus_wr_data[16]~output_o ;

assign bus_wr_data[17] = \bus_wr_data[17]~output_o ;

assign bus_wr_data[18] = \bus_wr_data[18]~output_o ;

assign bus_wr_data[19] = \bus_wr_data[19]~output_o ;

assign bus_wr_data[20] = \bus_wr_data[20]~output_o ;

assign bus_wr_data[21] = \bus_wr_data[21]~output_o ;

assign bus_wr_data[22] = \bus_wr_data[22]~output_o ;

assign bus_wr_data[23] = \bus_wr_data[23]~output_o ;

assign bus_wr_data[24] = \bus_wr_data[24]~output_o ;

assign bus_wr_data[25] = \bus_wr_data[25]~output_o ;

assign bus_wr_data[26] = \bus_wr_data[26]~output_o ;

assign bus_wr_data[27] = \bus_wr_data[27]~output_o ;

assign bus_wr_data[28] = \bus_wr_data[28]~output_o ;

assign bus_wr_data[29] = \bus_wr_data[29]~output_o ;

assign bus_wr_data[30] = \bus_wr_data[30]~output_o ;

assign bus_wr_data[31] = \bus_wr_data[31]~output_o ;

assign bus_rw = \bus_rw~output_o ;

assign bus_as_ = \bus_as_~output_o ;

assign bus_addr[0] = \bus_addr[0]~output_o ;

assign bus_addr[1] = \bus_addr[1]~output_o ;

assign bus_addr[2] = \bus_addr[2]~output_o ;

assign bus_addr[3] = \bus_addr[3]~output_o ;

assign bus_addr[4] = \bus_addr[4]~output_o ;

assign bus_addr[5] = \bus_addr[5]~output_o ;

assign bus_addr[6] = \bus_addr[6]~output_o ;

assign bus_addr[7] = \bus_addr[7]~output_o ;

assign bus_addr[8] = \bus_addr[8]~output_o ;

assign bus_addr[9] = \bus_addr[9]~output_o ;

assign bus_addr[10] = \bus_addr[10]~output_o ;

assign bus_addr[11] = \bus_addr[11]~output_o ;

assign bus_addr[12] = \bus_addr[12]~output_o ;

assign bus_addr[13] = \bus_addr[13]~output_o ;

assign bus_addr[14] = \bus_addr[14]~output_o ;

assign bus_addr[15] = \bus_addr[15]~output_o ;

assign bus_addr[16] = \bus_addr[16]~output_o ;

assign bus_addr[17] = \bus_addr[17]~output_o ;

assign bus_addr[18] = \bus_addr[18]~output_o ;

assign bus_addr[19] = \bus_addr[19]~output_o ;

assign bus_addr[20] = \bus_addr[20]~output_o ;

assign bus_addr[21] = \bus_addr[21]~output_o ;

assign bus_addr[22] = \bus_addr[22]~output_o ;

assign bus_addr[23] = \bus_addr[23]~output_o ;

assign bus_addr[24] = \bus_addr[24]~output_o ;

assign bus_addr[25] = \bus_addr[25]~output_o ;

assign bus_addr[26] = \bus_addr[26]~output_o ;

assign bus_addr[27] = \bus_addr[27]~output_o ;

assign bus_addr[28] = \bus_addr[28]~output_o ;

assign bus_addr[29] = \bus_addr[29]~output_o ;

assign bus_req_ = \bus_req_~output_o ;

assign spm_rw = \spm_rw~output_o ;

assign spm_as_ = \spm_as_~output_o ;

assign spm_addr[0] = \spm_addr[0]~output_o ;

assign spm_addr[1] = \spm_addr[1]~output_o ;

assign spm_addr[2] = \spm_addr[2]~output_o ;

assign spm_addr[3] = \spm_addr[3]~output_o ;

assign spm_addr[4] = \spm_addr[4]~output_o ;

assign spm_addr[5] = \spm_addr[5]~output_o ;

assign spm_addr[6] = \spm_addr[6]~output_o ;

assign spm_addr[7] = \spm_addr[7]~output_o ;

assign spm_addr[8] = \spm_addr[8]~output_o ;

assign spm_addr[9] = \spm_addr[9]~output_o ;

assign spm_addr[10] = \spm_addr[10]~output_o ;

assign spm_addr[11] = \spm_addr[11]~output_o ;

assign spm_addr[12] = \spm_addr[12]~output_o ;

assign spm_addr[13] = \spm_addr[13]~output_o ;

assign spm_addr[14] = \spm_addr[14]~output_o ;

assign spm_addr[15] = \spm_addr[15]~output_o ;

assign spm_addr[16] = \spm_addr[16]~output_o ;

assign spm_addr[17] = \spm_addr[17]~output_o ;

assign spm_addr[18] = \spm_addr[18]~output_o ;

assign spm_addr[19] = \spm_addr[19]~output_o ;

assign spm_addr[20] = \spm_addr[20]~output_o ;

assign spm_addr[21] = \spm_addr[21]~output_o ;

assign spm_addr[22] = \spm_addr[22]~output_o ;

assign spm_addr[23] = \spm_addr[23]~output_o ;

assign spm_addr[24] = \spm_addr[24]~output_o ;

assign spm_addr[25] = \spm_addr[25]~output_o ;

assign spm_addr[26] = \spm_addr[26]~output_o ;

assign spm_addr[27] = \spm_addr[27]~output_o ;

assign spm_addr[28] = \spm_addr[28]~output_o ;

assign spm_addr[29] = \spm_addr[29]~output_o ;

assign busy = \busy~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
