Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 00:14:46 2021
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: dim_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_143 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  dim_reg[1]/CK (DFFR_X2)                0.0000     0.0000 r
  dim_reg[1]/QN (DFFR_X2)                0.0582     0.0582 f
  R_143/D (DFF_X1)                       0.0000     0.0582 f
  data arrival time                                 0.0582

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  R_143/CK (DFF_X1)                      0.0000     0.0500 r
  library hold time                      0.0005     0.0505
  data required time                                0.0505
  -----------------------------------------------------------
  data required time                                0.0505
  data arrival time                                -0.0582
  -----------------------------------------------------------
  slack (MET)                                       0.0077


1
