{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636390559798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636390559808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 08 22:25:59 2021 " "Processing started: Mon Nov 08 22:25:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636390559808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636390559808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off comb_ckt -c comb_ckt " "Command: quartus_map --read_settings_files=on --write_settings_files=off comb_ckt -c comb_ckt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636390559808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636390560188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636390560188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_ckt_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file comb_ckt_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 comb_ckt_verilog " "Found entity 1: comb_ckt_verilog" {  } { { "comb_ckt_verilog.v" "" { Text "E:/SM#2300Task1A/comb_ckt/comb_ckt/comb_ckt_verilog.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636390567161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636390567161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4_to_1 " "Found entity 1: Mux_4_to_1" {  } { { "Mux_4_to_1.v" "" { Text "E:/SM#2300Task1A/comb_ckt/comb_ckt/Mux_4_to_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636390567161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636390567161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_bit_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file two_bit_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Two_Bit_Comparator " "Found entity 1: Two_Bit_Comparator" {  } { { "Two_Bit_Comparator.v" "" { Text "E:/SM#2300Task1A/comb_ckt/comb_ckt/Two_Bit_Comparator.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636390567161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636390567161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_func.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_func.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_Func " "Found entity 1: Logic_Func" {  } { { "Logic_Func.v" "" { Text "E:/SM#2300Task1A/comb_ckt/comb_ckt/Logic_Func.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636390567161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636390567161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Four_Bit_Comparator " "Found entity 1: Four_Bit_Comparator" {  } { { "Four_Bit_Comparator.v" "" { Text "E:/SM#2300Task1A/comb_ckt/comb_ckt/Four_Bit_Comparator.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636390567171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636390567171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_ckt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comb_ckt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comb_ckt " "Found entity 1: comb_ckt" {  } { { "comb_ckt.bdf" "" { Schematic "E:/SM#2300Task1A/comb_ckt/comb_ckt/comb_ckt.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636390567171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636390567171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "E:/SM#2300Task1A/comb_ckt/comb_ckt/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636390567171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636390567171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "E:/SM#2300Task1A/comb_ckt/comb_ckt/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636390567171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636390567171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block4 " "Found entity 1: Block4" {  } { { "Block4.bdf" "" { Schematic "E:/SM#2300Task1A/comb_ckt/comb_ckt/Block4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636390567171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636390567171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "comb_ckt_verilog " "Elaborating entity \"comb_ckt_verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636390567221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Bit_Comparator Four_Bit_Comparator:b2v_inst " "Elaborating entity \"Four_Bit_Comparator\" for hierarchy \"Four_Bit_Comparator:b2v_inst\"" {  } { { "comb_ckt_verilog.v" "b2v_inst" { Text "E:/SM#2300Task1A/comb_ckt/comb_ckt/comb_ckt_verilog.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636390567231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Two_Bit_Comparator Four_Bit_Comparator:b2v_inst\|Two_Bit_Comparator:m1 " "Elaborating entity \"Two_Bit_Comparator\" for hierarchy \"Four_Bit_Comparator:b2v_inst\|Two_Bit_Comparator:m1\"" {  } { { "Four_Bit_Comparator.v" "m1" { Text "E:/SM#2300Task1A/comb_ckt/comb_ckt/Four_Bit_Comparator.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636390567231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_Func Logic_Func:b2v_inst1 " "Elaborating entity \"Logic_Func\" for hierarchy \"Logic_Func:b2v_inst1\"" {  } { { "comb_ckt_verilog.v" "b2v_inst1" { Text "E:/SM#2300Task1A/comb_ckt/comb_ckt/comb_ckt_verilog.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636390567241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4_to_1 Mux_4_to_1:b2v_inst2 " "Elaborating entity \"Mux_4_to_1\" for hierarchy \"Mux_4_to_1:b2v_inst2\"" {  } { { "comb_ckt_verilog.v" "b2v_inst2" { Text "E:/SM#2300Task1A/comb_ckt/comb_ckt/comb_ckt_verilog.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636390567241 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636390567791 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636390568461 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636390568461 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636390568631 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636390568631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636390568631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636390568631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636390568641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 08 22:26:08 2021 " "Processing ended: Mon Nov 08 22:26:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636390568641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636390568641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636390568641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636390568641 ""}
