
Ethernet_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003844  080001c8  080001c8  000011c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08003a0c  08003a0c  00004a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a24  08003a24  00051240  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003a24  08003a24  00004a24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003a2c  08003a2c  00051240  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a2c  08003a2c  00004a2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003a30  08003a30  00004a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003a34  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000184  2000000c  08003a40  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000190  08003a40  00005190  2**0
                  ALLOC
 11 .eth_sec      0004bab0  20000790  08003a40  00005790  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 00000030  00000000  00000000  00051240  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c3f2  00000000  00000000  00051270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c6e  00000000  00000000  0005d662  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000928  00000000  00000000  0005f2d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006fb  00000000  00000000  0005fbf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025703  00000000  00000000  000602f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c355  00000000  00000000  000859f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e93d3  00000000  00000000  00091d4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0017b11e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002440  00000000  00000000  0017b164  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  0017d5a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000000c 	.word	0x2000000c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	080039f4 	.word	0x080039f4

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000010 	.word	0x20000010
 8000204:	080039f4 	.word	0x080039f4

08000208 <__aeabi_uldivmod>:
 8000208:	b953      	cbnz	r3, 8000220 <__aeabi_uldivmod+0x18>
 800020a:	b94a      	cbnz	r2, 8000220 <__aeabi_uldivmod+0x18>
 800020c:	2900      	cmp	r1, #0
 800020e:	bf08      	it	eq
 8000210:	2800      	cmpeq	r0, #0
 8000212:	bf1c      	itt	ne
 8000214:	f04f 31ff 	movne.w	r1, #4294967295
 8000218:	f04f 30ff 	movne.w	r0, #4294967295
 800021c:	f000 b988 	b.w	8000530 <__aeabi_idiv0>
 8000220:	f1ad 0c08 	sub.w	ip, sp, #8
 8000224:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000228:	f000 f806 	bl	8000238 <__udivmoddi4>
 800022c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000230:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000234:	b004      	add	sp, #16
 8000236:	4770      	bx	lr

08000238 <__udivmoddi4>:
 8000238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800023c:	9d08      	ldr	r5, [sp, #32]
 800023e:	468e      	mov	lr, r1
 8000240:	4604      	mov	r4, r0
 8000242:	4688      	mov	r8, r1
 8000244:	2b00      	cmp	r3, #0
 8000246:	d14a      	bne.n	80002de <__udivmoddi4+0xa6>
 8000248:	428a      	cmp	r2, r1
 800024a:	4617      	mov	r7, r2
 800024c:	d962      	bls.n	8000314 <__udivmoddi4+0xdc>
 800024e:	fab2 f682 	clz	r6, r2
 8000252:	b14e      	cbz	r6, 8000268 <__udivmoddi4+0x30>
 8000254:	f1c6 0320 	rsb	r3, r6, #32
 8000258:	fa01 f806 	lsl.w	r8, r1, r6
 800025c:	fa20 f303 	lsr.w	r3, r0, r3
 8000260:	40b7      	lsls	r7, r6
 8000262:	ea43 0808 	orr.w	r8, r3, r8
 8000266:	40b4      	lsls	r4, r6
 8000268:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800026c:	fa1f fc87 	uxth.w	ip, r7
 8000270:	fbb8 f1fe 	udiv	r1, r8, lr
 8000274:	0c23      	lsrs	r3, r4, #16
 8000276:	fb0e 8811 	mls	r8, lr, r1, r8
 800027a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027e:	fb01 f20c 	mul.w	r2, r1, ip
 8000282:	429a      	cmp	r2, r3
 8000284:	d909      	bls.n	800029a <__udivmoddi4+0x62>
 8000286:	18fb      	adds	r3, r7, r3
 8000288:	f101 30ff 	add.w	r0, r1, #4294967295
 800028c:	f080 80ea 	bcs.w	8000464 <__udivmoddi4+0x22c>
 8000290:	429a      	cmp	r2, r3
 8000292:	f240 80e7 	bls.w	8000464 <__udivmoddi4+0x22c>
 8000296:	3902      	subs	r1, #2
 8000298:	443b      	add	r3, r7
 800029a:	1a9a      	subs	r2, r3, r2
 800029c:	b2a3      	uxth	r3, r4
 800029e:	fbb2 f0fe 	udiv	r0, r2, lr
 80002a2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002aa:	fb00 fc0c 	mul.w	ip, r0, ip
 80002ae:	459c      	cmp	ip, r3
 80002b0:	d909      	bls.n	80002c6 <__udivmoddi4+0x8e>
 80002b2:	18fb      	adds	r3, r7, r3
 80002b4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b8:	f080 80d6 	bcs.w	8000468 <__udivmoddi4+0x230>
 80002bc:	459c      	cmp	ip, r3
 80002be:	f240 80d3 	bls.w	8000468 <__udivmoddi4+0x230>
 80002c2:	443b      	add	r3, r7
 80002c4:	3802      	subs	r0, #2
 80002c6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ca:	eba3 030c 	sub.w	r3, r3, ip
 80002ce:	2100      	movs	r1, #0
 80002d0:	b11d      	cbz	r5, 80002da <__udivmoddi4+0xa2>
 80002d2:	40f3      	lsrs	r3, r6
 80002d4:	2200      	movs	r2, #0
 80002d6:	e9c5 3200 	strd	r3, r2, [r5]
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d905      	bls.n	80002ee <__udivmoddi4+0xb6>
 80002e2:	b10d      	cbz	r5, 80002e8 <__udivmoddi4+0xb0>
 80002e4:	e9c5 0100 	strd	r0, r1, [r5]
 80002e8:	2100      	movs	r1, #0
 80002ea:	4608      	mov	r0, r1
 80002ec:	e7f5      	b.n	80002da <__udivmoddi4+0xa2>
 80002ee:	fab3 f183 	clz	r1, r3
 80002f2:	2900      	cmp	r1, #0
 80002f4:	d146      	bne.n	8000384 <__udivmoddi4+0x14c>
 80002f6:	4573      	cmp	r3, lr
 80002f8:	d302      	bcc.n	8000300 <__udivmoddi4+0xc8>
 80002fa:	4282      	cmp	r2, r0
 80002fc:	f200 8105 	bhi.w	800050a <__udivmoddi4+0x2d2>
 8000300:	1a84      	subs	r4, r0, r2
 8000302:	eb6e 0203 	sbc.w	r2, lr, r3
 8000306:	2001      	movs	r0, #1
 8000308:	4690      	mov	r8, r2
 800030a:	2d00      	cmp	r5, #0
 800030c:	d0e5      	beq.n	80002da <__udivmoddi4+0xa2>
 800030e:	e9c5 4800 	strd	r4, r8, [r5]
 8000312:	e7e2      	b.n	80002da <__udivmoddi4+0xa2>
 8000314:	2a00      	cmp	r2, #0
 8000316:	f000 8090 	beq.w	800043a <__udivmoddi4+0x202>
 800031a:	fab2 f682 	clz	r6, r2
 800031e:	2e00      	cmp	r6, #0
 8000320:	f040 80a4 	bne.w	800046c <__udivmoddi4+0x234>
 8000324:	1a8a      	subs	r2, r1, r2
 8000326:	0c03      	lsrs	r3, r0, #16
 8000328:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800032c:	b280      	uxth	r0, r0
 800032e:	b2bc      	uxth	r4, r7
 8000330:	2101      	movs	r1, #1
 8000332:	fbb2 fcfe 	udiv	ip, r2, lr
 8000336:	fb0e 221c 	mls	r2, lr, ip, r2
 800033a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033e:	fb04 f20c 	mul.w	r2, r4, ip
 8000342:	429a      	cmp	r2, r3
 8000344:	d907      	bls.n	8000356 <__udivmoddi4+0x11e>
 8000346:	18fb      	adds	r3, r7, r3
 8000348:	f10c 38ff 	add.w	r8, ip, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x11c>
 800034e:	429a      	cmp	r2, r3
 8000350:	f200 80e0 	bhi.w	8000514 <__udivmoddi4+0x2dc>
 8000354:	46c4      	mov	ip, r8
 8000356:	1a9b      	subs	r3, r3, r2
 8000358:	fbb3 f2fe 	udiv	r2, r3, lr
 800035c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000360:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000364:	fb02 f404 	mul.w	r4, r2, r4
 8000368:	429c      	cmp	r4, r3
 800036a:	d907      	bls.n	800037c <__udivmoddi4+0x144>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x142>
 8000374:	429c      	cmp	r4, r3
 8000376:	f200 80ca 	bhi.w	800050e <__udivmoddi4+0x2d6>
 800037a:	4602      	mov	r2, r0
 800037c:	1b1b      	subs	r3, r3, r4
 800037e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000382:	e7a5      	b.n	80002d0 <__udivmoddi4+0x98>
 8000384:	f1c1 0620 	rsb	r6, r1, #32
 8000388:	408b      	lsls	r3, r1
 800038a:	fa22 f706 	lsr.w	r7, r2, r6
 800038e:	431f      	orrs	r7, r3
 8000390:	fa0e f401 	lsl.w	r4, lr, r1
 8000394:	fa20 f306 	lsr.w	r3, r0, r6
 8000398:	fa2e fe06 	lsr.w	lr, lr, r6
 800039c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a0:	4323      	orrs	r3, r4
 80003a2:	fa00 f801 	lsl.w	r8, r0, r1
 80003a6:	fa1f fc87 	uxth.w	ip, r7
 80003aa:	fbbe f0f9 	udiv	r0, lr, r9
 80003ae:	0c1c      	lsrs	r4, r3, #16
 80003b0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003bc:	45a6      	cmp	lr, r4
 80003be:	fa02 f201 	lsl.w	r2, r2, r1
 80003c2:	d909      	bls.n	80003d8 <__udivmoddi4+0x1a0>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ca:	f080 809c 	bcs.w	8000506 <__udivmoddi4+0x2ce>
 80003ce:	45a6      	cmp	lr, r4
 80003d0:	f240 8099 	bls.w	8000506 <__udivmoddi4+0x2ce>
 80003d4:	3802      	subs	r0, #2
 80003d6:	443c      	add	r4, r7
 80003d8:	eba4 040e 	sub.w	r4, r4, lr
 80003dc:	fa1f fe83 	uxth.w	lr, r3
 80003e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e4:	fb09 4413 	mls	r4, r9, r3, r4
 80003e8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ec:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f0:	45a4      	cmp	ip, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x1ce>
 80003f4:	193c      	adds	r4, r7, r4
 80003f6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003fa:	f080 8082 	bcs.w	8000502 <__udivmoddi4+0x2ca>
 80003fe:	45a4      	cmp	ip, r4
 8000400:	d97f      	bls.n	8000502 <__udivmoddi4+0x2ca>
 8000402:	3b02      	subs	r3, #2
 8000404:	443c      	add	r4, r7
 8000406:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800040a:	eba4 040c 	sub.w	r4, r4, ip
 800040e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000412:	4564      	cmp	r4, ip
 8000414:	4673      	mov	r3, lr
 8000416:	46e1      	mov	r9, ip
 8000418:	d362      	bcc.n	80004e0 <__udivmoddi4+0x2a8>
 800041a:	d05f      	beq.n	80004dc <__udivmoddi4+0x2a4>
 800041c:	b15d      	cbz	r5, 8000436 <__udivmoddi4+0x1fe>
 800041e:	ebb8 0203 	subs.w	r2, r8, r3
 8000422:	eb64 0409 	sbc.w	r4, r4, r9
 8000426:	fa04 f606 	lsl.w	r6, r4, r6
 800042a:	fa22 f301 	lsr.w	r3, r2, r1
 800042e:	431e      	orrs	r6, r3
 8000430:	40cc      	lsrs	r4, r1
 8000432:	e9c5 6400 	strd	r6, r4, [r5]
 8000436:	2100      	movs	r1, #0
 8000438:	e74f      	b.n	80002da <__udivmoddi4+0xa2>
 800043a:	fbb1 fcf2 	udiv	ip, r1, r2
 800043e:	0c01      	lsrs	r1, r0, #16
 8000440:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000444:	b280      	uxth	r0, r0
 8000446:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800044a:	463b      	mov	r3, r7
 800044c:	4638      	mov	r0, r7
 800044e:	463c      	mov	r4, r7
 8000450:	46b8      	mov	r8, r7
 8000452:	46be      	mov	lr, r7
 8000454:	2620      	movs	r6, #32
 8000456:	fbb1 f1f7 	udiv	r1, r1, r7
 800045a:	eba2 0208 	sub.w	r2, r2, r8
 800045e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000462:	e766      	b.n	8000332 <__udivmoddi4+0xfa>
 8000464:	4601      	mov	r1, r0
 8000466:	e718      	b.n	800029a <__udivmoddi4+0x62>
 8000468:	4610      	mov	r0, r2
 800046a:	e72c      	b.n	80002c6 <__udivmoddi4+0x8e>
 800046c:	f1c6 0220 	rsb	r2, r6, #32
 8000470:	fa2e f302 	lsr.w	r3, lr, r2
 8000474:	40b7      	lsls	r7, r6
 8000476:	40b1      	lsls	r1, r6
 8000478:	fa20 f202 	lsr.w	r2, r0, r2
 800047c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000480:	430a      	orrs	r2, r1
 8000482:	fbb3 f8fe 	udiv	r8, r3, lr
 8000486:	b2bc      	uxth	r4, r7
 8000488:	fb0e 3318 	mls	r3, lr, r8, r3
 800048c:	0c11      	lsrs	r1, r2, #16
 800048e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000492:	fb08 f904 	mul.w	r9, r8, r4
 8000496:	40b0      	lsls	r0, r6
 8000498:	4589      	cmp	r9, r1
 800049a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049e:	b280      	uxth	r0, r0
 80004a0:	d93e      	bls.n	8000520 <__udivmoddi4+0x2e8>
 80004a2:	1879      	adds	r1, r7, r1
 80004a4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a8:	d201      	bcs.n	80004ae <__udivmoddi4+0x276>
 80004aa:	4589      	cmp	r9, r1
 80004ac:	d81f      	bhi.n	80004ee <__udivmoddi4+0x2b6>
 80004ae:	eba1 0109 	sub.w	r1, r1, r9
 80004b2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b6:	fb09 f804 	mul.w	r8, r9, r4
 80004ba:	fb0e 1119 	mls	r1, lr, r9, r1
 80004be:	b292      	uxth	r2, r2
 80004c0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d229      	bcs.n	800051c <__udivmoddi4+0x2e4>
 80004c8:	18ba      	adds	r2, r7, r2
 80004ca:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ce:	d2c4      	bcs.n	800045a <__udivmoddi4+0x222>
 80004d0:	4542      	cmp	r2, r8
 80004d2:	d2c2      	bcs.n	800045a <__udivmoddi4+0x222>
 80004d4:	f1a9 0102 	sub.w	r1, r9, #2
 80004d8:	443a      	add	r2, r7
 80004da:	e7be      	b.n	800045a <__udivmoddi4+0x222>
 80004dc:	45f0      	cmp	r8, lr
 80004de:	d29d      	bcs.n	800041c <__udivmoddi4+0x1e4>
 80004e0:	ebbe 0302 	subs.w	r3, lr, r2
 80004e4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e8:	3801      	subs	r0, #1
 80004ea:	46e1      	mov	r9, ip
 80004ec:	e796      	b.n	800041c <__udivmoddi4+0x1e4>
 80004ee:	eba7 0909 	sub.w	r9, r7, r9
 80004f2:	4449      	add	r1, r9
 80004f4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fc:	fb09 f804 	mul.w	r8, r9, r4
 8000500:	e7db      	b.n	80004ba <__udivmoddi4+0x282>
 8000502:	4673      	mov	r3, lr
 8000504:	e77f      	b.n	8000406 <__udivmoddi4+0x1ce>
 8000506:	4650      	mov	r0, sl
 8000508:	e766      	b.n	80003d8 <__udivmoddi4+0x1a0>
 800050a:	4608      	mov	r0, r1
 800050c:	e6fd      	b.n	800030a <__udivmoddi4+0xd2>
 800050e:	443b      	add	r3, r7
 8000510:	3a02      	subs	r2, #2
 8000512:	e733      	b.n	800037c <__udivmoddi4+0x144>
 8000514:	f1ac 0c02 	sub.w	ip, ip, #2
 8000518:	443b      	add	r3, r7
 800051a:	e71c      	b.n	8000356 <__udivmoddi4+0x11e>
 800051c:	4649      	mov	r1, r9
 800051e:	e79c      	b.n	800045a <__udivmoddi4+0x222>
 8000520:	eba1 0109 	sub.w	r1, r1, r9
 8000524:	46c4      	mov	ip, r8
 8000526:	fbb1 f9fe 	udiv	r9, r1, lr
 800052a:	fb09 f804 	mul.w	r8, r9, r4
 800052e:	e7c4      	b.n	80004ba <__udivmoddi4+0x282>

08000530 <__aeabi_idiv0>:
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop

08000534 <DP83822_init>:
#include "stm32f7xx_hal.h"

#include "DP83822.h"
#include "ethernet.h"

void DP83822_init() {
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
	HAL_Delay(1); // wait one MDC cycle before first SMI transaction (1 ms is way more than one cycle)
 8000538:	2001      	movs	r0, #1
 800053a:	f001 f821 	bl	8001580 <HAL_Delay>

	ETH_config_SMI(0x01); // default PHY address
 800053e:	2001      	movs	r0, #1
 8000540:	f000 f982 	bl	8000848 <ETH_config_SMI>
	ETH_write_PHY(0x00, 0x6100, 0); // enable MII loopback, set speed to 100 Mbps, disable auto-negotiation
 8000544:	2200      	movs	r2, #0
 8000546:	f44f 41c2 	mov.w	r1, #24832	@ 0x6100
 800054a:	2000      	movs	r0, #0
 800054c:	f000 f9c6 	bl	80008dc <ETH_write_PHY>
	ETH_write_PHY(0x16, 0x0120, 1); // enable transmitting while in MII loopback
 8000550:	2201      	movs	r2, #1
 8000552:	f44f 7190 	mov.w	r1, #288	@ 0x120
 8000556:	2016      	movs	r0, #22
 8000558:	f000 f9c0 	bl	80008dc <ETH_write_PHY>
}
 800055c:	bf00      	nop
 800055e:	bd80      	pop	{r7, pc}

08000560 <ETH_MspInit>:
extern volatile uint8_t* rbuf5;
extern volatile uint8_t* rbuf6;
extern volatile uint8_t* rbuf7;

// Initialize GPIO and clock
void ETH_MspInit() {
 8000560:	b580      	push	{r7, lr}
 8000562:	b088      	sub	sp, #32
 8000564:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000566:	f107 030c 	add.w	r3, r7, #12
 800056a:	2200      	movs	r2, #0
 800056c:	601a      	str	r2, [r3, #0]
 800056e:	605a      	str	r2, [r3, #4]
 8000570:	609a      	str	r2, [r3, #8]
 8000572:	60da      	str	r2, [r3, #12]
 8000574:	611a      	str	r2, [r3, #16]

	__HAL_RCC_ETH_CLK_ENABLE();
 8000576:	4b2c      	ldr	r3, [pc, #176]	@ (8000628 <ETH_MspInit+0xc8>)
 8000578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800057a:	4a2b      	ldr	r2, [pc, #172]	@ (8000628 <ETH_MspInit+0xc8>)
 800057c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000580:	6313      	str	r3, [r2, #48]	@ 0x30
 8000582:	4b29      	ldr	r3, [pc, #164]	@ (8000628 <ETH_MspInit+0xc8>)
 8000584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000586:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800058a:	60bb      	str	r3, [r7, #8]
 800058c:	68bb      	ldr	r3, [r7, #8]
 800058e:	4b26      	ldr	r3, [pc, #152]	@ (8000628 <ETH_MspInit+0xc8>)
 8000590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000592:	4a25      	ldr	r2, [pc, #148]	@ (8000628 <ETH_MspInit+0xc8>)
 8000594:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000598:	6313      	str	r3, [r2, #48]	@ 0x30
 800059a:	4b23      	ldr	r3, [pc, #140]	@ (8000628 <ETH_MspInit+0xc8>)
 800059c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800059e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80005a2:	607b      	str	r3, [r7, #4]
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	4b20      	ldr	r3, [pc, #128]	@ (8000628 <ETH_MspInit+0xc8>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005aa:	4a1f      	ldr	r2, [pc, #124]	@ (8000628 <ETH_MspInit+0xc8>)
 80005ac:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80005b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005b2:	4b1d      	ldr	r3, [pc, #116]	@ (8000628 <ETH_MspInit+0xc8>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80005ba:	603b      	str	r3, [r7, #0]
 80005bc:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005be:	2302      	movs	r3, #2
 80005c0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c2:	2300      	movs	r3, #0
 80005c4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005c6:	2303      	movs	r3, #3
 80005c8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80005ca:	230b      	movs	r3, #11
 80005cc:	61fb      	str	r3, [r7, #28]

	// Initialize Port A pins
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_7;
 80005ce:	238f      	movs	r3, #143	@ 0x8f
 80005d0:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005d2:	f107 030c 	add.w	r3, r7, #12
 80005d6:	4619      	mov	r1, r3
 80005d8:	4814      	ldr	r0, [pc, #80]	@ (800062c <ETH_MspInit+0xcc>)
 80005da:	f001 fa7b 	bl	8001ad4 <HAL_GPIO_Init>

	// Initialize Port B pins
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13;
 80005de:	f643 4303 	movw	r3, #15363	@ 0x3c03
 80005e2:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005e4:	f107 030c 	add.w	r3, r7, #12
 80005e8:	4619      	mov	r1, r3
 80005ea:	4811      	ldr	r0, [pc, #68]	@ (8000630 <ETH_MspInit+0xd0>)
 80005ec:	f001 fa72 	bl	8001ad4 <HAL_GPIO_Init>

	// Initialize Port C pins
	GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5;
 80005f0:	233e      	movs	r3, #62	@ 0x3e
 80005f2:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005f4:	f107 030c 	add.w	r3, r7, #12
 80005f8:	4619      	mov	r1, r3
 80005fa:	480e      	ldr	r0, [pc, #56]	@ (8000634 <ETH_MspInit+0xd4>)
 80005fc:	f001 fa6a 	bl	8001ad4 <HAL_GPIO_Init>

	// Initialize Port E pin
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000600:	2304      	movs	r3, #4
 8000602:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000604:	f107 030c 	add.w	r3, r7, #12
 8000608:	4619      	mov	r1, r3
 800060a:	480b      	ldr	r0, [pc, #44]	@ (8000638 <ETH_MspInit+0xd8>)
 800060c:	f001 fa62 	bl	8001ad4 <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(ETH_IRQn, 0, 0);
 8000610:	2200      	movs	r2, #0
 8000612:	2100      	movs	r1, #0
 8000614:	203d      	movs	r0, #61	@ 0x3d
 8000616:	f001 f9ae 	bl	8001976 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(ETH_IRQn);
 800061a:	203d      	movs	r0, #61	@ 0x3d
 800061c:	f001 f9c7 	bl	80019ae <HAL_NVIC_EnableIRQ>
}
 8000620:	bf00      	nop
 8000622:	3720      	adds	r7, #32
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	40023800 	.word	0x40023800
 800062c:	40020000 	.word	0x40020000
 8000630:	40020400 	.word	0x40020400
 8000634:	40020800 	.word	0x40020800
 8000638:	40021000 	.word	0x40021000

0800063c <ETH_init_descriptors>:

// Creates transmit and receive descriptor lists
void ETH_init_descriptors() {
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
	TxDescriptors[0].TDES0 = 0x10000000;
 8000640:	4b3f      	ldr	r3, [pc, #252]	@ (8000740 <ETH_init_descriptors+0x104>)
 8000642:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000646:	601a      	str	r2, [r3, #0]
	TxDescriptors[0].TDES1 = 0x00080008;
 8000648:	4b3d      	ldr	r3, [pc, #244]	@ (8000740 <ETH_init_descriptors+0x104>)
 800064a:	f04f 1208 	mov.w	r2, #524296	@ 0x80008
 800064e:	605a      	str	r2, [r3, #4]
	TxDescriptors[0].TDES2 = (uint32_t)(&buf0);
 8000650:	4a3c      	ldr	r2, [pc, #240]	@ (8000744 <ETH_init_descriptors+0x108>)
 8000652:	4b3b      	ldr	r3, [pc, #236]	@ (8000740 <ETH_init_descriptors+0x104>)
 8000654:	609a      	str	r2, [r3, #8]
	TxDescriptors[0].TDES3 = (uint32_t)(&buf1);
 8000656:	4a3c      	ldr	r2, [pc, #240]	@ (8000748 <ETH_init_descriptors+0x10c>)
 8000658:	4b39      	ldr	r3, [pc, #228]	@ (8000740 <ETH_init_descriptors+0x104>)
 800065a:	60da      	str	r2, [r3, #12]

	TxDescriptors[1].TDES0 = 0xE0000000;
 800065c:	4b38      	ldr	r3, [pc, #224]	@ (8000740 <ETH_init_descriptors+0x104>)
 800065e:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8000662:	611a      	str	r2, [r3, #16]
	TxDescriptors[1].TDES1 = 0x00080008;
 8000664:	4b36      	ldr	r3, [pc, #216]	@ (8000740 <ETH_init_descriptors+0x104>)
 8000666:	f04f 1208 	mov.w	r2, #524296	@ 0x80008
 800066a:	615a      	str	r2, [r3, #20]
	TxDescriptors[1].TDES2 = (uint32_t)(&buf2);
 800066c:	4a37      	ldr	r2, [pc, #220]	@ (800074c <ETH_init_descriptors+0x110>)
 800066e:	4b34      	ldr	r3, [pc, #208]	@ (8000740 <ETH_init_descriptors+0x104>)
 8000670:	619a      	str	r2, [r3, #24]
	TxDescriptors[1].TDES3 = (uint32_t)(&buf3);
 8000672:	4a37      	ldr	r2, [pc, #220]	@ (8000750 <ETH_init_descriptors+0x114>)
 8000674:	4b32      	ldr	r3, [pc, #200]	@ (8000740 <ETH_init_descriptors+0x104>)
 8000676:	61da      	str	r2, [r3, #28]

	TxDescriptors[2].TDES0 = 0x10000000;
 8000678:	4b31      	ldr	r3, [pc, #196]	@ (8000740 <ETH_init_descriptors+0x104>)
 800067a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800067e:	621a      	str	r2, [r3, #32]
	TxDescriptors[2].TDES1 = 0x00080008;
 8000680:	4b2f      	ldr	r3, [pc, #188]	@ (8000740 <ETH_init_descriptors+0x104>)
 8000682:	f04f 1208 	mov.w	r2, #524296	@ 0x80008
 8000686:	625a      	str	r2, [r3, #36]	@ 0x24
	TxDescriptors[2].TDES2 = (uint32_t)(&buf4);
 8000688:	4a32      	ldr	r2, [pc, #200]	@ (8000754 <ETH_init_descriptors+0x118>)
 800068a:	4b2d      	ldr	r3, [pc, #180]	@ (8000740 <ETH_init_descriptors+0x104>)
 800068c:	629a      	str	r2, [r3, #40]	@ 0x28
	TxDescriptors[2].TDES3 = (uint32_t)(&buf5);
 800068e:	4a32      	ldr	r2, [pc, #200]	@ (8000758 <ETH_init_descriptors+0x11c>)
 8000690:	4b2b      	ldr	r3, [pc, #172]	@ (8000740 <ETH_init_descriptors+0x104>)
 8000692:	62da      	str	r2, [r3, #44]	@ 0x2c

	TxDescriptors[3].TDES0 = 0xE0200000;
 8000694:	4b2a      	ldr	r3, [pc, #168]	@ (8000740 <ETH_init_descriptors+0x104>)
 8000696:	4a31      	ldr	r2, [pc, #196]	@ (800075c <ETH_init_descriptors+0x120>)
 8000698:	631a      	str	r2, [r3, #48]	@ 0x30
	TxDescriptors[3].TDES1 = 0x00080008;
 800069a:	4b29      	ldr	r3, [pc, #164]	@ (8000740 <ETH_init_descriptors+0x104>)
 800069c:	f04f 1208 	mov.w	r2, #524296	@ 0x80008
 80006a0:	635a      	str	r2, [r3, #52]	@ 0x34
	TxDescriptors[3].TDES2 = (uint32_t)(&buf6);
 80006a2:	4a2f      	ldr	r2, [pc, #188]	@ (8000760 <ETH_init_descriptors+0x124>)
 80006a4:	4b26      	ldr	r3, [pc, #152]	@ (8000740 <ETH_init_descriptors+0x104>)
 80006a6:	639a      	str	r2, [r3, #56]	@ 0x38
	TxDescriptors[3].TDES3 = (uint32_t)(&buf7);
 80006a8:	4a2e      	ldr	r2, [pc, #184]	@ (8000764 <ETH_init_descriptors+0x128>)
 80006aa:	4b25      	ldr	r3, [pc, #148]	@ (8000740 <ETH_init_descriptors+0x104>)
 80006ac:	63da      	str	r2, [r3, #60]	@ 0x3c

	// Set OWN bit in first descriptor of frame after setting up other descriptors in frame
	TxDescriptors[0].TDES0 |= 0x80000000;
 80006ae:	4b24      	ldr	r3, [pc, #144]	@ (8000740 <ETH_init_descriptors+0x104>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80006b6:	4a22      	ldr	r2, [pc, #136]	@ (8000740 <ETH_init_descriptors+0x104>)
 80006b8:	6013      	str	r3, [r2, #0]
	TxDescriptors[2].TDES0 |= 0x80000000;
 80006ba:	4b21      	ldr	r3, [pc, #132]	@ (8000740 <ETH_init_descriptors+0x104>)
 80006bc:	6a1b      	ldr	r3, [r3, #32]
 80006be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80006c2:	4a1f      	ldr	r2, [pc, #124]	@ (8000740 <ETH_init_descriptors+0x104>)
 80006c4:	6213      	str	r3, [r2, #32]

	RxDescriptors[0].RDES0 = 0x80000000;
 80006c6:	4b28      	ldr	r3, [pc, #160]	@ (8000768 <ETH_init_descriptors+0x12c>)
 80006c8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80006cc:	601a      	str	r2, [r3, #0]
	RxDescriptors[0].RDES1 = 0x00080000;
 80006ce:	4b26      	ldr	r3, [pc, #152]	@ (8000768 <ETH_init_descriptors+0x12c>)
 80006d0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80006d4:	605a      	str	r2, [r3, #4]
	RxDescriptors[0].RDES2 = (uint32_t)(&rbuf0);
 80006d6:	4a25      	ldr	r2, [pc, #148]	@ (800076c <ETH_init_descriptors+0x130>)
 80006d8:	4b23      	ldr	r3, [pc, #140]	@ (8000768 <ETH_init_descriptors+0x12c>)
 80006da:	609a      	str	r2, [r3, #8]
	RxDescriptors[0].RDES3 = (uint32_t)(&rbuf1);
 80006dc:	4a24      	ldr	r2, [pc, #144]	@ (8000770 <ETH_init_descriptors+0x134>)
 80006de:	4b22      	ldr	r3, [pc, #136]	@ (8000768 <ETH_init_descriptors+0x12c>)
 80006e0:	60da      	str	r2, [r3, #12]

	RxDescriptors[1].RDES0 = 0x80000000;
 80006e2:	4b21      	ldr	r3, [pc, #132]	@ (8000768 <ETH_init_descriptors+0x12c>)
 80006e4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80006e8:	611a      	str	r2, [r3, #16]
	RxDescriptors[1].RDES1 = 0x00080008;
 80006ea:	4b1f      	ldr	r3, [pc, #124]	@ (8000768 <ETH_init_descriptors+0x12c>)
 80006ec:	f04f 1208 	mov.w	r2, #524296	@ 0x80008
 80006f0:	615a      	str	r2, [r3, #20]
	RxDescriptors[1].RDES2 = (uint32_t)(&rbuf2);
 80006f2:	4a20      	ldr	r2, [pc, #128]	@ (8000774 <ETH_init_descriptors+0x138>)
 80006f4:	4b1c      	ldr	r3, [pc, #112]	@ (8000768 <ETH_init_descriptors+0x12c>)
 80006f6:	619a      	str	r2, [r3, #24]
	RxDescriptors[1].RDES3 = (uint32_t)(&rbuf3);
 80006f8:	4a1f      	ldr	r2, [pc, #124]	@ (8000778 <ETH_init_descriptors+0x13c>)
 80006fa:	4b1b      	ldr	r3, [pc, #108]	@ (8000768 <ETH_init_descriptors+0x12c>)
 80006fc:	61da      	str	r2, [r3, #28]

	RxDescriptors[2].RDES0 = 0x80000000;
 80006fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000768 <ETH_init_descriptors+0x12c>)
 8000700:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8000704:	621a      	str	r2, [r3, #32]
	RxDescriptors[2].RDES1 = 0x00080008;
 8000706:	4b18      	ldr	r3, [pc, #96]	@ (8000768 <ETH_init_descriptors+0x12c>)
 8000708:	f04f 1208 	mov.w	r2, #524296	@ 0x80008
 800070c:	625a      	str	r2, [r3, #36]	@ 0x24
	RxDescriptors[2].RDES2 = (uint32_t)(&rbuf4);
 800070e:	4a1b      	ldr	r2, [pc, #108]	@ (800077c <ETH_init_descriptors+0x140>)
 8000710:	4b15      	ldr	r3, [pc, #84]	@ (8000768 <ETH_init_descriptors+0x12c>)
 8000712:	629a      	str	r2, [r3, #40]	@ 0x28
	RxDescriptors[2].RDES3 = (uint32_t)(&rbuf5);
 8000714:	4a1a      	ldr	r2, [pc, #104]	@ (8000780 <ETH_init_descriptors+0x144>)
 8000716:	4b14      	ldr	r3, [pc, #80]	@ (8000768 <ETH_init_descriptors+0x12c>)
 8000718:	62da      	str	r2, [r3, #44]	@ 0x2c

	RxDescriptors[3].RDES0 = 0x80000000;
 800071a:	4b13      	ldr	r3, [pc, #76]	@ (8000768 <ETH_init_descriptors+0x12c>)
 800071c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8000720:	631a      	str	r2, [r3, #48]	@ 0x30
	RxDescriptors[3].RDES1 = 0x00088008;
 8000722:	4b11      	ldr	r3, [pc, #68]	@ (8000768 <ETH_init_descriptors+0x12c>)
 8000724:	4a17      	ldr	r2, [pc, #92]	@ (8000784 <ETH_init_descriptors+0x148>)
 8000726:	635a      	str	r2, [r3, #52]	@ 0x34
	RxDescriptors[3].RDES2 = (uint32_t)(&rbuf6);
 8000728:	4a17      	ldr	r2, [pc, #92]	@ (8000788 <ETH_init_descriptors+0x14c>)
 800072a:	4b0f      	ldr	r3, [pc, #60]	@ (8000768 <ETH_init_descriptors+0x12c>)
 800072c:	639a      	str	r2, [r3, #56]	@ 0x38
	RxDescriptors[3].RDES3 = (uint32_t)(&rbuf7);
 800072e:	4a17      	ldr	r2, [pc, #92]	@ (800078c <ETH_init_descriptors+0x150>)
 8000730:	4b0d      	ldr	r3, [pc, #52]	@ (8000768 <ETH_init_descriptors+0x12c>)
 8000732:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000734:	bf00      	nop
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	2004c0a0 	.word	0x2004c0a0
 8000744:	2004c100 	.word	0x2004c100
 8000748:	2004c108 	.word	0x2004c108
 800074c:	2004c110 	.word	0x2004c110
 8000750:	2004c118 	.word	0x2004c118
 8000754:	2004c120 	.word	0x2004c120
 8000758:	2004c128 	.word	0x2004c128
 800075c:	e0200000 	.word	0xe0200000
 8000760:	2004c130 	.word	0x2004c130
 8000764:	2004c138 	.word	0x2004c138
 8000768:	2004c000 	.word	0x2004c000
 800076c:	2004c200 	.word	0x2004c200
 8000770:	2004c208 	.word	0x2004c208
 8000774:	2004c210 	.word	0x2004c210
 8000778:	2004c218 	.word	0x2004c218
 800077c:	2004c220 	.word	0x2004c220
 8000780:	2004c228 	.word	0x2004c228
 8000784:	00088008 	.word	0x00088008
 8000788:	2004c230 	.word	0x2004c230
 800078c:	2004c238 	.word	0x2004c238

08000790 <ETH_init>:

void ETH_init() {
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
	ETH_MspInit(); // initialize low-level stuff (GPIO, clock, interrupts)
 8000794:	f7ff fee4 	bl	8000560 <ETH_MspInit>

	while (*ETH_DMABMR & 0x00000001); // wait for software reset bit to be cleared before programming registers
 8000798:	bf00      	nop
 800079a:	4b14      	ldr	r3, [pc, #80]	@ (80007ec <ETH_init+0x5c>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	f003 0301 	and.w	r3, r3, #1
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d1f9      	bne.n	800079a <ETH_init+0xa>

	*ETH_DMABMR |= 0x04000000; // set mixed burst bit
 80007a6:	4b11      	ldr	r3, [pc, #68]	@ (80007ec <ETH_init+0x5c>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4a10      	ldr	r2, [pc, #64]	@ (80007ec <ETH_init+0x5c>)
 80007ac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80007b0:	6013      	str	r3, [r2, #0]
	*ETH_DMAIER |= 0x0001A5FE; // set bits for enabled interrupts
 80007b2:	4b0f      	ldr	r3, [pc, #60]	@ (80007f0 <ETH_init+0x60>)
 80007b4:	681a      	ldr	r2, [r3, #0]
 80007b6:	490e      	ldr	r1, [pc, #56]	@ (80007f0 <ETH_init+0x60>)
 80007b8:	4b0e      	ldr	r3, [pc, #56]	@ (80007f4 <ETH_init+0x64>)
 80007ba:	4313      	orrs	r3, r2
 80007bc:	600b      	str	r3, [r1, #0]
	*ETH_DMAOMR |= 0x072000C0; // configure operation mode register
 80007be:	4b0e      	ldr	r3, [pc, #56]	@ (80007f8 <ETH_init+0x68>)
 80007c0:	681a      	ldr	r2, [r3, #0]
 80007c2:	490d      	ldr	r1, [pc, #52]	@ (80007f8 <ETH_init+0x68>)
 80007c4:	4b0d      	ldr	r3, [pc, #52]	@ (80007fc <ETH_init+0x6c>)
 80007c6:	4313      	orrs	r3, r2
 80007c8:	600b      	str	r3, [r1, #0]

	// Create transmit and receive descriptor lists and write their addresses to DMARDLAR and DMATDLAR
	ETH_init_descriptors();
 80007ca:	f7ff ff37 	bl	800063c <ETH_init_descriptors>
	*ETH_DMARDLAR = (uint32_t)(RxDescriptors);
 80007ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000800 <ETH_init+0x70>)
 80007d0:	4a0c      	ldr	r2, [pc, #48]	@ (8000804 <ETH_init+0x74>)
 80007d2:	601a      	str	r2, [r3, #0]
	*ETH_DMATDLAR = (uint32_t)(TxDescriptors);
 80007d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000808 <ETH_init+0x78>)
 80007d6:	4a0d      	ldr	r2, [pc, #52]	@ (800080c <ETH_init+0x7c>)
 80007d8:	601a      	str	r2, [r3, #0]

	*ETH_MACFFR |= 0x80000000; // receive all frames
 80007da:	4b0d      	ldr	r3, [pc, #52]	@ (8000810 <ETH_init+0x80>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	4a0c      	ldr	r2, [pc, #48]	@ (8000810 <ETH_init+0x80>)
 80007e0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80007e4:	6013      	str	r3, [r2, #0]
}
 80007e6:	bf00      	nop
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	40029000 	.word	0x40029000
 80007f0:	4002901c 	.word	0x4002901c
 80007f4:	0001a5fe 	.word	0x0001a5fe
 80007f8:	40029018 	.word	0x40029018
 80007fc:	072000c0 	.word	0x072000c0
 8000800:	4002900c 	.word	0x4002900c
 8000804:	2004c000 	.word	0x2004c000
 8000808:	40029010 	.word	0x40029010
 800080c:	2004c0a0 	.word	0x2004c0a0
 8000810:	40028004 	.word	0x40028004

08000814 <ETH_start>:

void ETH_start() {
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
	*ETH_MACCR |= 0x0001488C; // enable transmit and receive on the MAC
 8000818:	4b08      	ldr	r3, [pc, #32]	@ (800083c <ETH_start+0x28>)
 800081a:	681a      	ldr	r2, [r3, #0]
 800081c:	4907      	ldr	r1, [pc, #28]	@ (800083c <ETH_start+0x28>)
 800081e:	4b08      	ldr	r3, [pc, #32]	@ (8000840 <ETH_start+0x2c>)
 8000820:	4313      	orrs	r3, r2
 8000822:	600b      	str	r3, [r1, #0]
	*ETH_DMAOMR |= 0x00002002; // enable transmit and receive on the DMA
 8000824:	4b07      	ldr	r3, [pc, #28]	@ (8000844 <ETH_start+0x30>)
 8000826:	681a      	ldr	r2, [r3, #0]
 8000828:	4906      	ldr	r1, [pc, #24]	@ (8000844 <ETH_start+0x30>)
 800082a:	f242 0302 	movw	r3, #8194	@ 0x2002
 800082e:	4313      	orrs	r3, r2
 8000830:	600b      	str	r3, [r1, #0]
}
 8000832:	bf00      	nop
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr
 800083c:	40028000 	.word	0x40028000
 8000840:	0001488c 	.word	0x0001488c
 8000844:	40029018 	.word	0x40029018

08000848 <ETH_config_SMI>:

// Configures the serial management interface (SMI), sets PHY address and MDC speed in MII address register
void ETH_config_SMI(uint8_t phy_addr) {
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	4603      	mov	r3, r0
 8000850:	71fb      	strb	r3, [r7, #7]
	*ETH_MACMIIAR |= (phy_addr & 0x1F) << 11; // PHY address should be 5 bits wide
 8000852:	4b0a      	ldr	r3, [pc, #40]	@ (800087c <ETH_config_SMI+0x34>)
 8000854:	681a      	ldr	r2, [r3, #0]
 8000856:	79fb      	ldrb	r3, [r7, #7]
 8000858:	02db      	lsls	r3, r3, #11
 800085a:	b29b      	uxth	r3, r3
 800085c:	4907      	ldr	r1, [pc, #28]	@ (800087c <ETH_config_SMI+0x34>)
 800085e:	4313      	orrs	r3, r2
 8000860:	600b      	str	r3, [r1, #0]
	*ETH_MACMIIAR |= 0x00000010; // select highest HCLK range (HCLK = 216 MHz)
 8000862:	4b06      	ldr	r3, [pc, #24]	@ (800087c <ETH_config_SMI+0x34>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	4a05      	ldr	r2, [pc, #20]	@ (800087c <ETH_config_SMI+0x34>)
 8000868:	f043 0310 	orr.w	r3, r3, #16
 800086c:	6013      	str	r3, [r2, #0]
}
 800086e:	bf00      	nop
 8000870:	370c      	adds	r7, #12
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop
 800087c:	40028010 	.word	0x40028010

08000880 <ETH_load_reg_addr>:

// Load PHY register address into MAC MII address register
void ETH_load_reg_addr(uint8_t reg_addr, uint8_t check_busy) {
 8000880:	b480      	push	{r7}
 8000882:	b083      	sub	sp, #12
 8000884:	af00      	add	r7, sp, #0
 8000886:	4603      	mov	r3, r0
 8000888:	460a      	mov	r2, r1
 800088a:	71fb      	strb	r3, [r7, #7]
 800088c:	4613      	mov	r3, r2
 800088e:	71bb      	strb	r3, [r7, #6]
	if (check_busy) {
 8000890:	79bb      	ldrb	r3, [r7, #6]
 8000892:	2b00      	cmp	r3, #0
 8000894:	d006      	beq.n	80008a4 <ETH_load_reg_addr+0x24>
		while (*ETH_MACMIIAR & 0x00000001); // wait until busy bit is cleared
 8000896:	bf00      	nop
 8000898:	4b0f      	ldr	r3, [pc, #60]	@ (80008d8 <ETH_load_reg_addr+0x58>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	f003 0301 	and.w	r3, r3, #1
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d1f9      	bne.n	8000898 <ETH_load_reg_addr+0x18>
	}

	if (reg_addr == 0x00) *ETH_MACMIIAR &= ~0x00000780; // cannot write zero using OR, must clear using AND
 80008a4:	79fb      	ldrb	r3, [r7, #7]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d106      	bne.n	80008b8 <ETH_load_reg_addr+0x38>
 80008aa:	4b0b      	ldr	r3, [pc, #44]	@ (80008d8 <ETH_load_reg_addr+0x58>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4a0a      	ldr	r2, [pc, #40]	@ (80008d8 <ETH_load_reg_addr+0x58>)
 80008b0:	f423 63f0 	bic.w	r3, r3, #1920	@ 0x780
 80008b4:	6013      	str	r3, [r2, #0]
	else *ETH_MACMIIAR |= (reg_addr & 0x1F) << 6; // register address should be 5 bits wide
}
 80008b6:	e008      	b.n	80008ca <ETH_load_reg_addr+0x4a>
	else *ETH_MACMIIAR |= (reg_addr & 0x1F) << 6; // register address should be 5 bits wide
 80008b8:	4b07      	ldr	r3, [pc, #28]	@ (80008d8 <ETH_load_reg_addr+0x58>)
 80008ba:	681a      	ldr	r2, [r3, #0]
 80008bc:	79fb      	ldrb	r3, [r7, #7]
 80008be:	019b      	lsls	r3, r3, #6
 80008c0:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 80008c4:	4904      	ldr	r1, [pc, #16]	@ (80008d8 <ETH_load_reg_addr+0x58>)
 80008c6:	4313      	orrs	r3, r2
 80008c8:	600b      	str	r3, [r1, #0]
}
 80008ca:	bf00      	nop
 80008cc:	370c      	adds	r7, #12
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop
 80008d8:	40028010 	.word	0x40028010

080008dc <ETH_write_PHY>:

// Writes to a register on a PHY using the SMI (serial management interface)
void ETH_write_PHY(uint8_t reg_addr, uint16_t write_data, uint8_t check_busy) {
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	4603      	mov	r3, r0
 80008e4:	71fb      	strb	r3, [r7, #7]
 80008e6:	460b      	mov	r3, r1
 80008e8:	80bb      	strh	r3, [r7, #4]
 80008ea:	4613      	mov	r3, r2
 80008ec:	71bb      	strb	r3, [r7, #6]
	ETH_load_reg_addr(reg_addr, check_busy);
 80008ee:	79ba      	ldrb	r2, [r7, #6]
 80008f0:	79fb      	ldrb	r3, [r7, #7]
 80008f2:	4611      	mov	r1, r2
 80008f4:	4618      	mov	r0, r3
 80008f6:	f7ff ffc3 	bl	8000880 <ETH_load_reg_addr>

	*ETH_MACMIIDR &= ~0x0000FFFF; // clear lower 16 bits of data register
 80008fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000934 <ETH_write_PHY+0x58>)
 80008fc:	681a      	ldr	r2, [r3, #0]
 80008fe:	490d      	ldr	r1, [pc, #52]	@ (8000934 <ETH_write_PHY+0x58>)
 8000900:	4b0d      	ldr	r3, [pc, #52]	@ (8000938 <ETH_write_PHY+0x5c>)
 8000902:	4013      	ands	r3, r2
 8000904:	600b      	str	r3, [r1, #0]
	*ETH_MACMIIDR |= write_data; // write data to lower 16 bits of data register
 8000906:	4b0b      	ldr	r3, [pc, #44]	@ (8000934 <ETH_write_PHY+0x58>)
 8000908:	681a      	ldr	r2, [r3, #0]
 800090a:	88bb      	ldrh	r3, [r7, #4]
 800090c:	4909      	ldr	r1, [pc, #36]	@ (8000934 <ETH_write_PHY+0x58>)
 800090e:	4313      	orrs	r3, r2
 8000910:	600b      	str	r3, [r1, #0]

	*ETH_MACMIIAR |= 0x00000002; // set write bit
 8000912:	4b0a      	ldr	r3, [pc, #40]	@ (800093c <ETH_write_PHY+0x60>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	4a09      	ldr	r2, [pc, #36]	@ (800093c <ETH_write_PHY+0x60>)
 8000918:	f043 0302 	orr.w	r3, r3, #2
 800091c:	6013      	str	r3, [r2, #0]
	*ETH_MACMIIAR |= 0x00000001; // set busy bit to start write
 800091e:	4b07      	ldr	r3, [pc, #28]	@ (800093c <ETH_write_PHY+0x60>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	4a06      	ldr	r2, [pc, #24]	@ (800093c <ETH_write_PHY+0x60>)
 8000924:	f043 0301 	orr.w	r3, r3, #1
 8000928:	6013      	str	r3, [r2, #0]
}
 800092a:	bf00      	nop
 800092c:	3708      	adds	r7, #8
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40028014 	.word	0x40028014
 8000938:	ffff0000 	.word	0xffff0000
 800093c:	40028010 	.word	0x40028010

08000940 <ETH_InterruptRequestHandler>:

	while (*ETH_MACMIIAR & 0x00000001); // wait for read to complete
	return *ETH_MACMIIDR;
}

void ETH_InterruptRequestHandler() {
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0
	if (*ETH_DMASR & 0x00010000) { // check if there was a normal interrupt
 8000946:	4b96      	ldr	r3, [pc, #600]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800094e:	2b00      	cmp	r3, #0
 8000950:	d05e      	beq.n	8000a10 <ETH_InterruptRequestHandler+0xd0>
		if (*ETH_DMASR & 0x00000040) { // check if receive completed
 8000952:	4b93      	ldr	r3, [pc, #588]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800095a:	2b00      	cmp	r3, #0
 800095c:	d02b      	beq.n	80009b6 <ETH_InterruptRequestHandler+0x76>
			*ETH_DMASR &= ~0x00000040;
 800095e:	4b90      	ldr	r3, [pc, #576]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	4a8f      	ldr	r2, [pc, #572]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000964:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000968:	6013      	str	r3, [r2, #0]
			*ETH_DMASR &= ~0x00010000;
 800096a:	4b8d      	ldr	r3, [pc, #564]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	4a8c      	ldr	r2, [pc, #560]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000970:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000974:	6013      	str	r3, [r2, #0]

			HAL_GPIO_TogglePin(Heartbeat_GPIO_Port, Heartbeat_Pin);
 8000976:	2110      	movs	r1, #16
 8000978:	488a      	ldr	r0, [pc, #552]	@ (8000ba4 <ETH_InterruptRequestHandler+0x264>)
 800097a:	f001 fa70 	bl	8001e5e <HAL_GPIO_TogglePin>

			// Give ownership of applicable receive descriptors back to DMA
			for (uint8_t i = 0; i < 2; i++) {
 800097e:	2300      	movs	r3, #0
 8000980:	73fb      	strb	r3, [r7, #15]
 8000982:	e015      	b.n	80009b0 <ETH_InterruptRequestHandler+0x70>
				if (~(RxDescriptors[i].RDES0) & 0x80000000) {
 8000984:	7bfb      	ldrb	r3, [r7, #15]
 8000986:	4a88      	ldr	r2, [pc, #544]	@ (8000ba8 <ETH_InterruptRequestHandler+0x268>)
 8000988:	011b      	lsls	r3, r3, #4
 800098a:	4413      	add	r3, r2
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	2b00      	cmp	r3, #0
 8000990:	db0b      	blt.n	80009aa <ETH_InterruptRequestHandler+0x6a>
					RxDescriptors[i].RDES0 |= 0x80000000;
 8000992:	7bfb      	ldrb	r3, [r7, #15]
 8000994:	4a84      	ldr	r2, [pc, #528]	@ (8000ba8 <ETH_InterruptRequestHandler+0x268>)
 8000996:	011b      	lsls	r3, r3, #4
 8000998:	4413      	add	r3, r2
 800099a:	681a      	ldr	r2, [r3, #0]
 800099c:	7bfb      	ldrb	r3, [r7, #15]
 800099e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80009a2:	4981      	ldr	r1, [pc, #516]	@ (8000ba8 <ETH_InterruptRequestHandler+0x268>)
 80009a4:	011b      	lsls	r3, r3, #4
 80009a6:	440b      	add	r3, r1
 80009a8:	601a      	str	r2, [r3, #0]
			for (uint8_t i = 0; i < 2; i++) {
 80009aa:	7bfb      	ldrb	r3, [r7, #15]
 80009ac:	3301      	adds	r3, #1
 80009ae:	73fb      	strb	r3, [r7, #15]
 80009b0:	7bfb      	ldrb	r3, [r7, #15]
 80009b2:	2b01      	cmp	r3, #1
 80009b4:	d9e6      	bls.n	8000984 <ETH_InterruptRequestHandler+0x44>
				}
			}
		}

		if (*ETH_DMASR & 0x00000004) { // check if transmit buffer unavailable
 80009b6:	4b7a      	ldr	r3, [pc, #488]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	f003 0304 	and.w	r3, r3, #4
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d026      	beq.n	8000a10 <ETH_InterruptRequestHandler+0xd0>
			*ETH_DMASR &= ~0x00000004;
 80009c2:	4b77      	ldr	r3, [pc, #476]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4a76      	ldr	r2, [pc, #472]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 80009c8:	f023 0304 	bic.w	r3, r3, #4
 80009cc:	6013      	str	r3, [r2, #0]
			*ETH_DMASR &= ~0x00010000;
 80009ce:	4b74      	ldr	r3, [pc, #464]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	4a73      	ldr	r2, [pc, #460]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 80009d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80009d8:	6013      	str	r3, [r2, #0]

			// Give ownership of all transmit descriptors back to DMA
			for (uint8_t i = 0; i < 4; i++) {
 80009da:	2300      	movs	r3, #0
 80009dc:	73bb      	strb	r3, [r7, #14]
 80009de:	e00e      	b.n	80009fe <ETH_InterruptRequestHandler+0xbe>
				TxDescriptors[i].TDES0 |= 0x80000000;
 80009e0:	7bbb      	ldrb	r3, [r7, #14]
 80009e2:	4a72      	ldr	r2, [pc, #456]	@ (8000bac <ETH_InterruptRequestHandler+0x26c>)
 80009e4:	011b      	lsls	r3, r3, #4
 80009e6:	4413      	add	r3, r2
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	7bbb      	ldrb	r3, [r7, #14]
 80009ec:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80009f0:	496e      	ldr	r1, [pc, #440]	@ (8000bac <ETH_InterruptRequestHandler+0x26c>)
 80009f2:	011b      	lsls	r3, r3, #4
 80009f4:	440b      	add	r3, r1
 80009f6:	601a      	str	r2, [r3, #0]
			for (uint8_t i = 0; i < 4; i++) {
 80009f8:	7bbb      	ldrb	r3, [r7, #14]
 80009fa:	3301      	adds	r3, #1
 80009fc:	73bb      	strb	r3, [r7, #14]
 80009fe:	7bbb      	ldrb	r3, [r7, #14]
 8000a00:	2b03      	cmp	r3, #3
 8000a02:	d9ed      	bls.n	80009e0 <ETH_InterruptRequestHandler+0xa0>
			}

			*ETH_DMATPDR |= 0x1; // trigger transmit poll demand
 8000a04:	4b6a      	ldr	r3, [pc, #424]	@ (8000bb0 <ETH_InterruptRequestHandler+0x270>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4a69      	ldr	r2, [pc, #420]	@ (8000bb0 <ETH_InterruptRequestHandler+0x270>)
 8000a0a:	f043 0301 	orr.w	r3, r3, #1
 8000a0e:	6013      	str	r3, [r2, #0]
		}
	}

	if (*ETH_DMASR & 0x00008000) { // check if there was an abnormal interrupt
 8000a10:	4b63      	ldr	r3, [pc, #396]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	f000 80bd 	beq.w	8000b98 <ETH_InterruptRequestHandler+0x258>
		if (*ETH_DMASR & 0x00002000) { // check fatal bus error status bit
 8000a1e:	4b60      	ldr	r3, [pc, #384]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d04a      	beq.n	8000ac0 <ETH_InterruptRequestHandler+0x180>
			*ETH_DMASR &= ~0x00002000;
 8000a2a:	4b5d      	ldr	r3, [pc, #372]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	4a5c      	ldr	r2, [pc, #368]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000a30:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000a34:	6013      	str	r3, [r2, #0]
			*ETH_DMASR &= ~0x00008000;
 8000a36:	4b5a      	ldr	r3, [pc, #360]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	4a59      	ldr	r2, [pc, #356]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000a3c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000a40:	6013      	str	r3, [r2, #0]

			if (*ETH_DMASR & 0x02000000) {
 8000a42:	4b57      	ldr	r3, [pc, #348]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d00c      	beq.n	8000a68 <ETH_InterruptRequestHandler+0x128>
				*ETH_DMASR &= ~0x02000000;
 8000a4e:	4b54      	ldr	r3, [pc, #336]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	4a53      	ldr	r2, [pc, #332]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000a54:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8000a58:	6013      	str	r3, [r2, #0]
				*ETH_DMASR &= ~0x00008000;
 8000a5a:	4b51      	ldr	r3, [pc, #324]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	4a50      	ldr	r2, [pc, #320]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000a60:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000a64:	6013      	str	r3, [r2, #0]
 8000a66:	e001      	b.n	8000a6c <ETH_InterruptRequestHandler+0x12c>
			}
			else {
				int x = 1;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	60bb      	str	r3, [r7, #8]
			}

			if (*ETH_DMASR & 0x01000000) {
 8000a6c:	4b4c      	ldr	r3, [pc, #304]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d00c      	beq.n	8000a92 <ETH_InterruptRequestHandler+0x152>
				*ETH_DMASR &= ~0x01000000;
 8000a78:	4b49      	ldr	r3, [pc, #292]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a48      	ldr	r2, [pc, #288]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000a7e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000a82:	6013      	str	r3, [r2, #0]
				*ETH_DMASR &= ~0x00008000;
 8000a84:	4b46      	ldr	r3, [pc, #280]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a45      	ldr	r2, [pc, #276]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000a8a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000a8e:	6013      	str	r3, [r2, #0]
 8000a90:	e001      	b.n	8000a96 <ETH_InterruptRequestHandler+0x156>
			}
			else {
				int x = 1;
 8000a92:	2301      	movs	r3, #1
 8000a94:	607b      	str	r3, [r7, #4]
			}

			if (*ETH_DMASR & 0x00800000) {
 8000a96:	4b42      	ldr	r3, [pc, #264]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d00c      	beq.n	8000abc <ETH_InterruptRequestHandler+0x17c>
				*ETH_DMASR &= ~0x00800000;
 8000aa2:	4b3f      	ldr	r3, [pc, #252]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4a3e      	ldr	r2, [pc, #248]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000aa8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8000aac:	6013      	str	r3, [r2, #0]
				*ETH_DMASR &= ~0x00008000;
 8000aae:	4b3c      	ldr	r3, [pc, #240]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4a3b      	ldr	r2, [pc, #236]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000ab4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000ab8:	6013      	str	r3, [r2, #0]
 8000aba:	e001      	b.n	8000ac0 <ETH_InterruptRequestHandler+0x180>
			}
			else {
				int x = 1;
 8000abc:	2301      	movs	r3, #1
 8000abe:	603b      	str	r3, [r7, #0]
			}
		}

		if (*ETH_DMASR & 0x00000100) { // check if receive process was stopped
 8000ac0:	4b37      	ldr	r3, [pc, #220]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d00b      	beq.n	8000ae4 <ETH_InterruptRequestHandler+0x1a4>
			*ETH_DMASR &= ~0x00000100;
 8000acc:	4b34      	ldr	r3, [pc, #208]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a33      	ldr	r2, [pc, #204]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000ad2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000ad6:	6013      	str	r3, [r2, #0]
			*ETH_DMASR &= ~0x00008000;
 8000ad8:	4b31      	ldr	r3, [pc, #196]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4a30      	ldr	r2, [pc, #192]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000ade:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000ae2:	6013      	str	r3, [r2, #0]
		}

		if (*ETH_DMASR & 0x00000080) { // check if receive buffer unavailable
 8000ae4:	4b2e      	ldr	r3, [pc, #184]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d00b      	beq.n	8000b08 <ETH_InterruptRequestHandler+0x1c8>
			*ETH_DMASR &= ~0x00000080;
 8000af0:	4b2b      	ldr	r3, [pc, #172]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a2a      	ldr	r2, [pc, #168]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000af6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000afa:	6013      	str	r3, [r2, #0]
			*ETH_DMASR &= ~0x00008000;
 8000afc:	4b28      	ldr	r3, [pc, #160]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a27      	ldr	r2, [pc, #156]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b02:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000b06:	6013      	str	r3, [r2, #0]
		}

		if (*ETH_DMASR & 0x00000020) { // check transmit underflow status bit
 8000b08:	4b25      	ldr	r3, [pc, #148]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	f003 0320 	and.w	r3, r3, #32
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d00b      	beq.n	8000b2c <ETH_InterruptRequestHandler+0x1ec>
			*ETH_DMASR &= ~0x00000020;
 8000b14:	4b22      	ldr	r3, [pc, #136]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a21      	ldr	r2, [pc, #132]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b1a:	f023 0320 	bic.w	r3, r3, #32
 8000b1e:	6013      	str	r3, [r2, #0]
			*ETH_DMASR &= ~0x00008000;
 8000b20:	4b1f      	ldr	r3, [pc, #124]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a1e      	ldr	r2, [pc, #120]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b26:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000b2a:	6013      	str	r3, [r2, #0]
		}

		if (*ETH_DMASR & 0x00000010) { // check receive overflow status bit
 8000b2c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	f003 0310 	and.w	r3, r3, #16
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d00b      	beq.n	8000b50 <ETH_InterruptRequestHandler+0x210>
			*ETH_DMASR &= ~0x00000010;
 8000b38:	4b19      	ldr	r3, [pc, #100]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a18      	ldr	r2, [pc, #96]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b3e:	f023 0310 	bic.w	r3, r3, #16
 8000b42:	6013      	str	r3, [r2, #0]
			*ETH_DMASR &= ~0x00008000;
 8000b44:	4b16      	ldr	r3, [pc, #88]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a15      	ldr	r2, [pc, #84]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b4a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000b4e:	6013      	str	r3, [r2, #0]
		}

		if (*ETH_DMASR & 0x00000008) { // check transmit jabber timeout bit
 8000b50:	4b13      	ldr	r3, [pc, #76]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f003 0308 	and.w	r3, r3, #8
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d00b      	beq.n	8000b74 <ETH_InterruptRequestHandler+0x234>
			*ETH_DMASR &= ~0x00000008;
 8000b5c:	4b10      	ldr	r3, [pc, #64]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a0f      	ldr	r2, [pc, #60]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b62:	f023 0308 	bic.w	r3, r3, #8
 8000b66:	6013      	str	r3, [r2, #0]
			*ETH_DMASR &= ~0x00008000;
 8000b68:	4b0d      	ldr	r3, [pc, #52]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a0c      	ldr	r2, [pc, #48]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b6e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000b72:	6013      	str	r3, [r2, #0]
		}

		if (*ETH_DMASR & 0x00000002) { // check if transmit process was stopped
 8000b74:	4b0a      	ldr	r3, [pc, #40]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	f003 0302 	and.w	r3, r3, #2
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d00b      	beq.n	8000b98 <ETH_InterruptRequestHandler+0x258>
			*ETH_DMASR &= ~0x00000002;
 8000b80:	4b07      	ldr	r3, [pc, #28]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a06      	ldr	r2, [pc, #24]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b86:	f023 0302 	bic.w	r3, r3, #2
 8000b8a:	6013      	str	r3, [r2, #0]
			*ETH_DMASR &= ~0x00008000;
 8000b8c:	4b04      	ldr	r3, [pc, #16]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4a03      	ldr	r2, [pc, #12]	@ (8000ba0 <ETH_InterruptRequestHandler+0x260>)
 8000b92:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000b96:	6013      	str	r3, [r2, #0]
		}
	}
}
 8000b98:	bf00      	nop
 8000b9a:	3710      	adds	r7, #16
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	40029014 	.word	0x40029014
 8000ba4:	40020000 	.word	0x40020000
 8000ba8:	2004c000 	.word	0x2004c000
 8000bac:	2004c0a0 	.word	0x2004c0a0
 8000bb0:	40029004 	.word	0x40029004

08000bb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000bba:	f000 fa83 	bl	80010c4 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bbe:	f000 fc82 	bl	80014c6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bc2:	f000 f8e5 	bl	8000d90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bc6:	f000 fa1b 	bl	8001000 <MX_GPIO_Init>
  MX_CAN2_Init();
 8000bca:	f000 f983 	bl	8000ed4 <MX_CAN2_Init>
  //MX_SDMMC1_SD_Init();
  MX_CAN1_Init();
 8000bce:	f000 f94b 	bl	8000e68 <MX_CAN1_Init>
  MX_USART2_UART_Init();
 8000bd2:	f000 f9b5 	bl	8000f40 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000bd6:	f000 f9e3 	bl	8000fa0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  ETH_init();
 8000bda:	f7ff fdd9 	bl	8000790 <ETH_init>
  DP83822_init();
 8000bde:	f7ff fca9 	bl	8000534 <DP83822_init>

  // Initialize data

  buf0[0] = 0x9F;
 8000be2:	4b63      	ldr	r3, [pc, #396]	@ (8000d70 <main+0x1bc>)
 8000be4:	229f      	movs	r2, #159	@ 0x9f
 8000be6:	701a      	strb	r2, [r3, #0]
  buf0[1] = 0x3C;
 8000be8:	4b61      	ldr	r3, [pc, #388]	@ (8000d70 <main+0x1bc>)
 8000bea:	223c      	movs	r2, #60	@ 0x3c
 8000bec:	705a      	strb	r2, [r3, #1]
  buf0[2] = 0x2A;
 8000bee:	4b60      	ldr	r3, [pc, #384]	@ (8000d70 <main+0x1bc>)
 8000bf0:	222a      	movs	r2, #42	@ 0x2a
 8000bf2:	709a      	strb	r2, [r3, #2]
  buf0[3] = 0x7E;
 8000bf4:	4b5e      	ldr	r3, [pc, #376]	@ (8000d70 <main+0x1bc>)
 8000bf6:	227e      	movs	r2, #126	@ 0x7e
 8000bf8:	70da      	strb	r2, [r3, #3]
  buf0[4] = 0x41;
 8000bfa:	4b5d      	ldr	r3, [pc, #372]	@ (8000d70 <main+0x1bc>)
 8000bfc:	2241      	movs	r2, #65	@ 0x41
 8000bfe:	711a      	strb	r2, [r3, #4]
  buf0[5] = 0xB8;
 8000c00:	4b5b      	ldr	r3, [pc, #364]	@ (8000d70 <main+0x1bc>)
 8000c02:	22b8      	movs	r2, #184	@ 0xb8
 8000c04:	715a      	strb	r2, [r3, #5]
  buf0[6] = 0xD0;
 8000c06:	4b5a      	ldr	r3, [pc, #360]	@ (8000d70 <main+0x1bc>)
 8000c08:	22d0      	movs	r2, #208	@ 0xd0
 8000c0a:	719a      	strb	r2, [r3, #6]
  buf0[7] = 0xC5;
 8000c0c:	4b58      	ldr	r3, [pc, #352]	@ (8000d70 <main+0x1bc>)
 8000c0e:	22c5      	movs	r2, #197	@ 0xc5
 8000c10:	71da      	strb	r2, [r3, #7]

  buf1[0] = 0x6A;
 8000c12:	4b58      	ldr	r3, [pc, #352]	@ (8000d74 <main+0x1c0>)
 8000c14:	226a      	movs	r2, #106	@ 0x6a
 8000c16:	701a      	strb	r2, [r3, #0]
  buf1[1] = 0x2E;
 8000c18:	4b56      	ldr	r3, [pc, #344]	@ (8000d74 <main+0x1c0>)
 8000c1a:	222e      	movs	r2, #46	@ 0x2e
 8000c1c:	705a      	strb	r2, [r3, #1]
  buf1[2] = 0x94;
 8000c1e:	4b55      	ldr	r3, [pc, #340]	@ (8000d74 <main+0x1c0>)
 8000c20:	2294      	movs	r2, #148	@ 0x94
 8000c22:	709a      	strb	r2, [r3, #2]
  buf1[3] = 0xFD;
 8000c24:	4b53      	ldr	r3, [pc, #332]	@ (8000d74 <main+0x1c0>)
 8000c26:	22fd      	movs	r2, #253	@ 0xfd
 8000c28:	70da      	strb	r2, [r3, #3]
  buf1[4] = 0x7B;
 8000c2a:	4b52      	ldr	r3, [pc, #328]	@ (8000d74 <main+0x1c0>)
 8000c2c:	227b      	movs	r2, #123	@ 0x7b
 8000c2e:	711a      	strb	r2, [r3, #4]
  buf1[5] = 0x1C;
 8000c30:	4b50      	ldr	r3, [pc, #320]	@ (8000d74 <main+0x1c0>)
 8000c32:	221c      	movs	r2, #28
 8000c34:	715a      	strb	r2, [r3, #5]
  buf1[6] = 0x88;
 8000c36:	4b4f      	ldr	r3, [pc, #316]	@ (8000d74 <main+0x1c0>)
 8000c38:	2288      	movs	r2, #136	@ 0x88
 8000c3a:	719a      	strb	r2, [r3, #6]
  buf1[7] = 0xA3;
 8000c3c:	4b4d      	ldr	r3, [pc, #308]	@ (8000d74 <main+0x1c0>)
 8000c3e:	22a3      	movs	r2, #163	@ 0xa3
 8000c40:	71da      	strb	r2, [r3, #7]

  buf2[0] = 0x4D;
 8000c42:	4b4d      	ldr	r3, [pc, #308]	@ (8000d78 <main+0x1c4>)
 8000c44:	224d      	movs	r2, #77	@ 0x4d
 8000c46:	701a      	strb	r2, [r3, #0]
  buf2[1] = 0xA1;
 8000c48:	4b4b      	ldr	r3, [pc, #300]	@ (8000d78 <main+0x1c4>)
 8000c4a:	22a1      	movs	r2, #161	@ 0xa1
 8000c4c:	705a      	strb	r2, [r3, #1]
  buf2[2] = 0x7F;
 8000c4e:	4b4a      	ldr	r3, [pc, #296]	@ (8000d78 <main+0x1c4>)
 8000c50:	227f      	movs	r2, #127	@ 0x7f
 8000c52:	709a      	strb	r2, [r3, #2]
  buf2[3] = 0x02;
 8000c54:	4b48      	ldr	r3, [pc, #288]	@ (8000d78 <main+0x1c4>)
 8000c56:	2202      	movs	r2, #2
 8000c58:	70da      	strb	r2, [r3, #3]
  buf2[4] = 0xE9;
 8000c5a:	4b47      	ldr	r3, [pc, #284]	@ (8000d78 <main+0x1c4>)
 8000c5c:	22e9      	movs	r2, #233	@ 0xe9
 8000c5e:	711a      	strb	r2, [r3, #4]
  buf2[5] = 0x6C;
 8000c60:	4b45      	ldr	r3, [pc, #276]	@ (8000d78 <main+0x1c4>)
 8000c62:	226c      	movs	r2, #108	@ 0x6c
 8000c64:	715a      	strb	r2, [r3, #5]
  buf2[6] = 0x33;
 8000c66:	4b44      	ldr	r3, [pc, #272]	@ (8000d78 <main+0x1c4>)
 8000c68:	2233      	movs	r2, #51	@ 0x33
 8000c6a:	719a      	strb	r2, [r3, #6]
  buf2[7] = 0xB8;
 8000c6c:	4b42      	ldr	r3, [pc, #264]	@ (8000d78 <main+0x1c4>)
 8000c6e:	22b8      	movs	r2, #184	@ 0xb8
 8000c70:	71da      	strb	r2, [r3, #7]

  buf3[0] = 0x9F;
 8000c72:	4b42      	ldr	r3, [pc, #264]	@ (8000d7c <main+0x1c8>)
 8000c74:	229f      	movs	r2, #159	@ 0x9f
 8000c76:	701a      	strb	r2, [r3, #0]
  buf3[1] = 0x3A;
 8000c78:	4b40      	ldr	r3, [pc, #256]	@ (8000d7c <main+0x1c8>)
 8000c7a:	223a      	movs	r2, #58	@ 0x3a
 8000c7c:	705a      	strb	r2, [r3, #1]
  buf3[2] = 0x7C;
 8000c7e:	4b3f      	ldr	r3, [pc, #252]	@ (8000d7c <main+0x1c8>)
 8000c80:	227c      	movs	r2, #124	@ 0x7c
 8000c82:	709a      	strb	r2, [r3, #2]
  buf3[3] = 0x2D;
 8000c84:	4b3d      	ldr	r3, [pc, #244]	@ (8000d7c <main+0x1c8>)
 8000c86:	222d      	movs	r2, #45	@ 0x2d
 8000c88:	70da      	strb	r2, [r3, #3]
  buf3[4] = 0x81;
 8000c8a:	4b3c      	ldr	r3, [pc, #240]	@ (8000d7c <main+0x1c8>)
 8000c8c:	2281      	movs	r2, #129	@ 0x81
 8000c8e:	711a      	strb	r2, [r3, #4]
  buf3[5] = 0xB4;
 8000c90:	4b3a      	ldr	r3, [pc, #232]	@ (8000d7c <main+0x1c8>)
 8000c92:	22b4      	movs	r2, #180	@ 0xb4
 8000c94:	715a      	strb	r2, [r3, #5]
  buf3[6] = 0xEC;
 8000c96:	4b39      	ldr	r3, [pc, #228]	@ (8000d7c <main+0x1c8>)
 8000c98:	22ec      	movs	r2, #236	@ 0xec
 8000c9a:	719a      	strb	r2, [r3, #6]
  buf3[7] = 0xA0;
 8000c9c:	4b37      	ldr	r3, [pc, #220]	@ (8000d7c <main+0x1c8>)
 8000c9e:	22a0      	movs	r2, #160	@ 0xa0
 8000ca0:	71da      	strb	r2, [r3, #7]

  buf4[0] = 0x9F;
 8000ca2:	4b37      	ldr	r3, [pc, #220]	@ (8000d80 <main+0x1cc>)
 8000ca4:	229f      	movs	r2, #159	@ 0x9f
 8000ca6:	701a      	strb	r2, [r3, #0]
  buf4[1] = 0x3C;
 8000ca8:	4b35      	ldr	r3, [pc, #212]	@ (8000d80 <main+0x1cc>)
 8000caa:	223c      	movs	r2, #60	@ 0x3c
 8000cac:	705a      	strb	r2, [r3, #1]
  buf4[2] = 0x2A;
 8000cae:	4b34      	ldr	r3, [pc, #208]	@ (8000d80 <main+0x1cc>)
 8000cb0:	222a      	movs	r2, #42	@ 0x2a
 8000cb2:	709a      	strb	r2, [r3, #2]
  buf4[3] = 0x7E;
 8000cb4:	4b32      	ldr	r3, [pc, #200]	@ (8000d80 <main+0x1cc>)
 8000cb6:	227e      	movs	r2, #126	@ 0x7e
 8000cb8:	70da      	strb	r2, [r3, #3]
  buf4[4] = 0x41;
 8000cba:	4b31      	ldr	r3, [pc, #196]	@ (8000d80 <main+0x1cc>)
 8000cbc:	2241      	movs	r2, #65	@ 0x41
 8000cbe:	711a      	strb	r2, [r3, #4]
  buf4[5] = 0xB8;
 8000cc0:	4b2f      	ldr	r3, [pc, #188]	@ (8000d80 <main+0x1cc>)
 8000cc2:	22b8      	movs	r2, #184	@ 0xb8
 8000cc4:	715a      	strb	r2, [r3, #5]
  buf4[6] = 0xD0;
 8000cc6:	4b2e      	ldr	r3, [pc, #184]	@ (8000d80 <main+0x1cc>)
 8000cc8:	22d0      	movs	r2, #208	@ 0xd0
 8000cca:	719a      	strb	r2, [r3, #6]
  buf4[7] = 0xC5;
 8000ccc:	4b2c      	ldr	r3, [pc, #176]	@ (8000d80 <main+0x1cc>)
 8000cce:	22c5      	movs	r2, #197	@ 0xc5
 8000cd0:	71da      	strb	r2, [r3, #7]

  buf5[0] = 0x6A;
 8000cd2:	4b2c      	ldr	r3, [pc, #176]	@ (8000d84 <main+0x1d0>)
 8000cd4:	226a      	movs	r2, #106	@ 0x6a
 8000cd6:	701a      	strb	r2, [r3, #0]
  buf5[1] = 0x2E;
 8000cd8:	4b2a      	ldr	r3, [pc, #168]	@ (8000d84 <main+0x1d0>)
 8000cda:	222e      	movs	r2, #46	@ 0x2e
 8000cdc:	705a      	strb	r2, [r3, #1]
  buf5[2] = 0x94;
 8000cde:	4b29      	ldr	r3, [pc, #164]	@ (8000d84 <main+0x1d0>)
 8000ce0:	2294      	movs	r2, #148	@ 0x94
 8000ce2:	709a      	strb	r2, [r3, #2]
  buf5[3] = 0xFD;
 8000ce4:	4b27      	ldr	r3, [pc, #156]	@ (8000d84 <main+0x1d0>)
 8000ce6:	22fd      	movs	r2, #253	@ 0xfd
 8000ce8:	70da      	strb	r2, [r3, #3]
  buf5[4] = 0x7B;
 8000cea:	4b26      	ldr	r3, [pc, #152]	@ (8000d84 <main+0x1d0>)
 8000cec:	227b      	movs	r2, #123	@ 0x7b
 8000cee:	711a      	strb	r2, [r3, #4]
  buf5[5] = 0x1C;
 8000cf0:	4b24      	ldr	r3, [pc, #144]	@ (8000d84 <main+0x1d0>)
 8000cf2:	221c      	movs	r2, #28
 8000cf4:	715a      	strb	r2, [r3, #5]
  buf5[6] = 0x88;
 8000cf6:	4b23      	ldr	r3, [pc, #140]	@ (8000d84 <main+0x1d0>)
 8000cf8:	2288      	movs	r2, #136	@ 0x88
 8000cfa:	719a      	strb	r2, [r3, #6]
  buf5[7] = 0xA3;
 8000cfc:	4b21      	ldr	r3, [pc, #132]	@ (8000d84 <main+0x1d0>)
 8000cfe:	22a3      	movs	r2, #163	@ 0xa3
 8000d00:	71da      	strb	r2, [r3, #7]

  buf6[0] = 0x4D;
 8000d02:	4b21      	ldr	r3, [pc, #132]	@ (8000d88 <main+0x1d4>)
 8000d04:	224d      	movs	r2, #77	@ 0x4d
 8000d06:	701a      	strb	r2, [r3, #0]
  buf6[1] = 0xA1;
 8000d08:	4b1f      	ldr	r3, [pc, #124]	@ (8000d88 <main+0x1d4>)
 8000d0a:	22a1      	movs	r2, #161	@ 0xa1
 8000d0c:	705a      	strb	r2, [r3, #1]
  buf6[2] = 0x7F;
 8000d0e:	4b1e      	ldr	r3, [pc, #120]	@ (8000d88 <main+0x1d4>)
 8000d10:	227f      	movs	r2, #127	@ 0x7f
 8000d12:	709a      	strb	r2, [r3, #2]
  buf6[3] = 0x02;
 8000d14:	4b1c      	ldr	r3, [pc, #112]	@ (8000d88 <main+0x1d4>)
 8000d16:	2202      	movs	r2, #2
 8000d18:	70da      	strb	r2, [r3, #3]
  buf6[4] = 0xE9;
 8000d1a:	4b1b      	ldr	r3, [pc, #108]	@ (8000d88 <main+0x1d4>)
 8000d1c:	22e9      	movs	r2, #233	@ 0xe9
 8000d1e:	711a      	strb	r2, [r3, #4]
  buf6[5] = 0x6C;
 8000d20:	4b19      	ldr	r3, [pc, #100]	@ (8000d88 <main+0x1d4>)
 8000d22:	226c      	movs	r2, #108	@ 0x6c
 8000d24:	715a      	strb	r2, [r3, #5]
  buf6[6] = 0x33;
 8000d26:	4b18      	ldr	r3, [pc, #96]	@ (8000d88 <main+0x1d4>)
 8000d28:	2233      	movs	r2, #51	@ 0x33
 8000d2a:	719a      	strb	r2, [r3, #6]
  buf6[7] = 0xB8;
 8000d2c:	4b16      	ldr	r3, [pc, #88]	@ (8000d88 <main+0x1d4>)
 8000d2e:	22b8      	movs	r2, #184	@ 0xb8
 8000d30:	71da      	strb	r2, [r3, #7]

  buf7[0] = 0x9F;
 8000d32:	4b16      	ldr	r3, [pc, #88]	@ (8000d8c <main+0x1d8>)
 8000d34:	229f      	movs	r2, #159	@ 0x9f
 8000d36:	701a      	strb	r2, [r3, #0]
  buf7[1] = 0x3A;
 8000d38:	4b14      	ldr	r3, [pc, #80]	@ (8000d8c <main+0x1d8>)
 8000d3a:	223a      	movs	r2, #58	@ 0x3a
 8000d3c:	705a      	strb	r2, [r3, #1]
  buf7[2] = 0x7C;
 8000d3e:	4b13      	ldr	r3, [pc, #76]	@ (8000d8c <main+0x1d8>)
 8000d40:	227c      	movs	r2, #124	@ 0x7c
 8000d42:	709a      	strb	r2, [r3, #2]
  buf7[3] = 0x2D;
 8000d44:	4b11      	ldr	r3, [pc, #68]	@ (8000d8c <main+0x1d8>)
 8000d46:	222d      	movs	r2, #45	@ 0x2d
 8000d48:	70da      	strb	r2, [r3, #3]
  buf7[4] = 0x81;
 8000d4a:	4b10      	ldr	r3, [pc, #64]	@ (8000d8c <main+0x1d8>)
 8000d4c:	2281      	movs	r2, #129	@ 0x81
 8000d4e:	711a      	strb	r2, [r3, #4]
  buf7[5] = 0xB4;
 8000d50:	4b0e      	ldr	r3, [pc, #56]	@ (8000d8c <main+0x1d8>)
 8000d52:	22b4      	movs	r2, #180	@ 0xb4
 8000d54:	715a      	strb	r2, [r3, #5]
  buf7[6] = 0xEC;
 8000d56:	4b0d      	ldr	r3, [pc, #52]	@ (8000d8c <main+0x1d8>)
 8000d58:	22ec      	movs	r2, #236	@ 0xec
 8000d5a:	719a      	strb	r2, [r3, #6]
  buf7[7] = 0xA0;
 8000d5c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d8c <main+0x1d8>)
 8000d5e:	22a0      	movs	r2, #160	@ 0xa0
 8000d60:	71da      	strb	r2, [r3, #7]

  ETH_start();
 8000d62:	f7ff fd57 	bl	8000814 <ETH_start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 int x = 1;
 8000d66:	2301      	movs	r3, #1
 8000d68:	607b      	str	r3, [r7, #4]
  {
 8000d6a:	bf00      	nop
 8000d6c:	e7fb      	b.n	8000d66 <main+0x1b2>
 8000d6e:	bf00      	nop
 8000d70:	2004c100 	.word	0x2004c100
 8000d74:	2004c108 	.word	0x2004c108
 8000d78:	2004c110 	.word	0x2004c110
 8000d7c:	2004c118 	.word	0x2004c118
 8000d80:	2004c120 	.word	0x2004c120
 8000d84:	2004c128 	.word	0x2004c128
 8000d88:	2004c130 	.word	0x2004c130
 8000d8c:	2004c138 	.word	0x2004c138

08000d90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b094      	sub	sp, #80	@ 0x50
 8000d94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d96:	f107 0320 	add.w	r3, r7, #32
 8000d9a:	2230      	movs	r2, #48	@ 0x30
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f002 fdfc 	bl	800399c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000da4:	f107 030c 	add.w	r3, r7, #12
 8000da8:	2200      	movs	r2, #0
 8000daa:	601a      	str	r2, [r3, #0]
 8000dac:	605a      	str	r2, [r3, #4]
 8000dae:	609a      	str	r2, [r3, #8]
 8000db0:	60da      	str	r2, [r3, #12]
 8000db2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000db4:	4b2a      	ldr	r3, [pc, #168]	@ (8000e60 <SystemClock_Config+0xd0>)
 8000db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000db8:	4a29      	ldr	r2, [pc, #164]	@ (8000e60 <SystemClock_Config+0xd0>)
 8000dba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dbe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dc0:	4b27      	ldr	r3, [pc, #156]	@ (8000e60 <SystemClock_Config+0xd0>)
 8000dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dc8:	60bb      	str	r3, [r7, #8]
 8000dca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000dcc:	4b25      	ldr	r3, [pc, #148]	@ (8000e64 <SystemClock_Config+0xd4>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a24      	ldr	r2, [pc, #144]	@ (8000e64 <SystemClock_Config+0xd4>)
 8000dd2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000dd6:	6013      	str	r3, [r2, #0]
 8000dd8:	4b22      	ldr	r3, [pc, #136]	@ (8000e64 <SystemClock_Config+0xd4>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000de0:	607b      	str	r3, [r7, #4]
 8000de2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000de4:	2302      	movs	r3, #2
 8000de6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000de8:	2301      	movs	r3, #1
 8000dea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dec:	2310      	movs	r3, #16
 8000dee:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000df0:	2302      	movs	r3, #2
 8000df2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000df4:	2300      	movs	r3, #0
 8000df6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000df8:	2308      	movs	r3, #8
 8000dfa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000dfc:	23d8      	movs	r3, #216	@ 0xd8
 8000dfe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e00:	2302      	movs	r3, #2
 8000e02:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000e04:	2309      	movs	r3, #9
 8000e06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e08:	f107 0320 	add.w	r3, r7, #32
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f001 f891 	bl	8001f34 <HAL_RCC_OscConfig>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000e18:	f000 f982 	bl	8001120 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000e1c:	f001 f83a 	bl	8001e94 <HAL_PWREx_EnableOverDrive>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000e26:	f000 f97b 	bl	8001120 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e2a:	230f      	movs	r3, #15
 8000e2c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e2e:	2302      	movs	r3, #2
 8000e30:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e32:	2300      	movs	r3, #0
 8000e34:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e36:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000e3a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e40:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000e42:	f107 030c 	add.w	r3, r7, #12
 8000e46:	2107      	movs	r1, #7
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f001 fb17 	bl	800247c <HAL_RCC_ClockConfig>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d001      	beq.n	8000e58 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000e54:	f000 f964 	bl	8001120 <Error_Handler>
  }
}
 8000e58:	bf00      	nop
 8000e5a:	3750      	adds	r7, #80	@ 0x50
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	40023800 	.word	0x40023800
 8000e64:	40007000 	.word	0x40007000

08000e68 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000e6c:	4b17      	ldr	r3, [pc, #92]	@ (8000ecc <MX_CAN1_Init+0x64>)
 8000e6e:	4a18      	ldr	r2, [pc, #96]	@ (8000ed0 <MX_CAN1_Init+0x68>)
 8000e70:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 18;
 8000e72:	4b16      	ldr	r3, [pc, #88]	@ (8000ecc <MX_CAN1_Init+0x64>)
 8000e74:	2212      	movs	r2, #18
 8000e76:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000e78:	4b14      	ldr	r3, [pc, #80]	@ (8000ecc <MX_CAN1_Init+0x64>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000e7e:	4b13      	ldr	r3, [pc, #76]	@ (8000ecc <MX_CAN1_Init+0x64>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000e84:	4b11      	ldr	r3, [pc, #68]	@ (8000ecc <MX_CAN1_Init+0x64>)
 8000e86:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000e8a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000ecc <MX_CAN1_Init+0x64>)
 8000e8e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000e92:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000e94:	4b0d      	ldr	r3, [pc, #52]	@ (8000ecc <MX_CAN1_Init+0x64>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000ecc <MX_CAN1_Init+0x64>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8000ecc <MX_CAN1_Init+0x64>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000ea6:	4b09      	ldr	r3, [pc, #36]	@ (8000ecc <MX_CAN1_Init+0x64>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000eac:	4b07      	ldr	r3, [pc, #28]	@ (8000ecc <MX_CAN1_Init+0x64>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000eb2:	4b06      	ldr	r3, [pc, #24]	@ (8000ecc <MX_CAN1_Init+0x64>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000eb8:	4804      	ldr	r0, [pc, #16]	@ (8000ecc <MX_CAN1_Init+0x64>)
 8000eba:	f000 fb85 	bl	80015c8 <HAL_CAN_Init>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000ec4:	f000 f92c 	bl	8001120 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000ec8:	bf00      	nop
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	20000028 	.word	0x20000028
 8000ed0:	40006400 	.word	0x40006400

08000ed4 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000ed8:	4b17      	ldr	r3, [pc, #92]	@ (8000f38 <MX_CAN2_Init+0x64>)
 8000eda:	4a18      	ldr	r2, [pc, #96]	@ (8000f3c <MX_CAN2_Init+0x68>)
 8000edc:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 18;
 8000ede:	4b16      	ldr	r3, [pc, #88]	@ (8000f38 <MX_CAN2_Init+0x64>)
 8000ee0:	2212      	movs	r2, #18
 8000ee2:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000ee4:	4b14      	ldr	r3, [pc, #80]	@ (8000f38 <MX_CAN2_Init+0x64>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000eea:	4b13      	ldr	r3, [pc, #76]	@ (8000f38 <MX_CAN2_Init+0x64>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000ef0:	4b11      	ldr	r3, [pc, #68]	@ (8000f38 <MX_CAN2_Init+0x64>)
 8000ef2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000ef6:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000ef8:	4b0f      	ldr	r3, [pc, #60]	@ (8000f38 <MX_CAN2_Init+0x64>)
 8000efa:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000efe:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000f00:	4b0d      	ldr	r3, [pc, #52]	@ (8000f38 <MX_CAN2_Init+0x64>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8000f06:	4b0c      	ldr	r3, [pc, #48]	@ (8000f38 <MX_CAN2_Init+0x64>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f38 <MX_CAN2_Init+0x64>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000f12:	4b09      	ldr	r3, [pc, #36]	@ (8000f38 <MX_CAN2_Init+0x64>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000f18:	4b07      	ldr	r3, [pc, #28]	@ (8000f38 <MX_CAN2_Init+0x64>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000f1e:	4b06      	ldr	r3, [pc, #24]	@ (8000f38 <MX_CAN2_Init+0x64>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000f24:	4804      	ldr	r0, [pc, #16]	@ (8000f38 <MX_CAN2_Init+0x64>)
 8000f26:	f000 fb4f 	bl	80015c8 <HAL_CAN_Init>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8000f30:	f000 f8f6 	bl	8001120 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8000f34:	bf00      	nop
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	20000050 	.word	0x20000050
 8000f3c:	40006800 	.word	0x40006800

08000f40 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f44:	4b14      	ldr	r3, [pc, #80]	@ (8000f98 <MX_USART2_UART_Init+0x58>)
 8000f46:	4a15      	ldr	r2, [pc, #84]	@ (8000f9c <MX_USART2_UART_Init+0x5c>)
 8000f48:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f4a:	4b13      	ldr	r3, [pc, #76]	@ (8000f98 <MX_USART2_UART_Init+0x58>)
 8000f4c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f50:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f52:	4b11      	ldr	r3, [pc, #68]	@ (8000f98 <MX_USART2_UART_Init+0x58>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f58:	4b0f      	ldr	r3, [pc, #60]	@ (8000f98 <MX_USART2_UART_Init+0x58>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f98 <MX_USART2_UART_Init+0x58>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f64:	4b0c      	ldr	r3, [pc, #48]	@ (8000f98 <MX_USART2_UART_Init+0x58>)
 8000f66:	220c      	movs	r2, #12
 8000f68:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f6a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f98 <MX_USART2_UART_Init+0x58>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f70:	4b09      	ldr	r3, [pc, #36]	@ (8000f98 <MX_USART2_UART_Init+0x58>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f76:	4b08      	ldr	r3, [pc, #32]	@ (8000f98 <MX_USART2_UART_Init+0x58>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f7c:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <MX_USART2_UART_Init+0x58>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f82:	4805      	ldr	r0, [pc, #20]	@ (8000f98 <MX_USART2_UART_Init+0x58>)
 8000f84:	f002 f88e 	bl	80030a4 <HAL_UART_Init>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000f8e:	f000 f8c7 	bl	8001120 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f92:	bf00      	nop
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	20000078 	.word	0x20000078
 8000f9c:	40004400 	.word	0x40004400

08000fa0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000fa4:	4b14      	ldr	r3, [pc, #80]	@ (8000ff8 <MX_USART3_UART_Init+0x58>)
 8000fa6:	4a15      	ldr	r2, [pc, #84]	@ (8000ffc <MX_USART3_UART_Init+0x5c>)
 8000fa8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000faa:	4b13      	ldr	r3, [pc, #76]	@ (8000ff8 <MX_USART3_UART_Init+0x58>)
 8000fac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000fb0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000fb2:	4b11      	ldr	r3, [pc, #68]	@ (8000ff8 <MX_USART3_UART_Init+0x58>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000fb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff8 <MX_USART3_UART_Init+0x58>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff8 <MX_USART3_UART_Init+0x58>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ff8 <MX_USART3_UART_Init+0x58>)
 8000fc6:	220c      	movs	r2, #12
 8000fc8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fca:	4b0b      	ldr	r3, [pc, #44]	@ (8000ff8 <MX_USART3_UART_Init+0x58>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fd0:	4b09      	ldr	r3, [pc, #36]	@ (8000ff8 <MX_USART3_UART_Init+0x58>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fd6:	4b08      	ldr	r3, [pc, #32]	@ (8000ff8 <MX_USART3_UART_Init+0x58>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fdc:	4b06      	ldr	r3, [pc, #24]	@ (8000ff8 <MX_USART3_UART_Init+0x58>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000fe2:	4805      	ldr	r0, [pc, #20]	@ (8000ff8 <MX_USART3_UART_Init+0x58>)
 8000fe4:	f002 f85e 	bl	80030a4 <HAL_UART_Init>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000fee:	f000 f897 	bl	8001120 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ff2:	bf00      	nop
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	20000100 	.word	0x20000100
 8000ffc:	40004800 	.word	0x40004800

08001000 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08a      	sub	sp, #40	@ 0x28
 8001004:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001006:	f107 0314 	add.w	r3, r7, #20
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]
 8001010:	609a      	str	r2, [r3, #8]
 8001012:	60da      	str	r2, [r3, #12]
 8001014:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001016:	4b29      	ldr	r3, [pc, #164]	@ (80010bc <MX_GPIO_Init+0xbc>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101a:	4a28      	ldr	r2, [pc, #160]	@ (80010bc <MX_GPIO_Init+0xbc>)
 800101c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001020:	6313      	str	r3, [r2, #48]	@ 0x30
 8001022:	4b26      	ldr	r3, [pc, #152]	@ (80010bc <MX_GPIO_Init+0xbc>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001026:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800102a:	613b      	str	r3, [r7, #16]
 800102c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800102e:	4b23      	ldr	r3, [pc, #140]	@ (80010bc <MX_GPIO_Init+0xbc>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001032:	4a22      	ldr	r2, [pc, #136]	@ (80010bc <MX_GPIO_Init+0xbc>)
 8001034:	f043 0301 	orr.w	r3, r3, #1
 8001038:	6313      	str	r3, [r2, #48]	@ 0x30
 800103a:	4b20      	ldr	r3, [pc, #128]	@ (80010bc <MX_GPIO_Init+0xbc>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	f003 0301 	and.w	r3, r3, #1
 8001042:	60fb      	str	r3, [r7, #12]
 8001044:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001046:	4b1d      	ldr	r3, [pc, #116]	@ (80010bc <MX_GPIO_Init+0xbc>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	4a1c      	ldr	r2, [pc, #112]	@ (80010bc <MX_GPIO_Init+0xbc>)
 800104c:	f043 0308 	orr.w	r3, r3, #8
 8001050:	6313      	str	r3, [r2, #48]	@ 0x30
 8001052:	4b1a      	ldr	r3, [pc, #104]	@ (80010bc <MX_GPIO_Init+0xbc>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001056:	f003 0308 	and.w	r3, r3, #8
 800105a:	60bb      	str	r3, [r7, #8]
 800105c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800105e:	4b17      	ldr	r3, [pc, #92]	@ (80010bc <MX_GPIO_Init+0xbc>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001062:	4a16      	ldr	r2, [pc, #88]	@ (80010bc <MX_GPIO_Init+0xbc>)
 8001064:	f043 0304 	orr.w	r3, r3, #4
 8001068:	6313      	str	r3, [r2, #48]	@ 0x30
 800106a:	4b14      	ldr	r3, [pc, #80]	@ (80010bc <MX_GPIO_Init+0xbc>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106e:	f003 0304 	and.w	r3, r3, #4
 8001072:	607b      	str	r3, [r7, #4]
 8001074:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001076:	4b11      	ldr	r3, [pc, #68]	@ (80010bc <MX_GPIO_Init+0xbc>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107a:	4a10      	ldr	r2, [pc, #64]	@ (80010bc <MX_GPIO_Init+0xbc>)
 800107c:	f043 0302 	orr.w	r3, r3, #2
 8001080:	6313      	str	r3, [r2, #48]	@ 0x30
 8001082:	4b0e      	ldr	r3, [pc, #56]	@ (80010bc <MX_GPIO_Init+0xbc>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001086:	f003 0302 	and.w	r3, r3, #2
 800108a:	603b      	str	r3, [r7, #0]
 800108c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Heartbeat_GPIO_Port, Heartbeat_Pin, GPIO_PIN_RESET);
 800108e:	2200      	movs	r2, #0
 8001090:	2110      	movs	r1, #16
 8001092:	480b      	ldr	r0, [pc, #44]	@ (80010c0 <MX_GPIO_Init+0xc0>)
 8001094:	f000 feca 	bl	8001e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Heartbeat_Pin */
  GPIO_InitStruct.Pin = Heartbeat_Pin;
 8001098:	2310      	movs	r3, #16
 800109a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800109c:	2301      	movs	r3, #1
 800109e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a0:	2300      	movs	r3, #0
 80010a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a4:	2300      	movs	r3, #0
 80010a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Heartbeat_GPIO_Port, &GPIO_InitStruct);
 80010a8:	f107 0314 	add.w	r3, r7, #20
 80010ac:	4619      	mov	r1, r3
 80010ae:	4804      	ldr	r0, [pc, #16]	@ (80010c0 <MX_GPIO_Init+0xc0>)
 80010b0:	f000 fd10 	bl	8001ad4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80010b4:	bf00      	nop
 80010b6:	3728      	adds	r7, #40	@ 0x28
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	40023800 	.word	0x40023800
 80010c0:	40020000 	.word	0x40020000

080010c4 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80010ca:	463b      	mov	r3, r7
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80010d6:	f000 fc85 	bl	80019e4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80010da:	2301      	movs	r3, #1
 80010dc:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80010de:	2300      	movs	r3, #0
 80010e0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x2004C000;
 80010e2:	4b0e      	ldr	r3, [pc, #56]	@ (800111c <MPU_Config+0x58>)
 80010e4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 80010e6:	230d      	movs	r3, #13
 80010e8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 80010ea:	2300      	movs	r3, #0
 80010ec:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 80010ee:	2301      	movs	r3, #1
 80010f0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80010f2:	2303      	movs	r3, #3
 80010f4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80010f6:	2301      	movs	r3, #1
 80010f8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80010fa:	2301      	movs	r3, #1
 80010fc:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80010fe:	2300      	movs	r3, #0
 8001100:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001102:	2300      	movs	r3, #0
 8001104:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001106:	463b      	mov	r3, r7
 8001108:	4618      	mov	r0, r3
 800110a:	f000 fca3 	bl	8001a54 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800110e:	2004      	movs	r0, #4
 8001110:	f000 fc80 	bl	8001a14 <HAL_MPU_Enable>

}
 8001114:	bf00      	nop
 8001116:	3710      	adds	r7, #16
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	2004c000 	.word	0x2004c000

08001120 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001124:	b672      	cpsid	i
}
 8001126:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001128:	bf00      	nop
 800112a:	e7fd      	b.n	8001128 <Error_Handler+0x8>

0800112c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001132:	4b0f      	ldr	r3, [pc, #60]	@ (8001170 <HAL_MspInit+0x44>)
 8001134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001136:	4a0e      	ldr	r2, [pc, #56]	@ (8001170 <HAL_MspInit+0x44>)
 8001138:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800113c:	6413      	str	r3, [r2, #64]	@ 0x40
 800113e:	4b0c      	ldr	r3, [pc, #48]	@ (8001170 <HAL_MspInit+0x44>)
 8001140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001142:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800114a:	4b09      	ldr	r3, [pc, #36]	@ (8001170 <HAL_MspInit+0x44>)
 800114c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800114e:	4a08      	ldr	r2, [pc, #32]	@ (8001170 <HAL_MspInit+0x44>)
 8001150:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001154:	6453      	str	r3, [r2, #68]	@ 0x44
 8001156:	4b06      	ldr	r3, [pc, #24]	@ (8001170 <HAL_MspInit+0x44>)
 8001158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800115a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800115e:	603b      	str	r3, [r7, #0]
 8001160:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001162:	bf00      	nop
 8001164:	370c      	adds	r7, #12
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	40023800 	.word	0x40023800

08001174 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b08c      	sub	sp, #48	@ 0x30
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117c:	f107 031c 	add.w	r3, r7, #28
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	605a      	str	r2, [r3, #4]
 8001186:	609a      	str	r2, [r3, #8]
 8001188:	60da      	str	r2, [r3, #12]
 800118a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a3d      	ldr	r2, [pc, #244]	@ (8001288 <HAL_CAN_MspInit+0x114>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d132      	bne.n	80011fc <HAL_CAN_MspInit+0x88>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001196:	4b3d      	ldr	r3, [pc, #244]	@ (800128c <HAL_CAN_MspInit+0x118>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	3301      	adds	r3, #1
 800119c:	4a3b      	ldr	r2, [pc, #236]	@ (800128c <HAL_CAN_MspInit+0x118>)
 800119e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80011a0:	4b3a      	ldr	r3, [pc, #232]	@ (800128c <HAL_CAN_MspInit+0x118>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d10b      	bne.n	80011c0 <HAL_CAN_MspInit+0x4c>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80011a8:	4b39      	ldr	r3, [pc, #228]	@ (8001290 <HAL_CAN_MspInit+0x11c>)
 80011aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ac:	4a38      	ldr	r2, [pc, #224]	@ (8001290 <HAL_CAN_MspInit+0x11c>)
 80011ae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80011b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80011b4:	4b36      	ldr	r3, [pc, #216]	@ (8001290 <HAL_CAN_MspInit+0x11c>)
 80011b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011bc:	61bb      	str	r3, [r7, #24]
 80011be:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c0:	4b33      	ldr	r3, [pc, #204]	@ (8001290 <HAL_CAN_MspInit+0x11c>)
 80011c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c4:	4a32      	ldr	r2, [pc, #200]	@ (8001290 <HAL_CAN_MspInit+0x11c>)
 80011c6:	f043 0301 	orr.w	r3, r3, #1
 80011ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80011cc:	4b30      	ldr	r3, [pc, #192]	@ (8001290 <HAL_CAN_MspInit+0x11c>)
 80011ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d0:	f003 0301 	and.w	r3, r3, #1
 80011d4:	617b      	str	r3, [r7, #20]
 80011d6:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80011d8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80011dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011de:	2302      	movs	r3, #2
 80011e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e2:	2300      	movs	r3, #0
 80011e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e6:	2303      	movs	r3, #3
 80011e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80011ea:	2309      	movs	r3, #9
 80011ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ee:	f107 031c 	add.w	r3, r7, #28
 80011f2:	4619      	mov	r1, r3
 80011f4:	4827      	ldr	r0, [pc, #156]	@ (8001294 <HAL_CAN_MspInit+0x120>)
 80011f6:	f000 fc6d 	bl	8001ad4 <HAL_GPIO_Init>
    /* USER CODE BEGIN CAN2_MspInit 1 */

    /* USER CODE END CAN2_MspInit 1 */
  }

}
 80011fa:	e041      	b.n	8001280 <HAL_CAN_MspInit+0x10c>
  else if(hcan->Instance==CAN2)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a25      	ldr	r2, [pc, #148]	@ (8001298 <HAL_CAN_MspInit+0x124>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d13c      	bne.n	8001280 <HAL_CAN_MspInit+0x10c>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001206:	4b22      	ldr	r3, [pc, #136]	@ (8001290 <HAL_CAN_MspInit+0x11c>)
 8001208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800120a:	4a21      	ldr	r2, [pc, #132]	@ (8001290 <HAL_CAN_MspInit+0x11c>)
 800120c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001210:	6413      	str	r3, [r2, #64]	@ 0x40
 8001212:	4b1f      	ldr	r3, [pc, #124]	@ (8001290 <HAL_CAN_MspInit+0x11c>)
 8001214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001216:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800121a:	613b      	str	r3, [r7, #16]
 800121c:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 800121e:	4b1b      	ldr	r3, [pc, #108]	@ (800128c <HAL_CAN_MspInit+0x118>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	3301      	adds	r3, #1
 8001224:	4a19      	ldr	r2, [pc, #100]	@ (800128c <HAL_CAN_MspInit+0x118>)
 8001226:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001228:	4b18      	ldr	r3, [pc, #96]	@ (800128c <HAL_CAN_MspInit+0x118>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	2b01      	cmp	r3, #1
 800122e:	d10b      	bne.n	8001248 <HAL_CAN_MspInit+0xd4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001230:	4b17      	ldr	r3, [pc, #92]	@ (8001290 <HAL_CAN_MspInit+0x11c>)
 8001232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001234:	4a16      	ldr	r2, [pc, #88]	@ (8001290 <HAL_CAN_MspInit+0x11c>)
 8001236:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800123a:	6413      	str	r3, [r2, #64]	@ 0x40
 800123c:	4b14      	ldr	r3, [pc, #80]	@ (8001290 <HAL_CAN_MspInit+0x11c>)
 800123e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001240:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001244:	60fb      	str	r3, [r7, #12]
 8001246:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001248:	4b11      	ldr	r3, [pc, #68]	@ (8001290 <HAL_CAN_MspInit+0x11c>)
 800124a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124c:	4a10      	ldr	r2, [pc, #64]	@ (8001290 <HAL_CAN_MspInit+0x11c>)
 800124e:	f043 0302 	orr.w	r3, r3, #2
 8001252:	6313      	str	r3, [r2, #48]	@ 0x30
 8001254:	4b0e      	ldr	r3, [pc, #56]	@ (8001290 <HAL_CAN_MspInit+0x11c>)
 8001256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001258:	f003 0302 	and.w	r3, r3, #2
 800125c:	60bb      	str	r3, [r7, #8]
 800125e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001260:	2360      	movs	r3, #96	@ 0x60
 8001262:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001264:	2302      	movs	r3, #2
 8001266:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001268:	2300      	movs	r3, #0
 800126a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800126c:	2303      	movs	r3, #3
 800126e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001270:	2309      	movs	r3, #9
 8001272:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001274:	f107 031c 	add.w	r3, r7, #28
 8001278:	4619      	mov	r1, r3
 800127a:	4808      	ldr	r0, [pc, #32]	@ (800129c <HAL_CAN_MspInit+0x128>)
 800127c:	f000 fc2a 	bl	8001ad4 <HAL_GPIO_Init>
}
 8001280:	bf00      	nop
 8001282:	3730      	adds	r7, #48	@ 0x30
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	40006400 	.word	0x40006400
 800128c:	20000188 	.word	0x20000188
 8001290:	40023800 	.word	0x40023800
 8001294:	40020000 	.word	0x40020000
 8001298:	40006800 	.word	0x40006800
 800129c:	40020400 	.word	0x40020400

080012a0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b0ac      	sub	sp, #176	@ 0xb0
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	605a      	str	r2, [r3, #4]
 80012b2:	609a      	str	r2, [r3, #8]
 80012b4:	60da      	str	r2, [r3, #12]
 80012b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012b8:	f107 0318 	add.w	r3, r7, #24
 80012bc:	2284      	movs	r2, #132	@ 0x84
 80012be:	2100      	movs	r1, #0
 80012c0:	4618      	mov	r0, r3
 80012c2:	f002 fb6b 	bl	800399c <memset>
  if(huart->Instance==USART2)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4a42      	ldr	r2, [pc, #264]	@ (80013d4 <HAL_UART_MspInit+0x134>)
 80012cc:	4293      	cmp	r3, r2
 80012ce:	d13b      	bne.n	8001348 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80012d0:	2380      	movs	r3, #128	@ 0x80
 80012d2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80012d4:	2300      	movs	r3, #0
 80012d6:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012d8:	f107 0318 	add.w	r3, r7, #24
 80012dc:	4618      	mov	r0, r3
 80012de:	f001 faf1 	bl	80028c4 <HAL_RCCEx_PeriphCLKConfig>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80012e8:	f7ff ff1a 	bl	8001120 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012ec:	4b3a      	ldr	r3, [pc, #232]	@ (80013d8 <HAL_UART_MspInit+0x138>)
 80012ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f0:	4a39      	ldr	r2, [pc, #228]	@ (80013d8 <HAL_UART_MspInit+0x138>)
 80012f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80012f8:	4b37      	ldr	r3, [pc, #220]	@ (80013d8 <HAL_UART_MspInit+0x138>)
 80012fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001300:	617b      	str	r3, [r7, #20]
 8001302:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001304:	4b34      	ldr	r3, [pc, #208]	@ (80013d8 <HAL_UART_MspInit+0x138>)
 8001306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001308:	4a33      	ldr	r2, [pc, #204]	@ (80013d8 <HAL_UART_MspInit+0x138>)
 800130a:	f043 0308 	orr.w	r3, r3, #8
 800130e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001310:	4b31      	ldr	r3, [pc, #196]	@ (80013d8 <HAL_UART_MspInit+0x138>)
 8001312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001314:	f003 0308 	and.w	r3, r3, #8
 8001318:	613b      	str	r3, [r7, #16]
 800131a:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800131c:	2360      	movs	r3, #96	@ 0x60
 800131e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001322:	2302      	movs	r3, #2
 8001324:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001328:	2300      	movs	r3, #0
 800132a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800132e:	2303      	movs	r3, #3
 8001330:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001334:	2307      	movs	r3, #7
 8001336:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800133a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800133e:	4619      	mov	r1, r3
 8001340:	4826      	ldr	r0, [pc, #152]	@ (80013dc <HAL_UART_MspInit+0x13c>)
 8001342:	f000 fbc7 	bl	8001ad4 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001346:	e041      	b.n	80013cc <HAL_UART_MspInit+0x12c>
  else if(huart->Instance==USART3)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a24      	ldr	r2, [pc, #144]	@ (80013e0 <HAL_UART_MspInit+0x140>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d13c      	bne.n	80013cc <HAL_UART_MspInit+0x12c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001352:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001356:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001358:	2300      	movs	r3, #0
 800135a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800135c:	f107 0318 	add.w	r3, r7, #24
 8001360:	4618      	mov	r0, r3
 8001362:	f001 faaf 	bl	80028c4 <HAL_RCCEx_PeriphCLKConfig>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 800136c:	f7ff fed8 	bl	8001120 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001370:	4b19      	ldr	r3, [pc, #100]	@ (80013d8 <HAL_UART_MspInit+0x138>)
 8001372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001374:	4a18      	ldr	r2, [pc, #96]	@ (80013d8 <HAL_UART_MspInit+0x138>)
 8001376:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800137a:	6413      	str	r3, [r2, #64]	@ 0x40
 800137c:	4b16      	ldr	r3, [pc, #88]	@ (80013d8 <HAL_UART_MspInit+0x138>)
 800137e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001380:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001384:	60fb      	str	r3, [r7, #12]
 8001386:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001388:	4b13      	ldr	r3, [pc, #76]	@ (80013d8 <HAL_UART_MspInit+0x138>)
 800138a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138c:	4a12      	ldr	r2, [pc, #72]	@ (80013d8 <HAL_UART_MspInit+0x138>)
 800138e:	f043 0308 	orr.w	r3, r3, #8
 8001392:	6313      	str	r3, [r2, #48]	@ 0x30
 8001394:	4b10      	ldr	r3, [pc, #64]	@ (80013d8 <HAL_UART_MspInit+0x138>)
 8001396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001398:	f003 0308 	and.w	r3, r3, #8
 800139c:	60bb      	str	r3, [r7, #8]
 800139e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80013a0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80013a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a8:	2302      	movs	r3, #2
 80013aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ae:	2300      	movs	r3, #0
 80013b0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013b4:	2303      	movs	r3, #3
 80013b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80013ba:	2307      	movs	r3, #7
 80013bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013c0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80013c4:	4619      	mov	r1, r3
 80013c6:	4805      	ldr	r0, [pc, #20]	@ (80013dc <HAL_UART_MspInit+0x13c>)
 80013c8:	f000 fb84 	bl	8001ad4 <HAL_GPIO_Init>
}
 80013cc:	bf00      	nop
 80013ce:	37b0      	adds	r7, #176	@ 0xb0
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	40004400 	.word	0x40004400
 80013d8:	40023800 	.word	0x40023800
 80013dc:	40020c00 	.word	0x40020c00
 80013e0:	40004800 	.word	0x40004800

080013e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013e8:	bf00      	nop
 80013ea:	e7fd      	b.n	80013e8 <NMI_Handler+0x4>

080013ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013f0:	bf00      	nop
 80013f2:	e7fd      	b.n	80013f0 <HardFault_Handler+0x4>

080013f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013f8:	bf00      	nop
 80013fa:	e7fd      	b.n	80013f8 <MemManage_Handler+0x4>

080013fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001400:	bf00      	nop
 8001402:	e7fd      	b.n	8001400 <BusFault_Handler+0x4>

08001404 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001408:	bf00      	nop
 800140a:	e7fd      	b.n	8001408 <UsageFault_Handler+0x4>

0800140c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001410:	bf00      	nop
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr

0800141a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800141a:	b480      	push	{r7}
 800141c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800141e:	bf00      	nop
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr

08001428 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800142c:	bf00      	nop
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr

08001436 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001436:	b580      	push	{r7, lr}
 8001438:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800143a:	f000 f881 	bl	8001540 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}

08001442 <ETH_IRQHandler>:
/* For the available peripheral interrupt handler names,                      */
/* please refer to the startup file (startup_stm32f7xx.s).                    */
/******************************************************************************/

/* USER CODE BEGIN 1 */
void ETH_IRQHandler() {
 8001442:	b580      	push	{r7, lr}
 8001444:	af00      	add	r7, sp, #0
	ETH_InterruptRequestHandler();
 8001446:	f7ff fa7b 	bl	8000940 <ETH_InterruptRequestHandler>
}
 800144a:	bf00      	nop
 800144c:	bd80      	pop	{r7, pc}
	...

08001450 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001454:	4b06      	ldr	r3, [pc, #24]	@ (8001470 <SystemInit+0x20>)
 8001456:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800145a:	4a05      	ldr	r2, [pc, #20]	@ (8001470 <SystemInit+0x20>)
 800145c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001460:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001464:	bf00      	nop
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	e000ed00 	.word	0xe000ed00

08001474 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001474:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80014ac <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001478:	f7ff ffea 	bl	8001450 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800147c:	480c      	ldr	r0, [pc, #48]	@ (80014b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800147e:	490d      	ldr	r1, [pc, #52]	@ (80014b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001480:	4a0d      	ldr	r2, [pc, #52]	@ (80014b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001482:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001484:	e002      	b.n	800148c <LoopCopyDataInit>

08001486 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001486:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001488:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800148a:	3304      	adds	r3, #4

0800148c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800148c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800148e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001490:	d3f9      	bcc.n	8001486 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001492:	4a0a      	ldr	r2, [pc, #40]	@ (80014bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001494:	4c0a      	ldr	r4, [pc, #40]	@ (80014c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001496:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001498:	e001      	b.n	800149e <LoopFillZerobss>

0800149a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800149a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800149c:	3204      	adds	r2, #4

0800149e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800149e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014a0:	d3fb      	bcc.n	800149a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80014a2:	f002 fa83 	bl	80039ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014a6:	f7ff fb85 	bl	8000bb4 <main>
  bx  lr    
 80014aa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014ac:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80014b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014b4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80014b8:	08003a34 	.word	0x08003a34
  ldr r2, =_sbss
 80014bc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80014c0:	20000190 	.word	0x20000190

080014c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014c4:	e7fe      	b.n	80014c4 <ADC_IRQHandler>

080014c6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014c6:	b580      	push	{r7, lr}
 80014c8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014ca:	2003      	movs	r0, #3
 80014cc:	f000 fa48 	bl	8001960 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014d0:	200f      	movs	r0, #15
 80014d2:	f000 f805 	bl	80014e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014d6:	f7ff fe29 	bl	800112c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014da:	2300      	movs	r3, #0
}
 80014dc:	4618      	mov	r0, r3
 80014de:	bd80      	pop	{r7, pc}

080014e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014e8:	4b12      	ldr	r3, [pc, #72]	@ (8001534 <HAL_InitTick+0x54>)
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	4b12      	ldr	r3, [pc, #72]	@ (8001538 <HAL_InitTick+0x58>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	4619      	mov	r1, r3
 80014f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80014fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80014fe:	4618      	mov	r0, r3
 8001500:	f000 fa63 	bl	80019ca <HAL_SYSTICK_Config>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	e00e      	b.n	800152c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2b0f      	cmp	r3, #15
 8001512:	d80a      	bhi.n	800152a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001514:	2200      	movs	r2, #0
 8001516:	6879      	ldr	r1, [r7, #4]
 8001518:	f04f 30ff 	mov.w	r0, #4294967295
 800151c:	f000 fa2b 	bl	8001976 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001520:	4a06      	ldr	r2, [pc, #24]	@ (800153c <HAL_InitTick+0x5c>)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001526:	2300      	movs	r3, #0
 8001528:	e000      	b.n	800152c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
}
 800152c:	4618      	mov	r0, r3
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	20000000 	.word	0x20000000
 8001538:	20000008 	.word	0x20000008
 800153c:	20000004 	.word	0x20000004

08001540 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001544:	4b06      	ldr	r3, [pc, #24]	@ (8001560 <HAL_IncTick+0x20>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	461a      	mov	r2, r3
 800154a:	4b06      	ldr	r3, [pc, #24]	@ (8001564 <HAL_IncTick+0x24>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4413      	add	r3, r2
 8001550:	4a04      	ldr	r2, [pc, #16]	@ (8001564 <HAL_IncTick+0x24>)
 8001552:	6013      	str	r3, [r2, #0]
}
 8001554:	bf00      	nop
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	20000008 	.word	0x20000008
 8001564:	2000018c 	.word	0x2000018c

08001568 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  return uwTick;
 800156c:	4b03      	ldr	r3, [pc, #12]	@ (800157c <HAL_GetTick+0x14>)
 800156e:	681b      	ldr	r3, [r3, #0]
}
 8001570:	4618      	mov	r0, r3
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	2000018c 	.word	0x2000018c

08001580 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001588:	f7ff ffee 	bl	8001568 <HAL_GetTick>
 800158c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001598:	d005      	beq.n	80015a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800159a:	4b0a      	ldr	r3, [pc, #40]	@ (80015c4 <HAL_Delay+0x44>)
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	461a      	mov	r2, r3
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	4413      	add	r3, r2
 80015a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015a6:	bf00      	nop
 80015a8:	f7ff ffde 	bl	8001568 <HAL_GetTick>
 80015ac:	4602      	mov	r2, r0
 80015ae:	68bb      	ldr	r3, [r7, #8]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	68fa      	ldr	r2, [r7, #12]
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d8f7      	bhi.n	80015a8 <HAL_Delay+0x28>
  {
  }
}
 80015b8:	bf00      	nop
 80015ba:	bf00      	nop
 80015bc:	3710      	adds	r7, #16
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	20000008 	.word	0x20000008

080015c8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d101      	bne.n	80015da <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e0ed      	b.n	80017b6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d102      	bne.n	80015ec <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f7ff fdc4 	bl	8001174 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f042 0201 	orr.w	r2, r2, #1
 80015fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80015fc:	f7ff ffb4 	bl	8001568 <HAL_GetTick>
 8001600:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001602:	e012      	b.n	800162a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001604:	f7ff ffb0 	bl	8001568 <HAL_GetTick>
 8001608:	4602      	mov	r2, r0
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	2b0a      	cmp	r3, #10
 8001610:	d90b      	bls.n	800162a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001616:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2205      	movs	r2, #5
 8001622:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e0c5      	b.n	80017b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f003 0301 	and.w	r3, r3, #1
 8001634:	2b00      	cmp	r3, #0
 8001636:	d0e5      	beq.n	8001604 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f022 0202 	bic.w	r2, r2, #2
 8001646:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001648:	f7ff ff8e 	bl	8001568 <HAL_GetTick>
 800164c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800164e:	e012      	b.n	8001676 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001650:	f7ff ff8a 	bl	8001568 <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	2b0a      	cmp	r3, #10
 800165c:	d90b      	bls.n	8001676 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001662:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2205      	movs	r2, #5
 800166e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e09f      	b.n	80017b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f003 0302 	and.w	r3, r3, #2
 8001680:	2b00      	cmp	r3, #0
 8001682:	d1e5      	bne.n	8001650 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	7e1b      	ldrb	r3, [r3, #24]
 8001688:	2b01      	cmp	r3, #1
 800168a:	d108      	bne.n	800169e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	e007      	b.n	80016ae <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80016ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	7e5b      	ldrb	r3, [r3, #25]
 80016b2:	2b01      	cmp	r3, #1
 80016b4:	d108      	bne.n	80016c8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80016c4:	601a      	str	r2, [r3, #0]
 80016c6:	e007      	b.n	80016d8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80016d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	7e9b      	ldrb	r3, [r3, #26]
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d108      	bne.n	80016f2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f042 0220 	orr.w	r2, r2, #32
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	e007      	b.n	8001702 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f022 0220 	bic.w	r2, r2, #32
 8001700:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	7edb      	ldrb	r3, [r3, #27]
 8001706:	2b01      	cmp	r3, #1
 8001708:	d108      	bne.n	800171c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f022 0210 	bic.w	r2, r2, #16
 8001718:	601a      	str	r2, [r3, #0]
 800171a:	e007      	b.n	800172c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f042 0210 	orr.w	r2, r2, #16
 800172a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	7f1b      	ldrb	r3, [r3, #28]
 8001730:	2b01      	cmp	r3, #1
 8001732:	d108      	bne.n	8001746 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f042 0208 	orr.w	r2, r2, #8
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	e007      	b.n	8001756 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f022 0208 	bic.w	r2, r2, #8
 8001754:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	7f5b      	ldrb	r3, [r3, #29]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d108      	bne.n	8001770 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f042 0204 	orr.w	r2, r2, #4
 800176c:	601a      	str	r2, [r3, #0]
 800176e:	e007      	b.n	8001780 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f022 0204 	bic.w	r2, r2, #4
 800177e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	689a      	ldr	r2, [r3, #8]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	431a      	orrs	r2, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	691b      	ldr	r3, [r3, #16]
 800178e:	431a      	orrs	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	695b      	ldr	r3, [r3, #20]
 8001794:	ea42 0103 	orr.w	r1, r2, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	1e5a      	subs	r2, r3, #1
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	430a      	orrs	r2, r1
 80017a4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2200      	movs	r2, #0
 80017aa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2201      	movs	r2, #1
 80017b0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80017b4:	2300      	movs	r3, #0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3710      	adds	r7, #16
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
	...

080017c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	f003 0307 	and.w	r3, r3, #7
 80017ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001800 <__NVIC_SetPriorityGrouping+0x40>)
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017d6:	68ba      	ldr	r2, [r7, #8]
 80017d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017dc:	4013      	ands	r3, r2
 80017de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80017e8:	4b06      	ldr	r3, [pc, #24]	@ (8001804 <__NVIC_SetPriorityGrouping+0x44>)
 80017ea:	4313      	orrs	r3, r2
 80017ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017ee:	4a04      	ldr	r2, [pc, #16]	@ (8001800 <__NVIC_SetPriorityGrouping+0x40>)
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	60d3      	str	r3, [r2, #12]
}
 80017f4:	bf00      	nop
 80017f6:	3714      	adds	r7, #20
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr
 8001800:	e000ed00 	.word	0xe000ed00
 8001804:	05fa0000 	.word	0x05fa0000

08001808 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800180c:	4b04      	ldr	r3, [pc, #16]	@ (8001820 <__NVIC_GetPriorityGrouping+0x18>)
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	0a1b      	lsrs	r3, r3, #8
 8001812:	f003 0307 	and.w	r3, r3, #7
}
 8001816:	4618      	mov	r0, r3
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr
 8001820:	e000ed00 	.word	0xe000ed00

08001824 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	4603      	mov	r3, r0
 800182c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800182e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001832:	2b00      	cmp	r3, #0
 8001834:	db0b      	blt.n	800184e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001836:	79fb      	ldrb	r3, [r7, #7]
 8001838:	f003 021f 	and.w	r2, r3, #31
 800183c:	4907      	ldr	r1, [pc, #28]	@ (800185c <__NVIC_EnableIRQ+0x38>)
 800183e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001842:	095b      	lsrs	r3, r3, #5
 8001844:	2001      	movs	r0, #1
 8001846:	fa00 f202 	lsl.w	r2, r0, r2
 800184a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800184e:	bf00      	nop
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	e000e100 	.word	0xe000e100

08001860 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	6039      	str	r1, [r7, #0]
 800186a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800186c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001870:	2b00      	cmp	r3, #0
 8001872:	db0a      	blt.n	800188a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	b2da      	uxtb	r2, r3
 8001878:	490c      	ldr	r1, [pc, #48]	@ (80018ac <__NVIC_SetPriority+0x4c>)
 800187a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800187e:	0112      	lsls	r2, r2, #4
 8001880:	b2d2      	uxtb	r2, r2
 8001882:	440b      	add	r3, r1
 8001884:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001888:	e00a      	b.n	80018a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	b2da      	uxtb	r2, r3
 800188e:	4908      	ldr	r1, [pc, #32]	@ (80018b0 <__NVIC_SetPriority+0x50>)
 8001890:	79fb      	ldrb	r3, [r7, #7]
 8001892:	f003 030f 	and.w	r3, r3, #15
 8001896:	3b04      	subs	r3, #4
 8001898:	0112      	lsls	r2, r2, #4
 800189a:	b2d2      	uxtb	r2, r2
 800189c:	440b      	add	r3, r1
 800189e:	761a      	strb	r2, [r3, #24]
}
 80018a0:	bf00      	nop
 80018a2:	370c      	adds	r7, #12
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	e000e100 	.word	0xe000e100
 80018b0:	e000ed00 	.word	0xe000ed00

080018b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b089      	sub	sp, #36	@ 0x24
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	60f8      	str	r0, [r7, #12]
 80018bc:	60b9      	str	r1, [r7, #8]
 80018be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	f003 0307 	and.w	r3, r3, #7
 80018c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018c8:	69fb      	ldr	r3, [r7, #28]
 80018ca:	f1c3 0307 	rsb	r3, r3, #7
 80018ce:	2b04      	cmp	r3, #4
 80018d0:	bf28      	it	cs
 80018d2:	2304      	movcs	r3, #4
 80018d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	3304      	adds	r3, #4
 80018da:	2b06      	cmp	r3, #6
 80018dc:	d902      	bls.n	80018e4 <NVIC_EncodePriority+0x30>
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	3b03      	subs	r3, #3
 80018e2:	e000      	b.n	80018e6 <NVIC_EncodePriority+0x32>
 80018e4:	2300      	movs	r3, #0
 80018e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018e8:	f04f 32ff 	mov.w	r2, #4294967295
 80018ec:	69bb      	ldr	r3, [r7, #24]
 80018ee:	fa02 f303 	lsl.w	r3, r2, r3
 80018f2:	43da      	mvns	r2, r3
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	401a      	ands	r2, r3
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	fa01 f303 	lsl.w	r3, r1, r3
 8001906:	43d9      	mvns	r1, r3
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800190c:	4313      	orrs	r3, r2
         );
}
 800190e:	4618      	mov	r0, r3
 8001910:	3724      	adds	r7, #36	@ 0x24
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
	...

0800191c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	3b01      	subs	r3, #1
 8001928:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800192c:	d301      	bcc.n	8001932 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800192e:	2301      	movs	r3, #1
 8001930:	e00f      	b.n	8001952 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001932:	4a0a      	ldr	r2, [pc, #40]	@ (800195c <SysTick_Config+0x40>)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	3b01      	subs	r3, #1
 8001938:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800193a:	210f      	movs	r1, #15
 800193c:	f04f 30ff 	mov.w	r0, #4294967295
 8001940:	f7ff ff8e 	bl	8001860 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001944:	4b05      	ldr	r3, [pc, #20]	@ (800195c <SysTick_Config+0x40>)
 8001946:	2200      	movs	r2, #0
 8001948:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800194a:	4b04      	ldr	r3, [pc, #16]	@ (800195c <SysTick_Config+0x40>)
 800194c:	2207      	movs	r2, #7
 800194e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001950:	2300      	movs	r3, #0
}
 8001952:	4618      	mov	r0, r3
 8001954:	3708      	adds	r7, #8
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	e000e010 	.word	0xe000e010

08001960 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f7ff ff29 	bl	80017c0 <__NVIC_SetPriorityGrouping>
}
 800196e:	bf00      	nop
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001976:	b580      	push	{r7, lr}
 8001978:	b086      	sub	sp, #24
 800197a:	af00      	add	r7, sp, #0
 800197c:	4603      	mov	r3, r0
 800197e:	60b9      	str	r1, [r7, #8]
 8001980:	607a      	str	r2, [r7, #4]
 8001982:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001984:	2300      	movs	r3, #0
 8001986:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001988:	f7ff ff3e 	bl	8001808 <__NVIC_GetPriorityGrouping>
 800198c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800198e:	687a      	ldr	r2, [r7, #4]
 8001990:	68b9      	ldr	r1, [r7, #8]
 8001992:	6978      	ldr	r0, [r7, #20]
 8001994:	f7ff ff8e 	bl	80018b4 <NVIC_EncodePriority>
 8001998:	4602      	mov	r2, r0
 800199a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800199e:	4611      	mov	r1, r2
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff ff5d 	bl	8001860 <__NVIC_SetPriority>
}
 80019a6:	bf00      	nop
 80019a8:	3718      	adds	r7, #24
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}

080019ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019ae:	b580      	push	{r7, lr}
 80019b0:	b082      	sub	sp, #8
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	4603      	mov	r3, r0
 80019b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019bc:	4618      	mov	r0, r3
 80019be:	f7ff ff31 	bl	8001824 <__NVIC_EnableIRQ>
}
 80019c2:	bf00      	nop
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}

080019ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b082      	sub	sp, #8
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019d2:	6878      	ldr	r0, [r7, #4]
 80019d4:	f7ff ffa2 	bl	800191c <SysTick_Config>
 80019d8:	4603      	mov	r3, r0
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
	...

080019e4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80019e8:	f3bf 8f5f 	dmb	sy
}
 80019ec:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80019ee:	4b07      	ldr	r3, [pc, #28]	@ (8001a0c <HAL_MPU_Disable+0x28>)
 80019f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019f2:	4a06      	ldr	r2, [pc, #24]	@ (8001a0c <HAL_MPU_Disable+0x28>)
 80019f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019f8:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80019fa:	4b05      	ldr	r3, [pc, #20]	@ (8001a10 <HAL_MPU_Disable+0x2c>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	605a      	str	r2, [r3, #4]
}
 8001a00:	bf00      	nop
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	e000ed00 	.word	0xe000ed00
 8001a10:	e000ed90 	.word	0xe000ed90

08001a14 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001a1c:	4a0b      	ldr	r2, [pc, #44]	@ (8001a4c <HAL_MPU_Enable+0x38>)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	f043 0301 	orr.w	r3, r3, #1
 8001a24:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001a26:	4b0a      	ldr	r3, [pc, #40]	@ (8001a50 <HAL_MPU_Enable+0x3c>)
 8001a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a2a:	4a09      	ldr	r2, [pc, #36]	@ (8001a50 <HAL_MPU_Enable+0x3c>)
 8001a2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a30:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001a32:	f3bf 8f4f 	dsb	sy
}
 8001a36:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a38:	f3bf 8f6f 	isb	sy
}
 8001a3c:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001a3e:	bf00      	nop
 8001a40:	370c      	adds	r7, #12
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	e000ed90 	.word	0xe000ed90
 8001a50:	e000ed00 	.word	0xe000ed00

08001a54 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	785a      	ldrb	r2, [r3, #1]
 8001a60:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad0 <HAL_MPU_ConfigRegion+0x7c>)
 8001a62:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001a64:	4b1a      	ldr	r3, [pc, #104]	@ (8001ad0 <HAL_MPU_ConfigRegion+0x7c>)
 8001a66:	691b      	ldr	r3, [r3, #16]
 8001a68:	4a19      	ldr	r2, [pc, #100]	@ (8001ad0 <HAL_MPU_ConfigRegion+0x7c>)
 8001a6a:	f023 0301 	bic.w	r3, r3, #1
 8001a6e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001a70:	4a17      	ldr	r2, [pc, #92]	@ (8001ad0 <HAL_MPU_ConfigRegion+0x7c>)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	7b1b      	ldrb	r3, [r3, #12]
 8001a7c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	7adb      	ldrb	r3, [r3, #11]
 8001a82:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001a84:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	7a9b      	ldrb	r3, [r3, #10]
 8001a8a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001a8c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	7b5b      	ldrb	r3, [r3, #13]
 8001a92:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001a94:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	7b9b      	ldrb	r3, [r3, #14]
 8001a9a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001a9c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	7bdb      	ldrb	r3, [r3, #15]
 8001aa2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001aa4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	7a5b      	ldrb	r3, [r3, #9]
 8001aaa:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001aac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	7a1b      	ldrb	r3, [r3, #8]
 8001ab2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001ab4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	7812      	ldrb	r2, [r2, #0]
 8001aba:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001abc:	4a04      	ldr	r2, [pc, #16]	@ (8001ad0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001abe:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ac0:	6113      	str	r3, [r2, #16]
}
 8001ac2:	bf00      	nop
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	e000ed90 	.word	0xe000ed90

08001ad4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b089      	sub	sp, #36	@ 0x24
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001aea:	2300      	movs	r3, #0
 8001aec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001aee:	2300      	movs	r3, #0
 8001af0:	61fb      	str	r3, [r7, #28]
 8001af2:	e175      	b.n	8001de0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001af4:	2201      	movs	r2, #1
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	fa02 f303 	lsl.w	r3, r2, r3
 8001afc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	697a      	ldr	r2, [r7, #20]
 8001b04:	4013      	ands	r3, r2
 8001b06:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001b08:	693a      	ldr	r2, [r7, #16]
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	f040 8164 	bne.w	8001dda <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f003 0303 	and.w	r3, r3, #3
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d005      	beq.n	8001b2a <HAL_GPIO_Init+0x56>
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f003 0303 	and.w	r3, r3, #3
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d130      	bne.n	8001b8c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	2203      	movs	r2, #3
 8001b36:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3a:	43db      	mvns	r3, r3
 8001b3c:	69ba      	ldr	r2, [r7, #24]
 8001b3e:	4013      	ands	r3, r2
 8001b40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	68da      	ldr	r2, [r3, #12]
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4e:	69ba      	ldr	r2, [r7, #24]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	69ba      	ldr	r2, [r7, #24]
 8001b58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b60:	2201      	movs	r2, #1
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	43db      	mvns	r3, r3
 8001b6a:	69ba      	ldr	r2, [r7, #24]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	091b      	lsrs	r3, r3, #4
 8001b76:	f003 0201 	and.w	r2, r3, #1
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b80:	69ba      	ldr	r2, [r7, #24]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	69ba      	ldr	r2, [r7, #24]
 8001b8a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f003 0303 	and.w	r3, r3, #3
 8001b94:	2b03      	cmp	r3, #3
 8001b96:	d017      	beq.n	8001bc8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	2203      	movs	r2, #3
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	43db      	mvns	r3, r3
 8001baa:	69ba      	ldr	r2, [r7, #24]
 8001bac:	4013      	ands	r3, r2
 8001bae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	689a      	ldr	r2, [r3, #8]
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbc:	69ba      	ldr	r2, [r7, #24]
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f003 0303 	and.w	r3, r3, #3
 8001bd0:	2b02      	cmp	r3, #2
 8001bd2:	d123      	bne.n	8001c1c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001bd4:	69fb      	ldr	r3, [r7, #28]
 8001bd6:	08da      	lsrs	r2, r3, #3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	3208      	adds	r2, #8
 8001bdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001be0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	f003 0307 	and.w	r3, r3, #7
 8001be8:	009b      	lsls	r3, r3, #2
 8001bea:	220f      	movs	r2, #15
 8001bec:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf0:	43db      	mvns	r3, r3
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	691a      	ldr	r2, [r3, #16]
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	f003 0307 	and.w	r3, r3, #7
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	fa02 f303 	lsl.w	r3, r2, r3
 8001c08:	69ba      	ldr	r2, [r7, #24]
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	08da      	lsrs	r2, r3, #3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	3208      	adds	r2, #8
 8001c16:	69b9      	ldr	r1, [r7, #24]
 8001c18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	2203      	movs	r2, #3
 8001c28:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	69ba      	ldr	r2, [r7, #24]
 8001c30:	4013      	ands	r3, r2
 8001c32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f003 0203 	and.w	r2, r3, #3
 8001c3c:	69fb      	ldr	r3, [r7, #28]
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	fa02 f303 	lsl.w	r3, r2, r3
 8001c44:	69ba      	ldr	r2, [r7, #24]
 8001c46:	4313      	orrs	r3, r2
 8001c48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	69ba      	ldr	r2, [r7, #24]
 8001c4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	f000 80be 	beq.w	8001dda <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c5e:	4b66      	ldr	r3, [pc, #408]	@ (8001df8 <HAL_GPIO_Init+0x324>)
 8001c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c62:	4a65      	ldr	r2, [pc, #404]	@ (8001df8 <HAL_GPIO_Init+0x324>)
 8001c64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c68:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c6a:	4b63      	ldr	r3, [pc, #396]	@ (8001df8 <HAL_GPIO_Init+0x324>)
 8001c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c72:	60fb      	str	r3, [r7, #12]
 8001c74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001c76:	4a61      	ldr	r2, [pc, #388]	@ (8001dfc <HAL_GPIO_Init+0x328>)
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	089b      	lsrs	r3, r3, #2
 8001c7c:	3302      	adds	r3, #2
 8001c7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c82:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001c84:	69fb      	ldr	r3, [r7, #28]
 8001c86:	f003 0303 	and.w	r3, r3, #3
 8001c8a:	009b      	lsls	r3, r3, #2
 8001c8c:	220f      	movs	r2, #15
 8001c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c92:	43db      	mvns	r3, r3
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	4013      	ands	r3, r2
 8001c98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4a58      	ldr	r2, [pc, #352]	@ (8001e00 <HAL_GPIO_Init+0x32c>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d037      	beq.n	8001d12 <HAL_GPIO_Init+0x23e>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a57      	ldr	r2, [pc, #348]	@ (8001e04 <HAL_GPIO_Init+0x330>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d031      	beq.n	8001d0e <HAL_GPIO_Init+0x23a>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4a56      	ldr	r2, [pc, #344]	@ (8001e08 <HAL_GPIO_Init+0x334>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d02b      	beq.n	8001d0a <HAL_GPIO_Init+0x236>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4a55      	ldr	r2, [pc, #340]	@ (8001e0c <HAL_GPIO_Init+0x338>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d025      	beq.n	8001d06 <HAL_GPIO_Init+0x232>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a54      	ldr	r2, [pc, #336]	@ (8001e10 <HAL_GPIO_Init+0x33c>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d01f      	beq.n	8001d02 <HAL_GPIO_Init+0x22e>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4a53      	ldr	r2, [pc, #332]	@ (8001e14 <HAL_GPIO_Init+0x340>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d019      	beq.n	8001cfe <HAL_GPIO_Init+0x22a>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4a52      	ldr	r2, [pc, #328]	@ (8001e18 <HAL_GPIO_Init+0x344>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d013      	beq.n	8001cfa <HAL_GPIO_Init+0x226>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a51      	ldr	r2, [pc, #324]	@ (8001e1c <HAL_GPIO_Init+0x348>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d00d      	beq.n	8001cf6 <HAL_GPIO_Init+0x222>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a50      	ldr	r2, [pc, #320]	@ (8001e20 <HAL_GPIO_Init+0x34c>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d007      	beq.n	8001cf2 <HAL_GPIO_Init+0x21e>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a4f      	ldr	r2, [pc, #316]	@ (8001e24 <HAL_GPIO_Init+0x350>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d101      	bne.n	8001cee <HAL_GPIO_Init+0x21a>
 8001cea:	2309      	movs	r3, #9
 8001cec:	e012      	b.n	8001d14 <HAL_GPIO_Init+0x240>
 8001cee:	230a      	movs	r3, #10
 8001cf0:	e010      	b.n	8001d14 <HAL_GPIO_Init+0x240>
 8001cf2:	2308      	movs	r3, #8
 8001cf4:	e00e      	b.n	8001d14 <HAL_GPIO_Init+0x240>
 8001cf6:	2307      	movs	r3, #7
 8001cf8:	e00c      	b.n	8001d14 <HAL_GPIO_Init+0x240>
 8001cfa:	2306      	movs	r3, #6
 8001cfc:	e00a      	b.n	8001d14 <HAL_GPIO_Init+0x240>
 8001cfe:	2305      	movs	r3, #5
 8001d00:	e008      	b.n	8001d14 <HAL_GPIO_Init+0x240>
 8001d02:	2304      	movs	r3, #4
 8001d04:	e006      	b.n	8001d14 <HAL_GPIO_Init+0x240>
 8001d06:	2303      	movs	r3, #3
 8001d08:	e004      	b.n	8001d14 <HAL_GPIO_Init+0x240>
 8001d0a:	2302      	movs	r3, #2
 8001d0c:	e002      	b.n	8001d14 <HAL_GPIO_Init+0x240>
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e000      	b.n	8001d14 <HAL_GPIO_Init+0x240>
 8001d12:	2300      	movs	r3, #0
 8001d14:	69fa      	ldr	r2, [r7, #28]
 8001d16:	f002 0203 	and.w	r2, r2, #3
 8001d1a:	0092      	lsls	r2, r2, #2
 8001d1c:	4093      	lsls	r3, r2
 8001d1e:	69ba      	ldr	r2, [r7, #24]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001d24:	4935      	ldr	r1, [pc, #212]	@ (8001dfc <HAL_GPIO_Init+0x328>)
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	089b      	lsrs	r3, r3, #2
 8001d2a:	3302      	adds	r3, #2
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d32:	4b3d      	ldr	r3, [pc, #244]	@ (8001e28 <HAL_GPIO_Init+0x354>)
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	43db      	mvns	r3, r3
 8001d3c:	69ba      	ldr	r2, [r7, #24]
 8001d3e:	4013      	ands	r3, r2
 8001d40:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d003      	beq.n	8001d56 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001d4e:	69ba      	ldr	r2, [r7, #24]
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	4313      	orrs	r3, r2
 8001d54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d56:	4a34      	ldr	r2, [pc, #208]	@ (8001e28 <HAL_GPIO_Init+0x354>)
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d5c:	4b32      	ldr	r3, [pc, #200]	@ (8001e28 <HAL_GPIO_Init+0x354>)
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	43db      	mvns	r3, r3
 8001d66:	69ba      	ldr	r2, [r7, #24]
 8001d68:	4013      	ands	r3, r2
 8001d6a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d003      	beq.n	8001d80 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001d78:	69ba      	ldr	r2, [r7, #24]
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d80:	4a29      	ldr	r2, [pc, #164]	@ (8001e28 <HAL_GPIO_Init+0x354>)
 8001d82:	69bb      	ldr	r3, [r7, #24]
 8001d84:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d86:	4b28      	ldr	r3, [pc, #160]	@ (8001e28 <HAL_GPIO_Init+0x354>)
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	43db      	mvns	r3, r3
 8001d90:	69ba      	ldr	r2, [r7, #24]
 8001d92:	4013      	ands	r3, r2
 8001d94:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d003      	beq.n	8001daa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001da2:	69ba      	ldr	r2, [r7, #24]
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001daa:	4a1f      	ldr	r2, [pc, #124]	@ (8001e28 <HAL_GPIO_Init+0x354>)
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001db0:	4b1d      	ldr	r3, [pc, #116]	@ (8001e28 <HAL_GPIO_Init+0x354>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	43db      	mvns	r3, r3
 8001dba:	69ba      	ldr	r2, [r7, #24]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d003      	beq.n	8001dd4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001dcc:	69ba      	ldr	r2, [r7, #24]
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001dd4:	4a14      	ldr	r2, [pc, #80]	@ (8001e28 <HAL_GPIO_Init+0x354>)
 8001dd6:	69bb      	ldr	r3, [r7, #24]
 8001dd8:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	61fb      	str	r3, [r7, #28]
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	2b0f      	cmp	r3, #15
 8001de4:	f67f ae86 	bls.w	8001af4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001de8:	bf00      	nop
 8001dea:	bf00      	nop
 8001dec:	3724      	adds	r7, #36	@ 0x24
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	40023800 	.word	0x40023800
 8001dfc:	40013800 	.word	0x40013800
 8001e00:	40020000 	.word	0x40020000
 8001e04:	40020400 	.word	0x40020400
 8001e08:	40020800 	.word	0x40020800
 8001e0c:	40020c00 	.word	0x40020c00
 8001e10:	40021000 	.word	0x40021000
 8001e14:	40021400 	.word	0x40021400
 8001e18:	40021800 	.word	0x40021800
 8001e1c:	40021c00 	.word	0x40021c00
 8001e20:	40022000 	.word	0x40022000
 8001e24:	40022400 	.word	0x40022400
 8001e28:	40013c00 	.word	0x40013c00

08001e2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	460b      	mov	r3, r1
 8001e36:	807b      	strh	r3, [r7, #2]
 8001e38:	4613      	mov	r3, r2
 8001e3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e3c:	787b      	ldrb	r3, [r7, #1]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d003      	beq.n	8001e4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e42:	887a      	ldrh	r2, [r7, #2]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001e48:	e003      	b.n	8001e52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001e4a:	887b      	ldrh	r3, [r7, #2]
 8001e4c:	041a      	lsls	r2, r3, #16
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	619a      	str	r2, [r3, #24]
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b085      	sub	sp, #20
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
 8001e66:	460b      	mov	r3, r1
 8001e68:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	695b      	ldr	r3, [r3, #20]
 8001e6e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e70:	887a      	ldrh	r2, [r7, #2]
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	4013      	ands	r3, r2
 8001e76:	041a      	lsls	r2, r3, #16
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	43d9      	mvns	r1, r3
 8001e7c:	887b      	ldrh	r3, [r7, #2]
 8001e7e:	400b      	ands	r3, r1
 8001e80:	431a      	orrs	r2, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	619a      	str	r2, [r3, #24]
}
 8001e86:	bf00      	nop
 8001e88:	3714      	adds	r7, #20
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
	...

08001e94 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001e9e:	4b23      	ldr	r3, [pc, #140]	@ (8001f2c <HAL_PWREx_EnableOverDrive+0x98>)
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea2:	4a22      	ldr	r2, [pc, #136]	@ (8001f2c <HAL_PWREx_EnableOverDrive+0x98>)
 8001ea4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ea8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eaa:	4b20      	ldr	r3, [pc, #128]	@ (8001f2c <HAL_PWREx_EnableOverDrive+0x98>)
 8001eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eb2:	603b      	str	r3, [r7, #0]
 8001eb4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001eb6:	4b1e      	ldr	r3, [pc, #120]	@ (8001f30 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a1d      	ldr	r2, [pc, #116]	@ (8001f30 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ebc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ec0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ec2:	f7ff fb51 	bl	8001568 <HAL_GetTick>
 8001ec6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001ec8:	e009      	b.n	8001ede <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001eca:	f7ff fb4d 	bl	8001568 <HAL_GetTick>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001ed8:	d901      	bls.n	8001ede <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001eda:	2303      	movs	r3, #3
 8001edc:	e022      	b.n	8001f24 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001ede:	4b14      	ldr	r3, [pc, #80]	@ (8001f30 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ee6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001eea:	d1ee      	bne.n	8001eca <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001eec:	4b10      	ldr	r3, [pc, #64]	@ (8001f30 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a0f      	ldr	r2, [pc, #60]	@ (8001f30 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ef2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ef6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ef8:	f7ff fb36 	bl	8001568 <HAL_GetTick>
 8001efc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001efe:	e009      	b.n	8001f14 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001f00:	f7ff fb32 	bl	8001568 <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f0e:	d901      	bls.n	8001f14 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e007      	b.n	8001f24 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001f14:	4b06      	ldr	r3, [pc, #24]	@ (8001f30 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f1c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001f20:	d1ee      	bne.n	8001f00 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001f22:	2300      	movs	r3, #0
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3708      	adds	r7, #8
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	40023800 	.word	0x40023800
 8001f30:	40007000 	.word	0x40007000

08001f34 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b086      	sub	sp, #24
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d101      	bne.n	8001f4a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e291      	b.n	800246e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f003 0301 	and.w	r3, r3, #1
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	f000 8087 	beq.w	8002066 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f58:	4b96      	ldr	r3, [pc, #600]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	f003 030c 	and.w	r3, r3, #12
 8001f60:	2b04      	cmp	r3, #4
 8001f62:	d00c      	beq.n	8001f7e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f64:	4b93      	ldr	r3, [pc, #588]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	f003 030c 	and.w	r3, r3, #12
 8001f6c:	2b08      	cmp	r3, #8
 8001f6e:	d112      	bne.n	8001f96 <HAL_RCC_OscConfig+0x62>
 8001f70:	4b90      	ldr	r3, [pc, #576]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f7c:	d10b      	bne.n	8001f96 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f7e:	4b8d      	ldr	r3, [pc, #564]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d06c      	beq.n	8002064 <HAL_RCC_OscConfig+0x130>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d168      	bne.n	8002064 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e26b      	b.n	800246e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f9e:	d106      	bne.n	8001fae <HAL_RCC_OscConfig+0x7a>
 8001fa0:	4b84      	ldr	r3, [pc, #528]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a83      	ldr	r2, [pc, #524]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8001fa6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001faa:	6013      	str	r3, [r2, #0]
 8001fac:	e02e      	b.n	800200c <HAL_RCC_OscConfig+0xd8>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d10c      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x9c>
 8001fb6:	4b7f      	ldr	r3, [pc, #508]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a7e      	ldr	r2, [pc, #504]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8001fbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fc0:	6013      	str	r3, [r2, #0]
 8001fc2:	4b7c      	ldr	r3, [pc, #496]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a7b      	ldr	r2, [pc, #492]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8001fc8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fcc:	6013      	str	r3, [r2, #0]
 8001fce:	e01d      	b.n	800200c <HAL_RCC_OscConfig+0xd8>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001fd8:	d10c      	bne.n	8001ff4 <HAL_RCC_OscConfig+0xc0>
 8001fda:	4b76      	ldr	r3, [pc, #472]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a75      	ldr	r2, [pc, #468]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8001fe0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001fe4:	6013      	str	r3, [r2, #0]
 8001fe6:	4b73      	ldr	r3, [pc, #460]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a72      	ldr	r2, [pc, #456]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8001fec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ff0:	6013      	str	r3, [r2, #0]
 8001ff2:	e00b      	b.n	800200c <HAL_RCC_OscConfig+0xd8>
 8001ff4:	4b6f      	ldr	r3, [pc, #444]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a6e      	ldr	r2, [pc, #440]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8001ffa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ffe:	6013      	str	r3, [r2, #0]
 8002000:	4b6c      	ldr	r3, [pc, #432]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a6b      	ldr	r2, [pc, #428]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8002006:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800200a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d013      	beq.n	800203c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002014:	f7ff faa8 	bl	8001568 <HAL_GetTick>
 8002018:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800201a:	e008      	b.n	800202e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800201c:	f7ff faa4 	bl	8001568 <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	2b64      	cmp	r3, #100	@ 0x64
 8002028:	d901      	bls.n	800202e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e21f      	b.n	800246e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800202e:	4b61      	ldr	r3, [pc, #388]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002036:	2b00      	cmp	r3, #0
 8002038:	d0f0      	beq.n	800201c <HAL_RCC_OscConfig+0xe8>
 800203a:	e014      	b.n	8002066 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800203c:	f7ff fa94 	bl	8001568 <HAL_GetTick>
 8002040:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002042:	e008      	b.n	8002056 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002044:	f7ff fa90 	bl	8001568 <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	2b64      	cmp	r3, #100	@ 0x64
 8002050:	d901      	bls.n	8002056 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e20b      	b.n	800246e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002056:	4b57      	ldr	r3, [pc, #348]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d1f0      	bne.n	8002044 <HAL_RCC_OscConfig+0x110>
 8002062:	e000      	b.n	8002066 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002064:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0302 	and.w	r3, r3, #2
 800206e:	2b00      	cmp	r3, #0
 8002070:	d069      	beq.n	8002146 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002072:	4b50      	ldr	r3, [pc, #320]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	f003 030c 	and.w	r3, r3, #12
 800207a:	2b00      	cmp	r3, #0
 800207c:	d00b      	beq.n	8002096 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800207e:	4b4d      	ldr	r3, [pc, #308]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	f003 030c 	and.w	r3, r3, #12
 8002086:	2b08      	cmp	r3, #8
 8002088:	d11c      	bne.n	80020c4 <HAL_RCC_OscConfig+0x190>
 800208a:	4b4a      	ldr	r3, [pc, #296]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d116      	bne.n	80020c4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002096:	4b47      	ldr	r3, [pc, #284]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d005      	beq.n	80020ae <HAL_RCC_OscConfig+0x17a>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	68db      	ldr	r3, [r3, #12]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d001      	beq.n	80020ae <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e1df      	b.n	800246e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020ae:	4b41      	ldr	r3, [pc, #260]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	691b      	ldr	r3, [r3, #16]
 80020ba:	00db      	lsls	r3, r3, #3
 80020bc:	493d      	ldr	r1, [pc, #244]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 80020be:	4313      	orrs	r3, r2
 80020c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020c2:	e040      	b.n	8002146 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d023      	beq.n	8002114 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020cc:	4b39      	ldr	r3, [pc, #228]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a38      	ldr	r2, [pc, #224]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 80020d2:	f043 0301 	orr.w	r3, r3, #1
 80020d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020d8:	f7ff fa46 	bl	8001568 <HAL_GetTick>
 80020dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020de:	e008      	b.n	80020f2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020e0:	f7ff fa42 	bl	8001568 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e1bd      	b.n	800246e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020f2:	4b30      	ldr	r3, [pc, #192]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d0f0      	beq.n	80020e0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020fe:	4b2d      	ldr	r3, [pc, #180]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	691b      	ldr	r3, [r3, #16]
 800210a:	00db      	lsls	r3, r3, #3
 800210c:	4929      	ldr	r1, [pc, #164]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 800210e:	4313      	orrs	r3, r2
 8002110:	600b      	str	r3, [r1, #0]
 8002112:	e018      	b.n	8002146 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002114:	4b27      	ldr	r3, [pc, #156]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a26      	ldr	r2, [pc, #152]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 800211a:	f023 0301 	bic.w	r3, r3, #1
 800211e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002120:	f7ff fa22 	bl	8001568 <HAL_GetTick>
 8002124:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002126:	e008      	b.n	800213a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002128:	f7ff fa1e 	bl	8001568 <HAL_GetTick>
 800212c:	4602      	mov	r2, r0
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	2b02      	cmp	r3, #2
 8002134:	d901      	bls.n	800213a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	e199      	b.n	800246e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800213a:	4b1e      	ldr	r3, [pc, #120]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	2b00      	cmp	r3, #0
 8002144:	d1f0      	bne.n	8002128 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f003 0308 	and.w	r3, r3, #8
 800214e:	2b00      	cmp	r3, #0
 8002150:	d038      	beq.n	80021c4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	695b      	ldr	r3, [r3, #20]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d019      	beq.n	800218e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800215a:	4b16      	ldr	r3, [pc, #88]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 800215c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800215e:	4a15      	ldr	r2, [pc, #84]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8002160:	f043 0301 	orr.w	r3, r3, #1
 8002164:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002166:	f7ff f9ff 	bl	8001568 <HAL_GetTick>
 800216a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800216c:	e008      	b.n	8002180 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800216e:	f7ff f9fb 	bl	8001568 <HAL_GetTick>
 8002172:	4602      	mov	r2, r0
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	1ad3      	subs	r3, r2, r3
 8002178:	2b02      	cmp	r3, #2
 800217a:	d901      	bls.n	8002180 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800217c:	2303      	movs	r3, #3
 800217e:	e176      	b.n	800246e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002180:	4b0c      	ldr	r3, [pc, #48]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8002182:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002184:	f003 0302 	and.w	r3, r3, #2
 8002188:	2b00      	cmp	r3, #0
 800218a:	d0f0      	beq.n	800216e <HAL_RCC_OscConfig+0x23a>
 800218c:	e01a      	b.n	80021c4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800218e:	4b09      	ldr	r3, [pc, #36]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8002190:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002192:	4a08      	ldr	r2, [pc, #32]	@ (80021b4 <HAL_RCC_OscConfig+0x280>)
 8002194:	f023 0301 	bic.w	r3, r3, #1
 8002198:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800219a:	f7ff f9e5 	bl	8001568 <HAL_GetTick>
 800219e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021a0:	e00a      	b.n	80021b8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021a2:	f7ff f9e1 	bl	8001568 <HAL_GetTick>
 80021a6:	4602      	mov	r2, r0
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	2b02      	cmp	r3, #2
 80021ae:	d903      	bls.n	80021b8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e15c      	b.n	800246e <HAL_RCC_OscConfig+0x53a>
 80021b4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021b8:	4b91      	ldr	r3, [pc, #580]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 80021ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021bc:	f003 0302 	and.w	r3, r3, #2
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d1ee      	bne.n	80021a2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 0304 	and.w	r3, r3, #4
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	f000 80a4 	beq.w	800231a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021d2:	4b8b      	ldr	r3, [pc, #556]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 80021d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d10d      	bne.n	80021fa <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80021de:	4b88      	ldr	r3, [pc, #544]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 80021e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e2:	4a87      	ldr	r2, [pc, #540]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 80021e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80021ea:	4b85      	ldr	r3, [pc, #532]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 80021ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021f2:	60bb      	str	r3, [r7, #8]
 80021f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021f6:	2301      	movs	r3, #1
 80021f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021fa:	4b82      	ldr	r3, [pc, #520]	@ (8002404 <HAL_RCC_OscConfig+0x4d0>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002202:	2b00      	cmp	r3, #0
 8002204:	d118      	bne.n	8002238 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002206:	4b7f      	ldr	r3, [pc, #508]	@ (8002404 <HAL_RCC_OscConfig+0x4d0>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a7e      	ldr	r2, [pc, #504]	@ (8002404 <HAL_RCC_OscConfig+0x4d0>)
 800220c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002210:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002212:	f7ff f9a9 	bl	8001568 <HAL_GetTick>
 8002216:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002218:	e008      	b.n	800222c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800221a:	f7ff f9a5 	bl	8001568 <HAL_GetTick>
 800221e:	4602      	mov	r2, r0
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	1ad3      	subs	r3, r2, r3
 8002224:	2b64      	cmp	r3, #100	@ 0x64
 8002226:	d901      	bls.n	800222c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002228:	2303      	movs	r3, #3
 800222a:	e120      	b.n	800246e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800222c:	4b75      	ldr	r3, [pc, #468]	@ (8002404 <HAL_RCC_OscConfig+0x4d0>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002234:	2b00      	cmp	r3, #0
 8002236:	d0f0      	beq.n	800221a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	2b01      	cmp	r3, #1
 800223e:	d106      	bne.n	800224e <HAL_RCC_OscConfig+0x31a>
 8002240:	4b6f      	ldr	r3, [pc, #444]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 8002242:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002244:	4a6e      	ldr	r2, [pc, #440]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 8002246:	f043 0301 	orr.w	r3, r3, #1
 800224a:	6713      	str	r3, [r2, #112]	@ 0x70
 800224c:	e02d      	b.n	80022aa <HAL_RCC_OscConfig+0x376>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d10c      	bne.n	8002270 <HAL_RCC_OscConfig+0x33c>
 8002256:	4b6a      	ldr	r3, [pc, #424]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 8002258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800225a:	4a69      	ldr	r2, [pc, #420]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 800225c:	f023 0301 	bic.w	r3, r3, #1
 8002260:	6713      	str	r3, [r2, #112]	@ 0x70
 8002262:	4b67      	ldr	r3, [pc, #412]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 8002264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002266:	4a66      	ldr	r2, [pc, #408]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 8002268:	f023 0304 	bic.w	r3, r3, #4
 800226c:	6713      	str	r3, [r2, #112]	@ 0x70
 800226e:	e01c      	b.n	80022aa <HAL_RCC_OscConfig+0x376>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	2b05      	cmp	r3, #5
 8002276:	d10c      	bne.n	8002292 <HAL_RCC_OscConfig+0x35e>
 8002278:	4b61      	ldr	r3, [pc, #388]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 800227a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800227c:	4a60      	ldr	r2, [pc, #384]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 800227e:	f043 0304 	orr.w	r3, r3, #4
 8002282:	6713      	str	r3, [r2, #112]	@ 0x70
 8002284:	4b5e      	ldr	r3, [pc, #376]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 8002286:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002288:	4a5d      	ldr	r2, [pc, #372]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 800228a:	f043 0301 	orr.w	r3, r3, #1
 800228e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002290:	e00b      	b.n	80022aa <HAL_RCC_OscConfig+0x376>
 8002292:	4b5b      	ldr	r3, [pc, #364]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 8002294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002296:	4a5a      	ldr	r2, [pc, #360]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 8002298:	f023 0301 	bic.w	r3, r3, #1
 800229c:	6713      	str	r3, [r2, #112]	@ 0x70
 800229e:	4b58      	ldr	r3, [pc, #352]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 80022a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022a2:	4a57      	ldr	r2, [pc, #348]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 80022a4:	f023 0304 	bic.w	r3, r3, #4
 80022a8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d015      	beq.n	80022de <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022b2:	f7ff f959 	bl	8001568 <HAL_GetTick>
 80022b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022b8:	e00a      	b.n	80022d0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ba:	f7ff f955 	bl	8001568 <HAL_GetTick>
 80022be:	4602      	mov	r2, r0
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	1ad3      	subs	r3, r2, r3
 80022c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d901      	bls.n	80022d0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80022cc:	2303      	movs	r3, #3
 80022ce:	e0ce      	b.n	800246e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022d0:	4b4b      	ldr	r3, [pc, #300]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 80022d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022d4:	f003 0302 	and.w	r3, r3, #2
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d0ee      	beq.n	80022ba <HAL_RCC_OscConfig+0x386>
 80022dc:	e014      	b.n	8002308 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022de:	f7ff f943 	bl	8001568 <HAL_GetTick>
 80022e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022e4:	e00a      	b.n	80022fc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022e6:	f7ff f93f 	bl	8001568 <HAL_GetTick>
 80022ea:	4602      	mov	r2, r0
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	1ad3      	subs	r3, r2, r3
 80022f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d901      	bls.n	80022fc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80022f8:	2303      	movs	r3, #3
 80022fa:	e0b8      	b.n	800246e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022fc:	4b40      	ldr	r3, [pc, #256]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 80022fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002300:	f003 0302 	and.w	r3, r3, #2
 8002304:	2b00      	cmp	r3, #0
 8002306:	d1ee      	bne.n	80022e6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002308:	7dfb      	ldrb	r3, [r7, #23]
 800230a:	2b01      	cmp	r3, #1
 800230c:	d105      	bne.n	800231a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800230e:	4b3c      	ldr	r3, [pc, #240]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 8002310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002312:	4a3b      	ldr	r2, [pc, #236]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 8002314:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002318:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	699b      	ldr	r3, [r3, #24]
 800231e:	2b00      	cmp	r3, #0
 8002320:	f000 80a4 	beq.w	800246c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002324:	4b36      	ldr	r3, [pc, #216]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	f003 030c 	and.w	r3, r3, #12
 800232c:	2b08      	cmp	r3, #8
 800232e:	d06b      	beq.n	8002408 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	699b      	ldr	r3, [r3, #24]
 8002334:	2b02      	cmp	r3, #2
 8002336:	d149      	bne.n	80023cc <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002338:	4b31      	ldr	r3, [pc, #196]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a30      	ldr	r2, [pc, #192]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 800233e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002342:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002344:	f7ff f910 	bl	8001568 <HAL_GetTick>
 8002348:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800234a:	e008      	b.n	800235e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800234c:	f7ff f90c 	bl	8001568 <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	2b02      	cmp	r3, #2
 8002358:	d901      	bls.n	800235e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800235a:	2303      	movs	r3, #3
 800235c:	e087      	b.n	800246e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800235e:	4b28      	ldr	r3, [pc, #160]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d1f0      	bne.n	800234c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	69da      	ldr	r2, [r3, #28]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6a1b      	ldr	r3, [r3, #32]
 8002372:	431a      	orrs	r2, r3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002378:	019b      	lsls	r3, r3, #6
 800237a:	431a      	orrs	r2, r3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002380:	085b      	lsrs	r3, r3, #1
 8002382:	3b01      	subs	r3, #1
 8002384:	041b      	lsls	r3, r3, #16
 8002386:	431a      	orrs	r2, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800238c:	061b      	lsls	r3, r3, #24
 800238e:	4313      	orrs	r3, r2
 8002390:	4a1b      	ldr	r2, [pc, #108]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 8002392:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002396:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002398:	4b19      	ldr	r3, [pc, #100]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a18      	ldr	r2, [pc, #96]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 800239e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023a4:	f7ff f8e0 	bl	8001568 <HAL_GetTick>
 80023a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023aa:	e008      	b.n	80023be <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ac:	f7ff f8dc 	bl	8001568 <HAL_GetTick>
 80023b0:	4602      	mov	r2, r0
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d901      	bls.n	80023be <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80023ba:	2303      	movs	r3, #3
 80023bc:	e057      	b.n	800246e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023be:	4b10      	ldr	r3, [pc, #64]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d0f0      	beq.n	80023ac <HAL_RCC_OscConfig+0x478>
 80023ca:	e04f      	b.n	800246c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a0b      	ldr	r2, [pc, #44]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 80023d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80023d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023d8:	f7ff f8c6 	bl	8001568 <HAL_GetTick>
 80023dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023de:	e008      	b.n	80023f2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023e0:	f7ff f8c2 	bl	8001568 <HAL_GetTick>
 80023e4:	4602      	mov	r2, r0
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	2b02      	cmp	r3, #2
 80023ec:	d901      	bls.n	80023f2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80023ee:	2303      	movs	r3, #3
 80023f0:	e03d      	b.n	800246e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023f2:	4b03      	ldr	r3, [pc, #12]	@ (8002400 <HAL_RCC_OscConfig+0x4cc>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d1f0      	bne.n	80023e0 <HAL_RCC_OscConfig+0x4ac>
 80023fe:	e035      	b.n	800246c <HAL_RCC_OscConfig+0x538>
 8002400:	40023800 	.word	0x40023800
 8002404:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002408:	4b1b      	ldr	r3, [pc, #108]	@ (8002478 <HAL_RCC_OscConfig+0x544>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	699b      	ldr	r3, [r3, #24]
 8002412:	2b01      	cmp	r3, #1
 8002414:	d028      	beq.n	8002468 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002420:	429a      	cmp	r2, r3
 8002422:	d121      	bne.n	8002468 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800242e:	429a      	cmp	r2, r3
 8002430:	d11a      	bne.n	8002468 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002432:	68fa      	ldr	r2, [r7, #12]
 8002434:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002438:	4013      	ands	r3, r2
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800243e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002440:	4293      	cmp	r3, r2
 8002442:	d111      	bne.n	8002468 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800244e:	085b      	lsrs	r3, r3, #1
 8002450:	3b01      	subs	r3, #1
 8002452:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002454:	429a      	cmp	r2, r3
 8002456:	d107      	bne.n	8002468 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002462:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002464:	429a      	cmp	r2, r3
 8002466:	d001      	beq.n	800246c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e000      	b.n	800246e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800246c:	2300      	movs	r3, #0
}
 800246e:	4618      	mov	r0, r3
 8002470:	3718      	adds	r7, #24
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	40023800 	.word	0x40023800

0800247c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002486:	2300      	movs	r3, #0
 8002488:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d101      	bne.n	8002494 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e0d0      	b.n	8002636 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002494:	4b6a      	ldr	r3, [pc, #424]	@ (8002640 <HAL_RCC_ClockConfig+0x1c4>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 030f 	and.w	r3, r3, #15
 800249c:	683a      	ldr	r2, [r7, #0]
 800249e:	429a      	cmp	r2, r3
 80024a0:	d910      	bls.n	80024c4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024a2:	4b67      	ldr	r3, [pc, #412]	@ (8002640 <HAL_RCC_ClockConfig+0x1c4>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f023 020f 	bic.w	r2, r3, #15
 80024aa:	4965      	ldr	r1, [pc, #404]	@ (8002640 <HAL_RCC_ClockConfig+0x1c4>)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024b2:	4b63      	ldr	r3, [pc, #396]	@ (8002640 <HAL_RCC_ClockConfig+0x1c4>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 030f 	and.w	r3, r3, #15
 80024ba:	683a      	ldr	r2, [r7, #0]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d001      	beq.n	80024c4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e0b8      	b.n	8002636 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 0302 	and.w	r3, r3, #2
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d020      	beq.n	8002512 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0304 	and.w	r3, r3, #4
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d005      	beq.n	80024e8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024dc:	4b59      	ldr	r3, [pc, #356]	@ (8002644 <HAL_RCC_ClockConfig+0x1c8>)
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	4a58      	ldr	r2, [pc, #352]	@ (8002644 <HAL_RCC_ClockConfig+0x1c8>)
 80024e2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80024e6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0308 	and.w	r3, r3, #8
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d005      	beq.n	8002500 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80024f4:	4b53      	ldr	r3, [pc, #332]	@ (8002644 <HAL_RCC_ClockConfig+0x1c8>)
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	4a52      	ldr	r2, [pc, #328]	@ (8002644 <HAL_RCC_ClockConfig+0x1c8>)
 80024fa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80024fe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002500:	4b50      	ldr	r3, [pc, #320]	@ (8002644 <HAL_RCC_ClockConfig+0x1c8>)
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	494d      	ldr	r1, [pc, #308]	@ (8002644 <HAL_RCC_ClockConfig+0x1c8>)
 800250e:	4313      	orrs	r3, r2
 8002510:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	2b00      	cmp	r3, #0
 800251c:	d040      	beq.n	80025a0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	2b01      	cmp	r3, #1
 8002524:	d107      	bne.n	8002536 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002526:	4b47      	ldr	r3, [pc, #284]	@ (8002644 <HAL_RCC_ClockConfig+0x1c8>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d115      	bne.n	800255e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e07f      	b.n	8002636 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	2b02      	cmp	r3, #2
 800253c:	d107      	bne.n	800254e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800253e:	4b41      	ldr	r3, [pc, #260]	@ (8002644 <HAL_RCC_ClockConfig+0x1c8>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d109      	bne.n	800255e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e073      	b.n	8002636 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800254e:	4b3d      	ldr	r3, [pc, #244]	@ (8002644 <HAL_RCC_ClockConfig+0x1c8>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 0302 	and.w	r3, r3, #2
 8002556:	2b00      	cmp	r3, #0
 8002558:	d101      	bne.n	800255e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e06b      	b.n	8002636 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800255e:	4b39      	ldr	r3, [pc, #228]	@ (8002644 <HAL_RCC_ClockConfig+0x1c8>)
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	f023 0203 	bic.w	r2, r3, #3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	4936      	ldr	r1, [pc, #216]	@ (8002644 <HAL_RCC_ClockConfig+0x1c8>)
 800256c:	4313      	orrs	r3, r2
 800256e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002570:	f7fe fffa 	bl	8001568 <HAL_GetTick>
 8002574:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002576:	e00a      	b.n	800258e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002578:	f7fe fff6 	bl	8001568 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002586:	4293      	cmp	r3, r2
 8002588:	d901      	bls.n	800258e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e053      	b.n	8002636 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800258e:	4b2d      	ldr	r3, [pc, #180]	@ (8002644 <HAL_RCC_ClockConfig+0x1c8>)
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	f003 020c 	and.w	r2, r3, #12
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	429a      	cmp	r2, r3
 800259e:	d1eb      	bne.n	8002578 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025a0:	4b27      	ldr	r3, [pc, #156]	@ (8002640 <HAL_RCC_ClockConfig+0x1c4>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 030f 	and.w	r3, r3, #15
 80025a8:	683a      	ldr	r2, [r7, #0]
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d210      	bcs.n	80025d0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025ae:	4b24      	ldr	r3, [pc, #144]	@ (8002640 <HAL_RCC_ClockConfig+0x1c4>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f023 020f 	bic.w	r2, r3, #15
 80025b6:	4922      	ldr	r1, [pc, #136]	@ (8002640 <HAL_RCC_ClockConfig+0x1c4>)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025be:	4b20      	ldr	r3, [pc, #128]	@ (8002640 <HAL_RCC_ClockConfig+0x1c4>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 030f 	and.w	r3, r3, #15
 80025c6:	683a      	ldr	r2, [r7, #0]
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d001      	beq.n	80025d0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	e032      	b.n	8002636 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 0304 	and.w	r3, r3, #4
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d008      	beq.n	80025ee <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025dc:	4b19      	ldr	r3, [pc, #100]	@ (8002644 <HAL_RCC_ClockConfig+0x1c8>)
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	4916      	ldr	r1, [pc, #88]	@ (8002644 <HAL_RCC_ClockConfig+0x1c8>)
 80025ea:	4313      	orrs	r3, r2
 80025ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0308 	and.w	r3, r3, #8
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d009      	beq.n	800260e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80025fa:	4b12      	ldr	r3, [pc, #72]	@ (8002644 <HAL_RCC_ClockConfig+0x1c8>)
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	691b      	ldr	r3, [r3, #16]
 8002606:	00db      	lsls	r3, r3, #3
 8002608:	490e      	ldr	r1, [pc, #56]	@ (8002644 <HAL_RCC_ClockConfig+0x1c8>)
 800260a:	4313      	orrs	r3, r2
 800260c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800260e:	f000 f821 	bl	8002654 <HAL_RCC_GetSysClockFreq>
 8002612:	4602      	mov	r2, r0
 8002614:	4b0b      	ldr	r3, [pc, #44]	@ (8002644 <HAL_RCC_ClockConfig+0x1c8>)
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	091b      	lsrs	r3, r3, #4
 800261a:	f003 030f 	and.w	r3, r3, #15
 800261e:	490a      	ldr	r1, [pc, #40]	@ (8002648 <HAL_RCC_ClockConfig+0x1cc>)
 8002620:	5ccb      	ldrb	r3, [r1, r3]
 8002622:	fa22 f303 	lsr.w	r3, r2, r3
 8002626:	4a09      	ldr	r2, [pc, #36]	@ (800264c <HAL_RCC_ClockConfig+0x1d0>)
 8002628:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800262a:	4b09      	ldr	r3, [pc, #36]	@ (8002650 <HAL_RCC_ClockConfig+0x1d4>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4618      	mov	r0, r3
 8002630:	f7fe ff56 	bl	80014e0 <HAL_InitTick>

  return HAL_OK;
 8002634:	2300      	movs	r3, #0
}
 8002636:	4618      	mov	r0, r3
 8002638:	3710      	adds	r7, #16
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	40023c00 	.word	0x40023c00
 8002644:	40023800 	.word	0x40023800
 8002648:	08003a0c 	.word	0x08003a0c
 800264c:	20000000 	.word	0x20000000
 8002650:	20000004 	.word	0x20000004

08002654 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002654:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002658:	b094      	sub	sp, #80	@ 0x50
 800265a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800265c:	2300      	movs	r3, #0
 800265e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002660:	2300      	movs	r3, #0
 8002662:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002664:	2300      	movs	r3, #0
 8002666:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8002668:	2300      	movs	r3, #0
 800266a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800266c:	4b79      	ldr	r3, [pc, #484]	@ (8002854 <HAL_RCC_GetSysClockFreq+0x200>)
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	f003 030c 	and.w	r3, r3, #12
 8002674:	2b08      	cmp	r3, #8
 8002676:	d00d      	beq.n	8002694 <HAL_RCC_GetSysClockFreq+0x40>
 8002678:	2b08      	cmp	r3, #8
 800267a:	f200 80e1 	bhi.w	8002840 <HAL_RCC_GetSysClockFreq+0x1ec>
 800267e:	2b00      	cmp	r3, #0
 8002680:	d002      	beq.n	8002688 <HAL_RCC_GetSysClockFreq+0x34>
 8002682:	2b04      	cmp	r3, #4
 8002684:	d003      	beq.n	800268e <HAL_RCC_GetSysClockFreq+0x3a>
 8002686:	e0db      	b.n	8002840 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002688:	4b73      	ldr	r3, [pc, #460]	@ (8002858 <HAL_RCC_GetSysClockFreq+0x204>)
 800268a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800268c:	e0db      	b.n	8002846 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800268e:	4b72      	ldr	r3, [pc, #456]	@ (8002858 <HAL_RCC_GetSysClockFreq+0x204>)
 8002690:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002692:	e0d8      	b.n	8002846 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002694:	4b6f      	ldr	r3, [pc, #444]	@ (8002854 <HAL_RCC_GetSysClockFreq+0x200>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800269c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800269e:	4b6d      	ldr	r3, [pc, #436]	@ (8002854 <HAL_RCC_GetSysClockFreq+0x200>)
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d063      	beq.n	8002772 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026aa:	4b6a      	ldr	r3, [pc, #424]	@ (8002854 <HAL_RCC_GetSysClockFreq+0x200>)
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	099b      	lsrs	r3, r3, #6
 80026b0:	2200      	movs	r2, #0
 80026b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80026b4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80026b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80026be:	2300      	movs	r3, #0
 80026c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80026c2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80026c6:	4622      	mov	r2, r4
 80026c8:	462b      	mov	r3, r5
 80026ca:	f04f 0000 	mov.w	r0, #0
 80026ce:	f04f 0100 	mov.w	r1, #0
 80026d2:	0159      	lsls	r1, r3, #5
 80026d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026d8:	0150      	lsls	r0, r2, #5
 80026da:	4602      	mov	r2, r0
 80026dc:	460b      	mov	r3, r1
 80026de:	4621      	mov	r1, r4
 80026e0:	1a51      	subs	r1, r2, r1
 80026e2:	6139      	str	r1, [r7, #16]
 80026e4:	4629      	mov	r1, r5
 80026e6:	eb63 0301 	sbc.w	r3, r3, r1
 80026ea:	617b      	str	r3, [r7, #20]
 80026ec:	f04f 0200 	mov.w	r2, #0
 80026f0:	f04f 0300 	mov.w	r3, #0
 80026f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80026f8:	4659      	mov	r1, fp
 80026fa:	018b      	lsls	r3, r1, #6
 80026fc:	4651      	mov	r1, sl
 80026fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002702:	4651      	mov	r1, sl
 8002704:	018a      	lsls	r2, r1, #6
 8002706:	4651      	mov	r1, sl
 8002708:	ebb2 0801 	subs.w	r8, r2, r1
 800270c:	4659      	mov	r1, fp
 800270e:	eb63 0901 	sbc.w	r9, r3, r1
 8002712:	f04f 0200 	mov.w	r2, #0
 8002716:	f04f 0300 	mov.w	r3, #0
 800271a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800271e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002722:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002726:	4690      	mov	r8, r2
 8002728:	4699      	mov	r9, r3
 800272a:	4623      	mov	r3, r4
 800272c:	eb18 0303 	adds.w	r3, r8, r3
 8002730:	60bb      	str	r3, [r7, #8]
 8002732:	462b      	mov	r3, r5
 8002734:	eb49 0303 	adc.w	r3, r9, r3
 8002738:	60fb      	str	r3, [r7, #12]
 800273a:	f04f 0200 	mov.w	r2, #0
 800273e:	f04f 0300 	mov.w	r3, #0
 8002742:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002746:	4629      	mov	r1, r5
 8002748:	028b      	lsls	r3, r1, #10
 800274a:	4621      	mov	r1, r4
 800274c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002750:	4621      	mov	r1, r4
 8002752:	028a      	lsls	r2, r1, #10
 8002754:	4610      	mov	r0, r2
 8002756:	4619      	mov	r1, r3
 8002758:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800275a:	2200      	movs	r2, #0
 800275c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800275e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002760:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002764:	f7fd fd50 	bl	8000208 <__aeabi_uldivmod>
 8002768:	4602      	mov	r2, r0
 800276a:	460b      	mov	r3, r1
 800276c:	4613      	mov	r3, r2
 800276e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002770:	e058      	b.n	8002824 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002772:	4b38      	ldr	r3, [pc, #224]	@ (8002854 <HAL_RCC_GetSysClockFreq+0x200>)
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	099b      	lsrs	r3, r3, #6
 8002778:	2200      	movs	r2, #0
 800277a:	4618      	mov	r0, r3
 800277c:	4611      	mov	r1, r2
 800277e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002782:	623b      	str	r3, [r7, #32]
 8002784:	2300      	movs	r3, #0
 8002786:	627b      	str	r3, [r7, #36]	@ 0x24
 8002788:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800278c:	4642      	mov	r2, r8
 800278e:	464b      	mov	r3, r9
 8002790:	f04f 0000 	mov.w	r0, #0
 8002794:	f04f 0100 	mov.w	r1, #0
 8002798:	0159      	lsls	r1, r3, #5
 800279a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800279e:	0150      	lsls	r0, r2, #5
 80027a0:	4602      	mov	r2, r0
 80027a2:	460b      	mov	r3, r1
 80027a4:	4641      	mov	r1, r8
 80027a6:	ebb2 0a01 	subs.w	sl, r2, r1
 80027aa:	4649      	mov	r1, r9
 80027ac:	eb63 0b01 	sbc.w	fp, r3, r1
 80027b0:	f04f 0200 	mov.w	r2, #0
 80027b4:	f04f 0300 	mov.w	r3, #0
 80027b8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80027bc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80027c0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80027c4:	ebb2 040a 	subs.w	r4, r2, sl
 80027c8:	eb63 050b 	sbc.w	r5, r3, fp
 80027cc:	f04f 0200 	mov.w	r2, #0
 80027d0:	f04f 0300 	mov.w	r3, #0
 80027d4:	00eb      	lsls	r3, r5, #3
 80027d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80027da:	00e2      	lsls	r2, r4, #3
 80027dc:	4614      	mov	r4, r2
 80027de:	461d      	mov	r5, r3
 80027e0:	4643      	mov	r3, r8
 80027e2:	18e3      	adds	r3, r4, r3
 80027e4:	603b      	str	r3, [r7, #0]
 80027e6:	464b      	mov	r3, r9
 80027e8:	eb45 0303 	adc.w	r3, r5, r3
 80027ec:	607b      	str	r3, [r7, #4]
 80027ee:	f04f 0200 	mov.w	r2, #0
 80027f2:	f04f 0300 	mov.w	r3, #0
 80027f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80027fa:	4629      	mov	r1, r5
 80027fc:	028b      	lsls	r3, r1, #10
 80027fe:	4621      	mov	r1, r4
 8002800:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002804:	4621      	mov	r1, r4
 8002806:	028a      	lsls	r2, r1, #10
 8002808:	4610      	mov	r0, r2
 800280a:	4619      	mov	r1, r3
 800280c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800280e:	2200      	movs	r2, #0
 8002810:	61bb      	str	r3, [r7, #24]
 8002812:	61fa      	str	r2, [r7, #28]
 8002814:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002818:	f7fd fcf6 	bl	8000208 <__aeabi_uldivmod>
 800281c:	4602      	mov	r2, r0
 800281e:	460b      	mov	r3, r1
 8002820:	4613      	mov	r3, r2
 8002822:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002824:	4b0b      	ldr	r3, [pc, #44]	@ (8002854 <HAL_RCC_GetSysClockFreq+0x200>)
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	0c1b      	lsrs	r3, r3, #16
 800282a:	f003 0303 	and.w	r3, r3, #3
 800282e:	3301      	adds	r3, #1
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002834:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002836:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002838:	fbb2 f3f3 	udiv	r3, r2, r3
 800283c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800283e:	e002      	b.n	8002846 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002840:	4b05      	ldr	r3, [pc, #20]	@ (8002858 <HAL_RCC_GetSysClockFreq+0x204>)
 8002842:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002844:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002846:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002848:	4618      	mov	r0, r3
 800284a:	3750      	adds	r7, #80	@ 0x50
 800284c:	46bd      	mov	sp, r7
 800284e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002852:	bf00      	nop
 8002854:	40023800 	.word	0x40023800
 8002858:	00f42400 	.word	0x00f42400

0800285c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800285c:	b480      	push	{r7}
 800285e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002860:	4b03      	ldr	r3, [pc, #12]	@ (8002870 <HAL_RCC_GetHCLKFreq+0x14>)
 8002862:	681b      	ldr	r3, [r3, #0]
}
 8002864:	4618      	mov	r0, r3
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop
 8002870:	20000000 	.word	0x20000000

08002874 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002878:	f7ff fff0 	bl	800285c <HAL_RCC_GetHCLKFreq>
 800287c:	4602      	mov	r2, r0
 800287e:	4b05      	ldr	r3, [pc, #20]	@ (8002894 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	0a9b      	lsrs	r3, r3, #10
 8002884:	f003 0307 	and.w	r3, r3, #7
 8002888:	4903      	ldr	r1, [pc, #12]	@ (8002898 <HAL_RCC_GetPCLK1Freq+0x24>)
 800288a:	5ccb      	ldrb	r3, [r1, r3]
 800288c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002890:	4618      	mov	r0, r3
 8002892:	bd80      	pop	{r7, pc}
 8002894:	40023800 	.word	0x40023800
 8002898:	08003a1c 	.word	0x08003a1c

0800289c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80028a0:	f7ff ffdc 	bl	800285c <HAL_RCC_GetHCLKFreq>
 80028a4:	4602      	mov	r2, r0
 80028a6:	4b05      	ldr	r3, [pc, #20]	@ (80028bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	0b5b      	lsrs	r3, r3, #13
 80028ac:	f003 0307 	and.w	r3, r3, #7
 80028b0:	4903      	ldr	r1, [pc, #12]	@ (80028c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028b2:	5ccb      	ldrb	r3, [r1, r3]
 80028b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	40023800 	.word	0x40023800
 80028c0:	08003a1c 	.word	0x08003a1c

080028c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b088      	sub	sp, #32
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80028cc:	2300      	movs	r3, #0
 80028ce:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80028d0:	2300      	movs	r3, #0
 80028d2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80028d4:	2300      	movs	r3, #0
 80028d6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80028d8:	2300      	movs	r3, #0
 80028da:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80028dc:	2300      	movs	r3, #0
 80028de:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d012      	beq.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80028ec:	4b69      	ldr	r3, [pc, #420]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	4a68      	ldr	r2, [pc, #416]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028f2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80028f6:	6093      	str	r3, [r2, #8]
 80028f8:	4b66      	ldr	r3, [pc, #408]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028fa:	689a      	ldr	r2, [r3, #8]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002900:	4964      	ldr	r1, [pc, #400]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002902:	4313      	orrs	r3, r2
 8002904:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800290a:	2b00      	cmp	r3, #0
 800290c:	d101      	bne.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800290e:	2301      	movs	r3, #1
 8002910:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800291a:	2b00      	cmp	r3, #0
 800291c:	d017      	beq.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800291e:	4b5d      	ldr	r3, [pc, #372]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002920:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002924:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800292c:	4959      	ldr	r1, [pc, #356]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800292e:	4313      	orrs	r3, r2
 8002930:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002938:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800293c:	d101      	bne.n	8002942 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800293e:	2301      	movs	r3, #1
 8002940:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002946:	2b00      	cmp	r3, #0
 8002948:	d101      	bne.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800294a:	2301      	movs	r3, #1
 800294c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d017      	beq.n	800298a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800295a:	4b4e      	ldr	r3, [pc, #312]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800295c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002960:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002968:	494a      	ldr	r1, [pc, #296]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800296a:	4313      	orrs	r3, r2
 800296c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002974:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002978:	d101      	bne.n	800297e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800297a:	2301      	movs	r3, #1
 800297c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002982:	2b00      	cmp	r3, #0
 8002984:	d101      	bne.n	800298a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002986:	2301      	movs	r3, #1
 8002988:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d001      	beq.n	800299a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002996:	2301      	movs	r3, #1
 8002998:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0320 	and.w	r3, r3, #32
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f000 808b 	beq.w	8002abe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80029a8:	4b3a      	ldr	r3, [pc, #232]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ac:	4a39      	ldr	r2, [pc, #228]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80029b4:	4b37      	ldr	r3, [pc, #220]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029bc:	60bb      	str	r3, [r7, #8]
 80029be:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80029c0:	4b35      	ldr	r3, [pc, #212]	@ (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a34      	ldr	r2, [pc, #208]	@ (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80029c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029cc:	f7fe fdcc 	bl	8001568 <HAL_GetTick>
 80029d0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80029d2:	e008      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029d4:	f7fe fdc8 	bl	8001568 <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b64      	cmp	r3, #100	@ 0x64
 80029e0:	d901      	bls.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e357      	b.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80029e6:	4b2c      	ldr	r3, [pc, #176]	@ (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d0f0      	beq.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80029f2:	4b28      	ldr	r3, [pc, #160]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029fa:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d035      	beq.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a0a:	693a      	ldr	r2, [r7, #16]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d02e      	beq.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002a10:	4b20      	ldr	r3, [pc, #128]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a18:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002a1a:	4b1e      	ldr	r3, [pc, #120]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a1e:	4a1d      	ldr	r2, [pc, #116]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a24:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a26:	4b1b      	ldr	r3, [pc, #108]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a2a:	4a1a      	ldr	r2, [pc, #104]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a30:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002a32:	4a18      	ldr	r2, [pc, #96]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002a38:	4b16      	ldr	r3, [pc, #88]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a3c:	f003 0301 	and.w	r3, r3, #1
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d114      	bne.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a44:	f7fe fd90 	bl	8001568 <HAL_GetTick>
 8002a48:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a4a:	e00a      	b.n	8002a62 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a4c:	f7fe fd8c 	bl	8001568 <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d901      	bls.n	8002a62 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e319      	b.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a62:	4b0c      	ldr	r3, [pc, #48]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a66:	f003 0302 	and.w	r3, r3, #2
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d0ee      	beq.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002a7a:	d111      	bne.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002a7c:	4b05      	ldr	r3, [pc, #20]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002a88:	4b04      	ldr	r3, [pc, #16]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002a8a:	400b      	ands	r3, r1
 8002a8c:	4901      	ldr	r1, [pc, #4]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	608b      	str	r3, [r1, #8]
 8002a92:	e00b      	b.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002a94:	40023800 	.word	0x40023800
 8002a98:	40007000 	.word	0x40007000
 8002a9c:	0ffffcff 	.word	0x0ffffcff
 8002aa0:	4baa      	ldr	r3, [pc, #680]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	4aa9      	ldr	r2, [pc, #676]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002aa6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002aaa:	6093      	str	r3, [r2, #8]
 8002aac:	4ba7      	ldr	r3, [pc, #668]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002aae:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ab8:	49a4      	ldr	r1, [pc, #656]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002aba:	4313      	orrs	r3, r2
 8002abc:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0310 	and.w	r3, r3, #16
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d010      	beq.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002aca:	4ba0      	ldr	r3, [pc, #640]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002acc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ad0:	4a9e      	ldr	r2, [pc, #632]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ad2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ad6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002ada:	4b9c      	ldr	r3, [pc, #624]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002adc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ae4:	4999      	ldr	r1, [pc, #612]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d00a      	beq.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002af8:	4b94      	ldr	r3, [pc, #592]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002afe:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b06:	4991      	ldr	r1, [pc, #580]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d00a      	beq.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b1a:	4b8c      	ldr	r3, [pc, #560]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b20:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b28:	4988      	ldr	r1, [pc, #544]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d00a      	beq.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002b3c:	4b83      	ldr	r3, [pc, #524]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b42:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b4a:	4980      	ldr	r1, [pc, #512]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d00a      	beq.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002b5e:	4b7b      	ldr	r3, [pc, #492]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b64:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b6c:	4977      	ldr	r1, [pc, #476]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d00a      	beq.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b80:	4b72      	ldr	r3, [pc, #456]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b86:	f023 0203 	bic.w	r2, r3, #3
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b8e:	496f      	ldr	r1, [pc, #444]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b90:	4313      	orrs	r3, r2
 8002b92:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d00a      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002ba2:	4b6a      	ldr	r3, [pc, #424]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ba8:	f023 020c 	bic.w	r2, r3, #12
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bb0:	4966      	ldr	r1, [pc, #408]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d00a      	beq.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002bc4:	4b61      	ldr	r3, [pc, #388]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bca:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bd2:	495e      	ldr	r1, [pc, #376]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d00a      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002be6:	4b59      	ldr	r3, [pc, #356]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bec:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bf4:	4955      	ldr	r1, [pc, #340]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d00a      	beq.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002c08:	4b50      	ldr	r3, [pc, #320]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c0e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c16:	494d      	ldr	r1, [pc, #308]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d00a      	beq.n	8002c40 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002c2a:	4b48      	ldr	r3, [pc, #288]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c30:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c38:	4944      	ldr	r1, [pc, #272]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d00a      	beq.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002c4c:	4b3f      	ldr	r3, [pc, #252]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c52:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c5a:	493c      	ldr	r1, [pc, #240]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d00a      	beq.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002c6e:	4b37      	ldr	r3, [pc, #220]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c74:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c7c:	4933      	ldr	r1, [pc, #204]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d00a      	beq.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002c90:	4b2e      	ldr	r3, [pc, #184]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c96:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002c9e:	492b      	ldr	r1, [pc, #172]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d011      	beq.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002cb2:	4b26      	ldr	r3, [pc, #152]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cb8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002cc0:	4922      	ldr	r1, [pc, #136]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ccc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002cd0:	d101      	bne.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0308 	and.w	r3, r3, #8
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d001      	beq.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d00a      	beq.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002cf2:	4b16      	ldr	r3, [pc, #88]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cf8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d00:	4912      	ldr	r1, [pc, #72]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d02:	4313      	orrs	r3, r2
 8002d04:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d00b      	beq.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002d14:	4b0d      	ldr	r3, [pc, #52]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d1a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d24:	4909      	ldr	r1, [pc, #36]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d26:	4313      	orrs	r3, r2
 8002d28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d006      	beq.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	f000 80d9 	beq.w	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002d40:	4b02      	ldr	r3, [pc, #8]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a01      	ldr	r2, [pc, #4]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d46:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002d4a:	e001      	b.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8002d4c:	40023800 	.word	0x40023800
 8002d50:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d52:	f7fe fc09 	bl	8001568 <HAL_GetTick>
 8002d56:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002d58:	e008      	b.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002d5a:	f7fe fc05 	bl	8001568 <HAL_GetTick>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	2b64      	cmp	r3, #100	@ 0x64
 8002d66:	d901      	bls.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	e194      	b.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002d6c:	4b6c      	ldr	r3, [pc, #432]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d1f0      	bne.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0301 	and.w	r3, r3, #1
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d021      	beq.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d11d      	bne.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002d8c:	4b64      	ldr	r3, [pc, #400]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002d8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d92:	0c1b      	lsrs	r3, r3, #16
 8002d94:	f003 0303 	and.w	r3, r3, #3
 8002d98:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002d9a:	4b61      	ldr	r3, [pc, #388]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002d9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002da0:	0e1b      	lsrs	r3, r3, #24
 8002da2:	f003 030f 	and.w	r3, r3, #15
 8002da6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	019a      	lsls	r2, r3, #6
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	041b      	lsls	r3, r3, #16
 8002db2:	431a      	orrs	r2, r3
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	061b      	lsls	r3, r3, #24
 8002db8:	431a      	orrs	r2, r3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	071b      	lsls	r3, r3, #28
 8002dc0:	4957      	ldr	r1, [pc, #348]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d004      	beq.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dd8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ddc:	d00a      	beq.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d02e      	beq.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002df2:	d129      	bne.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002df4:	4b4a      	ldr	r3, [pc, #296]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002df6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002dfa:	0c1b      	lsrs	r3, r3, #16
 8002dfc:	f003 0303 	and.w	r3, r3, #3
 8002e00:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002e02:	4b47      	ldr	r3, [pc, #284]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e08:	0f1b      	lsrs	r3, r3, #28
 8002e0a:	f003 0307 	and.w	r3, r3, #7
 8002e0e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	019a      	lsls	r2, r3, #6
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	041b      	lsls	r3, r3, #16
 8002e1a:	431a      	orrs	r2, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	061b      	lsls	r3, r3, #24
 8002e22:	431a      	orrs	r2, r3
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	071b      	lsls	r3, r3, #28
 8002e28:	493d      	ldr	r1, [pc, #244]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002e30:	4b3b      	ldr	r3, [pc, #236]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e32:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e36:	f023 021f 	bic.w	r2, r3, #31
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	4937      	ldr	r1, [pc, #220]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e42:	4313      	orrs	r3, r2
 8002e44:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d01d      	beq.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002e54:	4b32      	ldr	r3, [pc, #200]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e5a:	0e1b      	lsrs	r3, r3, #24
 8002e5c:	f003 030f 	and.w	r3, r3, #15
 8002e60:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002e62:	4b2f      	ldr	r3, [pc, #188]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e68:	0f1b      	lsrs	r3, r3, #28
 8002e6a:	f003 0307 	and.w	r3, r3, #7
 8002e6e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	019a      	lsls	r2, r3, #6
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	041b      	lsls	r3, r3, #16
 8002e7c:	431a      	orrs	r2, r3
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	061b      	lsls	r3, r3, #24
 8002e82:	431a      	orrs	r2, r3
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	071b      	lsls	r3, r3, #28
 8002e88:	4925      	ldr	r1, [pc, #148]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d011      	beq.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	019a      	lsls	r2, r3, #6
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	691b      	ldr	r3, [r3, #16]
 8002ea6:	041b      	lsls	r3, r3, #16
 8002ea8:	431a      	orrs	r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	061b      	lsls	r3, r3, #24
 8002eb0:	431a      	orrs	r2, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	071b      	lsls	r3, r3, #28
 8002eb8:	4919      	ldr	r1, [pc, #100]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002ec0:	4b17      	ldr	r3, [pc, #92]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a16      	ldr	r2, [pc, #88]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ec6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002eca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ecc:	f7fe fb4c 	bl	8001568 <HAL_GetTick>
 8002ed0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002ed2:	e008      	b.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002ed4:	f7fe fb48 	bl	8001568 <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	2b64      	cmp	r3, #100	@ 0x64
 8002ee0:	d901      	bls.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e0d7      	b.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002ee6:	4b0e      	ldr	r3, [pc, #56]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d0f0      	beq.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	f040 80cd 	bne.w	8003094 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002efa:	4b09      	ldr	r3, [pc, #36]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a08      	ldr	r2, [pc, #32]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f06:	f7fe fb2f 	bl	8001568 <HAL_GetTick>
 8002f0a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002f0c:	e00a      	b.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002f0e:	f7fe fb2b 	bl	8001568 <HAL_GetTick>
 8002f12:	4602      	mov	r2, r0
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	1ad3      	subs	r3, r2, r3
 8002f18:	2b64      	cmp	r3, #100	@ 0x64
 8002f1a:	d903      	bls.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	e0ba      	b.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8002f20:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002f24:	4b5e      	ldr	r3, [pc, #376]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002f2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f30:	d0ed      	beq.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d003      	beq.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d009      	beq.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d02e      	beq.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d12a      	bne.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002f5a:	4b51      	ldr	r3, [pc, #324]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f60:	0c1b      	lsrs	r3, r3, #16
 8002f62:	f003 0303 	and.w	r3, r3, #3
 8002f66:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002f68:	4b4d      	ldr	r3, [pc, #308]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f6e:	0f1b      	lsrs	r3, r3, #28
 8002f70:	f003 0307 	and.w	r3, r3, #7
 8002f74:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	695b      	ldr	r3, [r3, #20]
 8002f7a:	019a      	lsls	r2, r3, #6
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	041b      	lsls	r3, r3, #16
 8002f80:	431a      	orrs	r2, r3
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	699b      	ldr	r3, [r3, #24]
 8002f86:	061b      	lsls	r3, r3, #24
 8002f88:	431a      	orrs	r2, r3
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	071b      	lsls	r3, r3, #28
 8002f8e:	4944      	ldr	r1, [pc, #272]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f90:	4313      	orrs	r3, r2
 8002f92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002f96:	4b42      	ldr	r3, [pc, #264]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f9c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	021b      	lsls	r3, r3, #8
 8002fa8:	493d      	ldr	r1, [pc, #244]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002faa:	4313      	orrs	r3, r2
 8002fac:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d022      	beq.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002fc0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002fc4:	d11d      	bne.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002fc6:	4b36      	ldr	r3, [pc, #216]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fcc:	0e1b      	lsrs	r3, r3, #24
 8002fce:	f003 030f 	and.w	r3, r3, #15
 8002fd2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002fd4:	4b32      	ldr	r3, [pc, #200]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fda:	0f1b      	lsrs	r3, r3, #28
 8002fdc:	f003 0307 	and.w	r3, r3, #7
 8002fe0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	695b      	ldr	r3, [r3, #20]
 8002fe6:	019a      	lsls	r2, r3, #6
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6a1b      	ldr	r3, [r3, #32]
 8002fec:	041b      	lsls	r3, r3, #16
 8002fee:	431a      	orrs	r2, r3
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	061b      	lsls	r3, r3, #24
 8002ff4:	431a      	orrs	r2, r3
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	071b      	lsls	r3, r3, #28
 8002ffa:	4929      	ldr	r1, [pc, #164]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0308 	and.w	r3, r3, #8
 800300a:	2b00      	cmp	r3, #0
 800300c:	d028      	beq.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800300e:	4b24      	ldr	r3, [pc, #144]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003010:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003014:	0e1b      	lsrs	r3, r3, #24
 8003016:	f003 030f 	and.w	r3, r3, #15
 800301a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800301c:	4b20      	ldr	r3, [pc, #128]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800301e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003022:	0c1b      	lsrs	r3, r3, #16
 8003024:	f003 0303 	and.w	r3, r3, #3
 8003028:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	695b      	ldr	r3, [r3, #20]
 800302e:	019a      	lsls	r2, r3, #6
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	041b      	lsls	r3, r3, #16
 8003034:	431a      	orrs	r2, r3
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	061b      	lsls	r3, r3, #24
 800303a:	431a      	orrs	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	69db      	ldr	r3, [r3, #28]
 8003040:	071b      	lsls	r3, r3, #28
 8003042:	4917      	ldr	r1, [pc, #92]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003044:	4313      	orrs	r3, r2
 8003046:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800304a:	4b15      	ldr	r3, [pc, #84]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800304c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003050:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003058:	4911      	ldr	r1, [pc, #68]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800305a:	4313      	orrs	r3, r2
 800305c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003060:	4b0f      	ldr	r3, [pc, #60]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a0e      	ldr	r2, [pc, #56]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003066:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800306a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800306c:	f7fe fa7c 	bl	8001568 <HAL_GetTick>
 8003070:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003072:	e008      	b.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003074:	f7fe fa78 	bl	8001568 <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	2b64      	cmp	r3, #100	@ 0x64
 8003080:	d901      	bls.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e007      	b.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003086:	4b06      	ldr	r3, [pc, #24]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800308e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003092:	d1ef      	bne.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8003094:	2300      	movs	r3, #0
}
 8003096:	4618      	mov	r0, r3
 8003098:	3720      	adds	r7, #32
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	40023800 	.word	0x40023800

080030a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d101      	bne.n	80030b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e040      	b.n	8003138 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d106      	bne.n	80030cc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2200      	movs	r2, #0
 80030c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f7fe f8ea 	bl	80012a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2224      	movs	r2, #36	@ 0x24
 80030d0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f022 0201 	bic.w	r2, r2, #1
 80030e0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d002      	beq.n	80030f0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f000 fa8c 	bl	8003608 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f000 f825 	bl	8003140 <UART_SetConfig>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d101      	bne.n	8003100 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e01b      	b.n	8003138 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	685a      	ldr	r2, [r3, #4]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800310e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	689a      	ldr	r2, [r3, #8]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800311e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f042 0201 	orr.w	r2, r2, #1
 800312e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003130:	6878      	ldr	r0, [r7, #4]
 8003132:	f000 fb0b 	bl	800374c <UART_CheckIdleState>
 8003136:	4603      	mov	r3, r0
}
 8003138:	4618      	mov	r0, r3
 800313a:	3708      	adds	r7, #8
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}

08003140 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b088      	sub	sp, #32
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003148:	2300      	movs	r3, #0
 800314a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	689a      	ldr	r2, [r3, #8]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	691b      	ldr	r3, [r3, #16]
 8003154:	431a      	orrs	r2, r3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	695b      	ldr	r3, [r3, #20]
 800315a:	431a      	orrs	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	69db      	ldr	r3, [r3, #28]
 8003160:	4313      	orrs	r3, r2
 8003162:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	4ba6      	ldr	r3, [pc, #664]	@ (8003404 <UART_SetConfig+0x2c4>)
 800316c:	4013      	ands	r3, r2
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	6812      	ldr	r2, [r2, #0]
 8003172:	6979      	ldr	r1, [r7, #20]
 8003174:	430b      	orrs	r3, r1
 8003176:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	68da      	ldr	r2, [r3, #12]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	430a      	orrs	r2, r1
 800318c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	699b      	ldr	r3, [r3, #24]
 8003192:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a1b      	ldr	r3, [r3, #32]
 8003198:	697a      	ldr	r2, [r7, #20]
 800319a:	4313      	orrs	r3, r2
 800319c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	697a      	ldr	r2, [r7, #20]
 80031ae:	430a      	orrs	r2, r1
 80031b0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a94      	ldr	r2, [pc, #592]	@ (8003408 <UART_SetConfig+0x2c8>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d120      	bne.n	80031fe <UART_SetConfig+0xbe>
 80031bc:	4b93      	ldr	r3, [pc, #588]	@ (800340c <UART_SetConfig+0x2cc>)
 80031be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031c2:	f003 0303 	and.w	r3, r3, #3
 80031c6:	2b03      	cmp	r3, #3
 80031c8:	d816      	bhi.n	80031f8 <UART_SetConfig+0xb8>
 80031ca:	a201      	add	r2, pc, #4	@ (adr r2, 80031d0 <UART_SetConfig+0x90>)
 80031cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d0:	080031e1 	.word	0x080031e1
 80031d4:	080031ed 	.word	0x080031ed
 80031d8:	080031e7 	.word	0x080031e7
 80031dc:	080031f3 	.word	0x080031f3
 80031e0:	2301      	movs	r3, #1
 80031e2:	77fb      	strb	r3, [r7, #31]
 80031e4:	e150      	b.n	8003488 <UART_SetConfig+0x348>
 80031e6:	2302      	movs	r3, #2
 80031e8:	77fb      	strb	r3, [r7, #31]
 80031ea:	e14d      	b.n	8003488 <UART_SetConfig+0x348>
 80031ec:	2304      	movs	r3, #4
 80031ee:	77fb      	strb	r3, [r7, #31]
 80031f0:	e14a      	b.n	8003488 <UART_SetConfig+0x348>
 80031f2:	2308      	movs	r3, #8
 80031f4:	77fb      	strb	r3, [r7, #31]
 80031f6:	e147      	b.n	8003488 <UART_SetConfig+0x348>
 80031f8:	2310      	movs	r3, #16
 80031fa:	77fb      	strb	r3, [r7, #31]
 80031fc:	e144      	b.n	8003488 <UART_SetConfig+0x348>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a83      	ldr	r2, [pc, #524]	@ (8003410 <UART_SetConfig+0x2d0>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d132      	bne.n	800326e <UART_SetConfig+0x12e>
 8003208:	4b80      	ldr	r3, [pc, #512]	@ (800340c <UART_SetConfig+0x2cc>)
 800320a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800320e:	f003 030c 	and.w	r3, r3, #12
 8003212:	2b0c      	cmp	r3, #12
 8003214:	d828      	bhi.n	8003268 <UART_SetConfig+0x128>
 8003216:	a201      	add	r2, pc, #4	@ (adr r2, 800321c <UART_SetConfig+0xdc>)
 8003218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800321c:	08003251 	.word	0x08003251
 8003220:	08003269 	.word	0x08003269
 8003224:	08003269 	.word	0x08003269
 8003228:	08003269 	.word	0x08003269
 800322c:	0800325d 	.word	0x0800325d
 8003230:	08003269 	.word	0x08003269
 8003234:	08003269 	.word	0x08003269
 8003238:	08003269 	.word	0x08003269
 800323c:	08003257 	.word	0x08003257
 8003240:	08003269 	.word	0x08003269
 8003244:	08003269 	.word	0x08003269
 8003248:	08003269 	.word	0x08003269
 800324c:	08003263 	.word	0x08003263
 8003250:	2300      	movs	r3, #0
 8003252:	77fb      	strb	r3, [r7, #31]
 8003254:	e118      	b.n	8003488 <UART_SetConfig+0x348>
 8003256:	2302      	movs	r3, #2
 8003258:	77fb      	strb	r3, [r7, #31]
 800325a:	e115      	b.n	8003488 <UART_SetConfig+0x348>
 800325c:	2304      	movs	r3, #4
 800325e:	77fb      	strb	r3, [r7, #31]
 8003260:	e112      	b.n	8003488 <UART_SetConfig+0x348>
 8003262:	2308      	movs	r3, #8
 8003264:	77fb      	strb	r3, [r7, #31]
 8003266:	e10f      	b.n	8003488 <UART_SetConfig+0x348>
 8003268:	2310      	movs	r3, #16
 800326a:	77fb      	strb	r3, [r7, #31]
 800326c:	e10c      	b.n	8003488 <UART_SetConfig+0x348>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a68      	ldr	r2, [pc, #416]	@ (8003414 <UART_SetConfig+0x2d4>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d120      	bne.n	80032ba <UART_SetConfig+0x17a>
 8003278:	4b64      	ldr	r3, [pc, #400]	@ (800340c <UART_SetConfig+0x2cc>)
 800327a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800327e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003282:	2b30      	cmp	r3, #48	@ 0x30
 8003284:	d013      	beq.n	80032ae <UART_SetConfig+0x16e>
 8003286:	2b30      	cmp	r3, #48	@ 0x30
 8003288:	d814      	bhi.n	80032b4 <UART_SetConfig+0x174>
 800328a:	2b20      	cmp	r3, #32
 800328c:	d009      	beq.n	80032a2 <UART_SetConfig+0x162>
 800328e:	2b20      	cmp	r3, #32
 8003290:	d810      	bhi.n	80032b4 <UART_SetConfig+0x174>
 8003292:	2b00      	cmp	r3, #0
 8003294:	d002      	beq.n	800329c <UART_SetConfig+0x15c>
 8003296:	2b10      	cmp	r3, #16
 8003298:	d006      	beq.n	80032a8 <UART_SetConfig+0x168>
 800329a:	e00b      	b.n	80032b4 <UART_SetConfig+0x174>
 800329c:	2300      	movs	r3, #0
 800329e:	77fb      	strb	r3, [r7, #31]
 80032a0:	e0f2      	b.n	8003488 <UART_SetConfig+0x348>
 80032a2:	2302      	movs	r3, #2
 80032a4:	77fb      	strb	r3, [r7, #31]
 80032a6:	e0ef      	b.n	8003488 <UART_SetConfig+0x348>
 80032a8:	2304      	movs	r3, #4
 80032aa:	77fb      	strb	r3, [r7, #31]
 80032ac:	e0ec      	b.n	8003488 <UART_SetConfig+0x348>
 80032ae:	2308      	movs	r3, #8
 80032b0:	77fb      	strb	r3, [r7, #31]
 80032b2:	e0e9      	b.n	8003488 <UART_SetConfig+0x348>
 80032b4:	2310      	movs	r3, #16
 80032b6:	77fb      	strb	r3, [r7, #31]
 80032b8:	e0e6      	b.n	8003488 <UART_SetConfig+0x348>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a56      	ldr	r2, [pc, #344]	@ (8003418 <UART_SetConfig+0x2d8>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d120      	bne.n	8003306 <UART_SetConfig+0x1c6>
 80032c4:	4b51      	ldr	r3, [pc, #324]	@ (800340c <UART_SetConfig+0x2cc>)
 80032c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032ca:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80032ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80032d0:	d013      	beq.n	80032fa <UART_SetConfig+0x1ba>
 80032d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80032d4:	d814      	bhi.n	8003300 <UART_SetConfig+0x1c0>
 80032d6:	2b80      	cmp	r3, #128	@ 0x80
 80032d8:	d009      	beq.n	80032ee <UART_SetConfig+0x1ae>
 80032da:	2b80      	cmp	r3, #128	@ 0x80
 80032dc:	d810      	bhi.n	8003300 <UART_SetConfig+0x1c0>
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d002      	beq.n	80032e8 <UART_SetConfig+0x1a8>
 80032e2:	2b40      	cmp	r3, #64	@ 0x40
 80032e4:	d006      	beq.n	80032f4 <UART_SetConfig+0x1b4>
 80032e6:	e00b      	b.n	8003300 <UART_SetConfig+0x1c0>
 80032e8:	2300      	movs	r3, #0
 80032ea:	77fb      	strb	r3, [r7, #31]
 80032ec:	e0cc      	b.n	8003488 <UART_SetConfig+0x348>
 80032ee:	2302      	movs	r3, #2
 80032f0:	77fb      	strb	r3, [r7, #31]
 80032f2:	e0c9      	b.n	8003488 <UART_SetConfig+0x348>
 80032f4:	2304      	movs	r3, #4
 80032f6:	77fb      	strb	r3, [r7, #31]
 80032f8:	e0c6      	b.n	8003488 <UART_SetConfig+0x348>
 80032fa:	2308      	movs	r3, #8
 80032fc:	77fb      	strb	r3, [r7, #31]
 80032fe:	e0c3      	b.n	8003488 <UART_SetConfig+0x348>
 8003300:	2310      	movs	r3, #16
 8003302:	77fb      	strb	r3, [r7, #31]
 8003304:	e0c0      	b.n	8003488 <UART_SetConfig+0x348>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a44      	ldr	r2, [pc, #272]	@ (800341c <UART_SetConfig+0x2dc>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d125      	bne.n	800335c <UART_SetConfig+0x21c>
 8003310:	4b3e      	ldr	r3, [pc, #248]	@ (800340c <UART_SetConfig+0x2cc>)
 8003312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003316:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800331a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800331e:	d017      	beq.n	8003350 <UART_SetConfig+0x210>
 8003320:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003324:	d817      	bhi.n	8003356 <UART_SetConfig+0x216>
 8003326:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800332a:	d00b      	beq.n	8003344 <UART_SetConfig+0x204>
 800332c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003330:	d811      	bhi.n	8003356 <UART_SetConfig+0x216>
 8003332:	2b00      	cmp	r3, #0
 8003334:	d003      	beq.n	800333e <UART_SetConfig+0x1fe>
 8003336:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800333a:	d006      	beq.n	800334a <UART_SetConfig+0x20a>
 800333c:	e00b      	b.n	8003356 <UART_SetConfig+0x216>
 800333e:	2300      	movs	r3, #0
 8003340:	77fb      	strb	r3, [r7, #31]
 8003342:	e0a1      	b.n	8003488 <UART_SetConfig+0x348>
 8003344:	2302      	movs	r3, #2
 8003346:	77fb      	strb	r3, [r7, #31]
 8003348:	e09e      	b.n	8003488 <UART_SetConfig+0x348>
 800334a:	2304      	movs	r3, #4
 800334c:	77fb      	strb	r3, [r7, #31]
 800334e:	e09b      	b.n	8003488 <UART_SetConfig+0x348>
 8003350:	2308      	movs	r3, #8
 8003352:	77fb      	strb	r3, [r7, #31]
 8003354:	e098      	b.n	8003488 <UART_SetConfig+0x348>
 8003356:	2310      	movs	r3, #16
 8003358:	77fb      	strb	r3, [r7, #31]
 800335a:	e095      	b.n	8003488 <UART_SetConfig+0x348>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a2f      	ldr	r2, [pc, #188]	@ (8003420 <UART_SetConfig+0x2e0>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d125      	bne.n	80033b2 <UART_SetConfig+0x272>
 8003366:	4b29      	ldr	r3, [pc, #164]	@ (800340c <UART_SetConfig+0x2cc>)
 8003368:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800336c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003370:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003374:	d017      	beq.n	80033a6 <UART_SetConfig+0x266>
 8003376:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800337a:	d817      	bhi.n	80033ac <UART_SetConfig+0x26c>
 800337c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003380:	d00b      	beq.n	800339a <UART_SetConfig+0x25a>
 8003382:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003386:	d811      	bhi.n	80033ac <UART_SetConfig+0x26c>
 8003388:	2b00      	cmp	r3, #0
 800338a:	d003      	beq.n	8003394 <UART_SetConfig+0x254>
 800338c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003390:	d006      	beq.n	80033a0 <UART_SetConfig+0x260>
 8003392:	e00b      	b.n	80033ac <UART_SetConfig+0x26c>
 8003394:	2301      	movs	r3, #1
 8003396:	77fb      	strb	r3, [r7, #31]
 8003398:	e076      	b.n	8003488 <UART_SetConfig+0x348>
 800339a:	2302      	movs	r3, #2
 800339c:	77fb      	strb	r3, [r7, #31]
 800339e:	e073      	b.n	8003488 <UART_SetConfig+0x348>
 80033a0:	2304      	movs	r3, #4
 80033a2:	77fb      	strb	r3, [r7, #31]
 80033a4:	e070      	b.n	8003488 <UART_SetConfig+0x348>
 80033a6:	2308      	movs	r3, #8
 80033a8:	77fb      	strb	r3, [r7, #31]
 80033aa:	e06d      	b.n	8003488 <UART_SetConfig+0x348>
 80033ac:	2310      	movs	r3, #16
 80033ae:	77fb      	strb	r3, [r7, #31]
 80033b0:	e06a      	b.n	8003488 <UART_SetConfig+0x348>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a1b      	ldr	r2, [pc, #108]	@ (8003424 <UART_SetConfig+0x2e4>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d138      	bne.n	800342e <UART_SetConfig+0x2ee>
 80033bc:	4b13      	ldr	r3, [pc, #76]	@ (800340c <UART_SetConfig+0x2cc>)
 80033be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033c2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80033c6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80033ca:	d017      	beq.n	80033fc <UART_SetConfig+0x2bc>
 80033cc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80033d0:	d82a      	bhi.n	8003428 <UART_SetConfig+0x2e8>
 80033d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033d6:	d00b      	beq.n	80033f0 <UART_SetConfig+0x2b0>
 80033d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033dc:	d824      	bhi.n	8003428 <UART_SetConfig+0x2e8>
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d003      	beq.n	80033ea <UART_SetConfig+0x2aa>
 80033e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033e6:	d006      	beq.n	80033f6 <UART_SetConfig+0x2b6>
 80033e8:	e01e      	b.n	8003428 <UART_SetConfig+0x2e8>
 80033ea:	2300      	movs	r3, #0
 80033ec:	77fb      	strb	r3, [r7, #31]
 80033ee:	e04b      	b.n	8003488 <UART_SetConfig+0x348>
 80033f0:	2302      	movs	r3, #2
 80033f2:	77fb      	strb	r3, [r7, #31]
 80033f4:	e048      	b.n	8003488 <UART_SetConfig+0x348>
 80033f6:	2304      	movs	r3, #4
 80033f8:	77fb      	strb	r3, [r7, #31]
 80033fa:	e045      	b.n	8003488 <UART_SetConfig+0x348>
 80033fc:	2308      	movs	r3, #8
 80033fe:	77fb      	strb	r3, [r7, #31]
 8003400:	e042      	b.n	8003488 <UART_SetConfig+0x348>
 8003402:	bf00      	nop
 8003404:	efff69f3 	.word	0xefff69f3
 8003408:	40011000 	.word	0x40011000
 800340c:	40023800 	.word	0x40023800
 8003410:	40004400 	.word	0x40004400
 8003414:	40004800 	.word	0x40004800
 8003418:	40004c00 	.word	0x40004c00
 800341c:	40005000 	.word	0x40005000
 8003420:	40011400 	.word	0x40011400
 8003424:	40007800 	.word	0x40007800
 8003428:	2310      	movs	r3, #16
 800342a:	77fb      	strb	r3, [r7, #31]
 800342c:	e02c      	b.n	8003488 <UART_SetConfig+0x348>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a72      	ldr	r2, [pc, #456]	@ (80035fc <UART_SetConfig+0x4bc>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d125      	bne.n	8003484 <UART_SetConfig+0x344>
 8003438:	4b71      	ldr	r3, [pc, #452]	@ (8003600 <UART_SetConfig+0x4c0>)
 800343a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800343e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003442:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003446:	d017      	beq.n	8003478 <UART_SetConfig+0x338>
 8003448:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800344c:	d817      	bhi.n	800347e <UART_SetConfig+0x33e>
 800344e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003452:	d00b      	beq.n	800346c <UART_SetConfig+0x32c>
 8003454:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003458:	d811      	bhi.n	800347e <UART_SetConfig+0x33e>
 800345a:	2b00      	cmp	r3, #0
 800345c:	d003      	beq.n	8003466 <UART_SetConfig+0x326>
 800345e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003462:	d006      	beq.n	8003472 <UART_SetConfig+0x332>
 8003464:	e00b      	b.n	800347e <UART_SetConfig+0x33e>
 8003466:	2300      	movs	r3, #0
 8003468:	77fb      	strb	r3, [r7, #31]
 800346a:	e00d      	b.n	8003488 <UART_SetConfig+0x348>
 800346c:	2302      	movs	r3, #2
 800346e:	77fb      	strb	r3, [r7, #31]
 8003470:	e00a      	b.n	8003488 <UART_SetConfig+0x348>
 8003472:	2304      	movs	r3, #4
 8003474:	77fb      	strb	r3, [r7, #31]
 8003476:	e007      	b.n	8003488 <UART_SetConfig+0x348>
 8003478:	2308      	movs	r3, #8
 800347a:	77fb      	strb	r3, [r7, #31]
 800347c:	e004      	b.n	8003488 <UART_SetConfig+0x348>
 800347e:	2310      	movs	r3, #16
 8003480:	77fb      	strb	r3, [r7, #31]
 8003482:	e001      	b.n	8003488 <UART_SetConfig+0x348>
 8003484:	2310      	movs	r3, #16
 8003486:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	69db      	ldr	r3, [r3, #28]
 800348c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003490:	d15b      	bne.n	800354a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003492:	7ffb      	ldrb	r3, [r7, #31]
 8003494:	2b08      	cmp	r3, #8
 8003496:	d828      	bhi.n	80034ea <UART_SetConfig+0x3aa>
 8003498:	a201      	add	r2, pc, #4	@ (adr r2, 80034a0 <UART_SetConfig+0x360>)
 800349a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800349e:	bf00      	nop
 80034a0:	080034c5 	.word	0x080034c5
 80034a4:	080034cd 	.word	0x080034cd
 80034a8:	080034d5 	.word	0x080034d5
 80034ac:	080034eb 	.word	0x080034eb
 80034b0:	080034db 	.word	0x080034db
 80034b4:	080034eb 	.word	0x080034eb
 80034b8:	080034eb 	.word	0x080034eb
 80034bc:	080034eb 	.word	0x080034eb
 80034c0:	080034e3 	.word	0x080034e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034c4:	f7ff f9d6 	bl	8002874 <HAL_RCC_GetPCLK1Freq>
 80034c8:	61b8      	str	r0, [r7, #24]
        break;
 80034ca:	e013      	b.n	80034f4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80034cc:	f7ff f9e6 	bl	800289c <HAL_RCC_GetPCLK2Freq>
 80034d0:	61b8      	str	r0, [r7, #24]
        break;
 80034d2:	e00f      	b.n	80034f4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034d4:	4b4b      	ldr	r3, [pc, #300]	@ (8003604 <UART_SetConfig+0x4c4>)
 80034d6:	61bb      	str	r3, [r7, #24]
        break;
 80034d8:	e00c      	b.n	80034f4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034da:	f7ff f8bb 	bl	8002654 <HAL_RCC_GetSysClockFreq>
 80034de:	61b8      	str	r0, [r7, #24]
        break;
 80034e0:	e008      	b.n	80034f4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034e6:	61bb      	str	r3, [r7, #24]
        break;
 80034e8:	e004      	b.n	80034f4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80034ea:	2300      	movs	r3, #0
 80034ec:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	77bb      	strb	r3, [r7, #30]
        break;
 80034f2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d074      	beq.n	80035e4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80034fa:	69bb      	ldr	r3, [r7, #24]
 80034fc:	005a      	lsls	r2, r3, #1
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	085b      	lsrs	r3, r3, #1
 8003504:	441a      	add	r2, r3
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	fbb2 f3f3 	udiv	r3, r2, r3
 800350e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	2b0f      	cmp	r3, #15
 8003514:	d916      	bls.n	8003544 <UART_SetConfig+0x404>
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800351c:	d212      	bcs.n	8003544 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	b29b      	uxth	r3, r3
 8003522:	f023 030f 	bic.w	r3, r3, #15
 8003526:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	085b      	lsrs	r3, r3, #1
 800352c:	b29b      	uxth	r3, r3
 800352e:	f003 0307 	and.w	r3, r3, #7
 8003532:	b29a      	uxth	r2, r3
 8003534:	89fb      	ldrh	r3, [r7, #14]
 8003536:	4313      	orrs	r3, r2
 8003538:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	89fa      	ldrh	r2, [r7, #14]
 8003540:	60da      	str	r2, [r3, #12]
 8003542:	e04f      	b.n	80035e4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	77bb      	strb	r3, [r7, #30]
 8003548:	e04c      	b.n	80035e4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800354a:	7ffb      	ldrb	r3, [r7, #31]
 800354c:	2b08      	cmp	r3, #8
 800354e:	d828      	bhi.n	80035a2 <UART_SetConfig+0x462>
 8003550:	a201      	add	r2, pc, #4	@ (adr r2, 8003558 <UART_SetConfig+0x418>)
 8003552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003556:	bf00      	nop
 8003558:	0800357d 	.word	0x0800357d
 800355c:	08003585 	.word	0x08003585
 8003560:	0800358d 	.word	0x0800358d
 8003564:	080035a3 	.word	0x080035a3
 8003568:	08003593 	.word	0x08003593
 800356c:	080035a3 	.word	0x080035a3
 8003570:	080035a3 	.word	0x080035a3
 8003574:	080035a3 	.word	0x080035a3
 8003578:	0800359b 	.word	0x0800359b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800357c:	f7ff f97a 	bl	8002874 <HAL_RCC_GetPCLK1Freq>
 8003580:	61b8      	str	r0, [r7, #24]
        break;
 8003582:	e013      	b.n	80035ac <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003584:	f7ff f98a 	bl	800289c <HAL_RCC_GetPCLK2Freq>
 8003588:	61b8      	str	r0, [r7, #24]
        break;
 800358a:	e00f      	b.n	80035ac <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800358c:	4b1d      	ldr	r3, [pc, #116]	@ (8003604 <UART_SetConfig+0x4c4>)
 800358e:	61bb      	str	r3, [r7, #24]
        break;
 8003590:	e00c      	b.n	80035ac <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003592:	f7ff f85f 	bl	8002654 <HAL_RCC_GetSysClockFreq>
 8003596:	61b8      	str	r0, [r7, #24]
        break;
 8003598:	e008      	b.n	80035ac <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800359a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800359e:	61bb      	str	r3, [r7, #24]
        break;
 80035a0:	e004      	b.n	80035ac <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80035a2:	2300      	movs	r3, #0
 80035a4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	77bb      	strb	r3, [r7, #30]
        break;
 80035aa:	bf00      	nop
    }

    if (pclk != 0U)
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d018      	beq.n	80035e4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	085a      	lsrs	r2, r3, #1
 80035b8:	69bb      	ldr	r3, [r7, #24]
 80035ba:	441a      	add	r2, r3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035c4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	2b0f      	cmp	r3, #15
 80035ca:	d909      	bls.n	80035e0 <UART_SetConfig+0x4a0>
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035d2:	d205      	bcs.n	80035e0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	b29a      	uxth	r2, r3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	60da      	str	r2, [r3, #12]
 80035de:	e001      	b.n	80035e4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80035f0:	7fbb      	ldrb	r3, [r7, #30]
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3720      	adds	r7, #32
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	40007c00 	.word	0x40007c00
 8003600:	40023800 	.word	0x40023800
 8003604:	00f42400 	.word	0x00f42400

08003608 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003614:	f003 0308 	and.w	r3, r3, #8
 8003618:	2b00      	cmp	r3, #0
 800361a:	d00a      	beq.n	8003632 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	430a      	orrs	r2, r1
 8003630:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003636:	f003 0301 	and.w	r3, r3, #1
 800363a:	2b00      	cmp	r3, #0
 800363c:	d00a      	beq.n	8003654 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	430a      	orrs	r2, r1
 8003652:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003658:	f003 0302 	and.w	r3, r3, #2
 800365c:	2b00      	cmp	r3, #0
 800365e:	d00a      	beq.n	8003676 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	430a      	orrs	r2, r1
 8003674:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800367a:	f003 0304 	and.w	r3, r3, #4
 800367e:	2b00      	cmp	r3, #0
 8003680:	d00a      	beq.n	8003698 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	430a      	orrs	r2, r1
 8003696:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369c:	f003 0310 	and.w	r3, r3, #16
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d00a      	beq.n	80036ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	430a      	orrs	r2, r1
 80036b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036be:	f003 0320 	and.w	r3, r3, #32
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d00a      	beq.n	80036dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	430a      	orrs	r2, r1
 80036da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d01a      	beq.n	800371e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	430a      	orrs	r2, r1
 80036fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003702:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003706:	d10a      	bne.n	800371e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	430a      	orrs	r2, r1
 800371c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003722:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003726:	2b00      	cmp	r3, #0
 8003728:	d00a      	beq.n	8003740 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	430a      	orrs	r2, r1
 800373e:	605a      	str	r2, [r3, #4]
  }
}
 8003740:	bf00      	nop
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b08c      	sub	sp, #48	@ 0x30
 8003750:	af02      	add	r7, sp, #8
 8003752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2200      	movs	r2, #0
 8003758:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800375c:	f7fd ff04 	bl	8001568 <HAL_GetTick>
 8003760:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0308 	and.w	r3, r3, #8
 800376c:	2b08      	cmp	r3, #8
 800376e:	d12e      	bne.n	80037ce <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003770:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003774:	9300      	str	r3, [sp, #0]
 8003776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003778:	2200      	movs	r2, #0
 800377a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f000 f83b 	bl	80037fa <UART_WaitOnFlagUntilTimeout>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d021      	beq.n	80037ce <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	e853 3f00 	ldrex	r3, [r3]
 8003796:	60fb      	str	r3, [r7, #12]
   return(result);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800379e:	623b      	str	r3, [r7, #32]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	461a      	mov	r2, r3
 80037a6:	6a3b      	ldr	r3, [r7, #32]
 80037a8:	61fb      	str	r3, [r7, #28]
 80037aa:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ac:	69b9      	ldr	r1, [r7, #24]
 80037ae:	69fa      	ldr	r2, [r7, #28]
 80037b0:	e841 2300 	strex	r3, r2, [r1]
 80037b4:	617b      	str	r3, [r7, #20]
   return(result);
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d1e6      	bne.n	800378a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2220      	movs	r2, #32
 80037c0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2200      	movs	r2, #0
 80037c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e011      	b.n	80037f2 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2220      	movs	r2, #32
 80037d2:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2220      	movs	r2, #32
 80037d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80037f0:	2300      	movs	r3, #0
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3728      	adds	r7, #40	@ 0x28
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}

080037fa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80037fa:	b580      	push	{r7, lr}
 80037fc:	b084      	sub	sp, #16
 80037fe:	af00      	add	r7, sp, #0
 8003800:	60f8      	str	r0, [r7, #12]
 8003802:	60b9      	str	r1, [r7, #8]
 8003804:	603b      	str	r3, [r7, #0]
 8003806:	4613      	mov	r3, r2
 8003808:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800380a:	e04f      	b.n	80038ac <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800380c:	69bb      	ldr	r3, [r7, #24]
 800380e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003812:	d04b      	beq.n	80038ac <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003814:	f7fd fea8 	bl	8001568 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	69ba      	ldr	r2, [r7, #24]
 8003820:	429a      	cmp	r2, r3
 8003822:	d302      	bcc.n	800382a <UART_WaitOnFlagUntilTimeout+0x30>
 8003824:	69bb      	ldr	r3, [r7, #24]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d101      	bne.n	800382e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e04e      	b.n	80038cc <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0304 	and.w	r3, r3, #4
 8003838:	2b00      	cmp	r3, #0
 800383a:	d037      	beq.n	80038ac <UART_WaitOnFlagUntilTimeout+0xb2>
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	2b80      	cmp	r3, #128	@ 0x80
 8003840:	d034      	beq.n	80038ac <UART_WaitOnFlagUntilTimeout+0xb2>
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	2b40      	cmp	r3, #64	@ 0x40
 8003846:	d031      	beq.n	80038ac <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	69db      	ldr	r3, [r3, #28]
 800384e:	f003 0308 	and.w	r3, r3, #8
 8003852:	2b08      	cmp	r3, #8
 8003854:	d110      	bne.n	8003878 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	2208      	movs	r2, #8
 800385c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800385e:	68f8      	ldr	r0, [r7, #12]
 8003860:	f000 f838 	bl	80038d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2208      	movs	r2, #8
 8003868:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2200      	movs	r2, #0
 8003870:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e029      	b.n	80038cc <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	69db      	ldr	r3, [r3, #28]
 800387e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003882:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003886:	d111      	bne.n	80038ac <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003890:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003892:	68f8      	ldr	r0, [r7, #12]
 8003894:	f000 f81e 	bl	80038d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2220      	movs	r2, #32
 800389c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80038a8:	2303      	movs	r3, #3
 80038aa:	e00f      	b.n	80038cc <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	69da      	ldr	r2, [r3, #28]
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	4013      	ands	r3, r2
 80038b6:	68ba      	ldr	r2, [r7, #8]
 80038b8:	429a      	cmp	r2, r3
 80038ba:	bf0c      	ite	eq
 80038bc:	2301      	moveq	r3, #1
 80038be:	2300      	movne	r3, #0
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	461a      	mov	r2, r3
 80038c4:	79fb      	ldrb	r3, [r7, #7]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d0a0      	beq.n	800380c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038ca:	2300      	movs	r3, #0
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3710      	adds	r7, #16
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b095      	sub	sp, #84	@ 0x54
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038e4:	e853 3f00 	ldrex	r3, [r3]
 80038e8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80038ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80038f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	461a      	mov	r2, r3
 80038f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80038fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038fe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003900:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003902:	e841 2300 	strex	r3, r2, [r1]
 8003906:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800390a:	2b00      	cmp	r3, #0
 800390c:	d1e6      	bne.n	80038dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	3308      	adds	r3, #8
 8003914:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003916:	6a3b      	ldr	r3, [r7, #32]
 8003918:	e853 3f00 	ldrex	r3, [r3]
 800391c:	61fb      	str	r3, [r7, #28]
   return(result);
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	f023 0301 	bic.w	r3, r3, #1
 8003924:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	3308      	adds	r3, #8
 800392c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800392e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003930:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003932:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003934:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003936:	e841 2300 	strex	r3, r2, [r1]
 800393a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800393c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800393e:	2b00      	cmp	r3, #0
 8003940:	d1e5      	bne.n	800390e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003946:	2b01      	cmp	r3, #1
 8003948:	d118      	bne.n	800397c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	e853 3f00 	ldrex	r3, [r3]
 8003956:	60bb      	str	r3, [r7, #8]
   return(result);
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	f023 0310 	bic.w	r3, r3, #16
 800395e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	461a      	mov	r2, r3
 8003966:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003968:	61bb      	str	r3, [r7, #24]
 800396a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800396c:	6979      	ldr	r1, [r7, #20]
 800396e:	69ba      	ldr	r2, [r7, #24]
 8003970:	e841 2300 	strex	r3, r2, [r1]
 8003974:	613b      	str	r3, [r7, #16]
   return(result);
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d1e6      	bne.n	800394a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2220      	movs	r2, #32
 8003980:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003990:	bf00      	nop
 8003992:	3754      	adds	r7, #84	@ 0x54
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr

0800399c <memset>:
 800399c:	4402      	add	r2, r0
 800399e:	4603      	mov	r3, r0
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d100      	bne.n	80039a6 <memset+0xa>
 80039a4:	4770      	bx	lr
 80039a6:	f803 1b01 	strb.w	r1, [r3], #1
 80039aa:	e7f9      	b.n	80039a0 <memset+0x4>

080039ac <__libc_init_array>:
 80039ac:	b570      	push	{r4, r5, r6, lr}
 80039ae:	4d0d      	ldr	r5, [pc, #52]	@ (80039e4 <__libc_init_array+0x38>)
 80039b0:	4c0d      	ldr	r4, [pc, #52]	@ (80039e8 <__libc_init_array+0x3c>)
 80039b2:	1b64      	subs	r4, r4, r5
 80039b4:	10a4      	asrs	r4, r4, #2
 80039b6:	2600      	movs	r6, #0
 80039b8:	42a6      	cmp	r6, r4
 80039ba:	d109      	bne.n	80039d0 <__libc_init_array+0x24>
 80039bc:	4d0b      	ldr	r5, [pc, #44]	@ (80039ec <__libc_init_array+0x40>)
 80039be:	4c0c      	ldr	r4, [pc, #48]	@ (80039f0 <__libc_init_array+0x44>)
 80039c0:	f000 f818 	bl	80039f4 <_init>
 80039c4:	1b64      	subs	r4, r4, r5
 80039c6:	10a4      	asrs	r4, r4, #2
 80039c8:	2600      	movs	r6, #0
 80039ca:	42a6      	cmp	r6, r4
 80039cc:	d105      	bne.n	80039da <__libc_init_array+0x2e>
 80039ce:	bd70      	pop	{r4, r5, r6, pc}
 80039d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80039d4:	4798      	blx	r3
 80039d6:	3601      	adds	r6, #1
 80039d8:	e7ee      	b.n	80039b8 <__libc_init_array+0xc>
 80039da:	f855 3b04 	ldr.w	r3, [r5], #4
 80039de:	4798      	blx	r3
 80039e0:	3601      	adds	r6, #1
 80039e2:	e7f2      	b.n	80039ca <__libc_init_array+0x1e>
 80039e4:	08003a2c 	.word	0x08003a2c
 80039e8:	08003a2c 	.word	0x08003a2c
 80039ec:	08003a2c 	.word	0x08003a2c
 80039f0:	08003a30 	.word	0x08003a30

080039f4 <_init>:
 80039f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039f6:	bf00      	nop
 80039f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039fa:	bc08      	pop	{r3}
 80039fc:	469e      	mov	lr, r3
 80039fe:	4770      	bx	lr

08003a00 <_fini>:
 8003a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a02:	bf00      	nop
 8003a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a06:	bc08      	pop	{r3}
 8003a08:	469e      	mov	lr, r3
 8003a0a:	4770      	bx	lr
