<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p123" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_123{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_123{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_123{left:682px;bottom:1141px;letter-spacing:-0.14px;}
#t4_123{left:70px;bottom:1088px;letter-spacing:-0.18px;}
#t5_123{left:236px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_123{left:236px;bottom:1071px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#t7_123{left:70px;bottom:1050px;letter-spacing:-0.18px;}
#t8_123{left:236px;bottom:1050px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_123{left:236px;bottom:1033px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ta_123{left:70px;bottom:974px;letter-spacing:0.13px;}
#tb_123{left:152px;bottom:974px;letter-spacing:0.16px;word-spacing:0.01px;}
#tc_123{left:70px;bottom:953px;letter-spacing:-0.31px;}
#td_123{left:236px;bottom:953px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#te_123{left:70px;bottom:932px;letter-spacing:-0.28px;}
#tf_123{left:236px;bottom:932px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tg_123{left:70px;bottom:910px;letter-spacing:-0.26px;}
#th_123{left:235px;bottom:910px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#ti_123{left:70px;bottom:889px;letter-spacing:-0.23px;}
#tj_123{left:236px;bottom:889px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#tk_123{left:70px;bottom:868px;letter-spacing:-0.19px;}
#tl_123{left:236px;bottom:868px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#tm_123{left:70px;bottom:809px;letter-spacing:0.14px;}
#tn_123{left:152px;bottom:809px;letter-spacing:0.16px;word-spacing:-0.03px;}
#to_123{left:70px;bottom:788px;letter-spacing:-0.17px;}
#tp_123{left:236px;bottom:788px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tq_123{left:70px;bottom:767px;letter-spacing:-0.2px;}
#tr_123{left:236px;bottom:767px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#ts_123{left:70px;bottom:708px;letter-spacing:0.14px;}
#tt_123{left:152px;bottom:708px;letter-spacing:0.15px;}
#tu_123{left:70px;bottom:687px;letter-spacing:-0.16px;}
#tv_123{left:236px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tw_123{left:70px;bottom:666px;letter-spacing:-0.17px;}
#tx_123{left:236px;bottom:666px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#ty_123{left:70px;bottom:645px;letter-spacing:-0.16px;}
#tz_123{left:236px;bottom:645px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t10_123{left:70px;bottom:623px;letter-spacing:-0.19px;}
#t11_123{left:235px;bottom:623px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#t12_123{left:70px;bottom:602px;letter-spacing:-0.19px;}
#t13_123{left:236px;bottom:602px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t14_123{left:70px;bottom:580px;letter-spacing:-0.17px;}
#t15_123{left:235px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_123{left:70px;bottom:559px;letter-spacing:-0.21px;}
#t17_123{left:236px;bottom:559px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_123{left:70px;bottom:538px;letter-spacing:-0.19px;}
#t19_123{left:236px;bottom:538px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_123{left:70px;bottom:516px;letter-spacing:-0.17px;}
#t1b_123{left:236px;bottom:516px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1c_123{left:70px;bottom:495px;letter-spacing:-0.17px;}
#t1d_123{left:236px;bottom:495px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1e_123{left:70px;bottom:474px;letter-spacing:-0.19px;}
#t1f_123{left:235px;bottom:474px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1g_123{left:70px;bottom:452px;letter-spacing:-0.24px;}
#t1h_123{left:236px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1i_123{left:70px;bottom:431px;letter-spacing:-0.19px;}
#t1j_123{left:236px;bottom:431px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1k_123{left:70px;bottom:409px;letter-spacing:-0.18px;}
#t1l_123{left:236px;bottom:409px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1m_123{left:70px;bottom:388px;letter-spacing:-0.22px;}
#t1n_123{left:235px;bottom:388px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1o_123{left:70px;bottom:338px;letter-spacing:-0.08px;}
#t1p_123{left:156px;bottom:338px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1q_123{left:70px;bottom:315px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1r_123{left:70px;bottom:292px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#t1s_123{left:70px;bottom:276px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1t_123{left:70px;bottom:253px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#t1u_123{left:70px;bottom:236px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1v_123{left:70px;bottom:213px;letter-spacing:-0.15px;word-spacing:-0.84px;}
#t1w_123{left:70px;bottom:196px;letter-spacing:-0.21px;word-spacing:-0.38px;}
#t1x_123{left:70px;bottom:173px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1y_123{left:70px;bottom:150px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#t1z_123{left:70px;bottom:134px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t20_123{left:70px;bottom:117px;letter-spacing:-0.15px;word-spacing:-0.51px;}

.s1_123{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_123{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_123{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_123{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_123{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_123{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts123" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg123Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg123" style="-webkit-user-select: none;"><object width="935" height="1210" data="123/123.svg" type="image/svg+xml" id="pdf123" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_123" class="t s1_123">Vol. 1 </span><span id="t2_123" class="t s1_123">5-11 </span>
<span id="t3_123" class="t s2_123">INSTRUCTION SET SUMMARY </span>
<span id="t4_123" class="t s3_123">CLFLUSH </span><span id="t5_123" class="t s3_123">Flushes and invalidates a memory operand and its associated cache line from all levels of </span>
<span id="t6_123" class="t s3_123">the processor’s cache hierarchy. </span>
<span id="t7_123" class="t s3_123">CLFLUSHOPT </span><span id="t8_123" class="t s3_123">Flushes and invalidates a memory operand and its associated cache line from all levels of </span>
<span id="t9_123" class="t s3_123">the processor’s cache hierarchy with optimized memory system throughput. </span>
<span id="ta_123" class="t s4_123">5.1.14 </span><span id="tb_123" class="t s4_123">User Mode Extended Sate Save/Restore Instructions </span>
<span id="tc_123" class="t s3_123">XSAVE </span><span id="td_123" class="t s3_123">Save processor extended states to memory. </span>
<span id="te_123" class="t s3_123">XSAVEC </span><span id="tf_123" class="t s3_123">Save processor extended states with compaction to memory. </span>
<span id="tg_123" class="t s3_123">XSAVEOPT </span><span id="th_123" class="t s3_123">Save processor extended states to memory, optimized. </span>
<span id="ti_123" class="t s3_123">XRSTOR </span><span id="tj_123" class="t s3_123">Restore processor extended states from memory. </span>
<span id="tk_123" class="t s3_123">XGETBV </span><span id="tl_123" class="t s3_123">Reads the state of an extended control register. </span>
<span id="tm_123" class="t s4_123">5.1.15 </span><span id="tn_123" class="t s4_123">Random Number Generator Instructions </span>
<span id="to_123" class="t s3_123">RDRAND </span><span id="tp_123" class="t s3_123">Retrieves a random number generated from hardware. </span>
<span id="tq_123" class="t s3_123">RDSEED </span><span id="tr_123" class="t s3_123">Retrieves a random number generated from hardware. </span>
<span id="ts_123" class="t s4_123">5.1.16 </span><span id="tt_123" class="t s4_123">BMI1 and BMI2 Instructions </span>
<span id="tu_123" class="t s3_123">ANDN </span><span id="tv_123" class="t s3_123">Bitwise AND of first source with inverted 2nd source operands. </span>
<span id="tw_123" class="t s3_123">BEXTR </span><span id="tx_123" class="t s3_123">Contiguous bitwise extract. </span>
<span id="ty_123" class="t s3_123">BLSI </span><span id="tz_123" class="t s3_123">Extract lowest set bit. </span>
<span id="t10_123" class="t s3_123">BLSMSK </span><span id="t11_123" class="t s5_123">Set all lower bits below first set bit to 1. </span>
<span id="t12_123" class="t s3_123">BLSR </span><span id="t13_123" class="t s3_123">Reset lowest set bit. </span>
<span id="t14_123" class="t s3_123">BZHI </span><span id="t15_123" class="t s3_123">Zero high bits starting from specified bit position. </span>
<span id="t16_123" class="t s3_123">LZCNT </span><span id="t17_123" class="t s3_123">Count the number leading zero bits. </span>
<span id="t18_123" class="t s3_123">MULX </span><span id="t19_123" class="t s3_123">Unsigned multiply without affecting arithmetic flags. </span>
<span id="t1a_123" class="t s3_123">PDEP </span><span id="t1b_123" class="t s3_123">Parallel deposit of bits using a mask. </span>
<span id="t1c_123" class="t s3_123">PEXT </span><span id="t1d_123" class="t s3_123">Parallel extraction of bits using a mask. </span>
<span id="t1e_123" class="t s3_123">RORX </span><span id="t1f_123" class="t s3_123">Rotate right without affecting arithmetic flags. </span>
<span id="t1g_123" class="t s3_123">SARX </span><span id="t1h_123" class="t s3_123">Shift arithmetic right. </span>
<span id="t1i_123" class="t s3_123">SHLX </span><span id="t1j_123" class="t s3_123">Shift logic left. </span>
<span id="t1k_123" class="t s3_123">SHRX </span><span id="t1l_123" class="t s3_123">Shift logic right. </span>
<span id="t1m_123" class="t s3_123">TZCNT </span><span id="t1n_123" class="t s3_123">Count the number trailing zero bits. </span>
<span id="t1o_123" class="t s6_123">5.1.16.1 </span><span id="t1p_123" class="t s6_123">Detection of VEX-Encoded GPR Instructions, LZCNT, TZCNT, and PREFETCHW </span>
<span id="t1q_123" class="t s3_123">VEX-encoded general-purpose instructions do not operate on any vector registers. </span>
<span id="t1r_123" class="t s3_123">There are separate feature flags for the following subsets of instructions that operate on general purpose registers, </span>
<span id="t1s_123" class="t s3_123">and the detection requirements for hardware support are: </span>
<span id="t1t_123" class="t s3_123">CPUID.(EAX=07H, ECX=0H):EBX.BMI1[bit 3]: if 1 indicates the processor supports the first group of advanced bit </span>
<span id="t1u_123" class="t s3_123">manipulation extensions (ANDN, BEXTR, BLSI, BLSMSK, BLSR, TZCNT); </span>
<span id="t1v_123" class="t s3_123">CPUID.(EAX=07H, ECX=0H):EBX.BMI2[bit 8]: if 1 indicates the processor supports the second group of advanced </span>
<span id="t1w_123" class="t s3_123">bit manipulation extensions (BZHI, MULX, PDEP, PEXT, RORX, SARX, SHLX, SHRX); </span>
<span id="t1x_123" class="t s3_123">CPUID.EAX=80000001H:ECX.LZCNT[bit 5]: if 1 indicates the processor supports the LZCNT instruction. </span>
<span id="t1y_123" class="t s3_123">CPUID.EAX=80000001H:ECX.PREFTEHCHW[bit 8]: if 1 indicates the processor supports the PREFTEHCHW instruc- </span>
<span id="t1z_123" class="t s3_123">tion. CPUID.(EAX=07H, ECX=0H):ECX.PREFTEHCHWT1[bit 0]: if 1 indicates the processor supports the PREFT- </span>
<span id="t20_123" class="t s3_123">EHCHWT1 instruction. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
