0 0 dataAuditErrors
165 0 CELL-OFFGRID
166 0 PATH-CENTERLINE-OFFGRID_pad
167 0 PATH-CENTERLINE-OFFGRID_hwc
168 0 PATH-CENTERLINE-OFFGRID_nbur
169 0 PATH-CENTERLINE-OFFGRID_dti
170 0 PATH-CENTERLINE-OFFGRID_salicide
171 0 PATH-CENTERLINE-OFFGRID_diff_dg
172 0 PATH-CENTERLINE-OFFGRID_diff_dyi
173 0 PATH-CENTERLINE-OFFGRID_pimp
174 0 PATH-CENTERLINE-OFFGRID_nimp
175 0 PATH-CENTERLINE-OFFGRID_sblk
176 0 PATH-CENTERLINE-OFFGRID_nwell
177 0 PATH-CENTERLINE-OFFGRID_dnwell
178 0 PATH-CENTERLINE-OFFGRID_pwblk
179 0 PATH-CENTERLINE-OFFGRID_mvdg
180 0 PATH-CENTERLINE-OFFGRID_hvpwell
181 0 PATH-CENTERLINE-OFFGRID_subblk
182 0 PATH-CENTERLINE-OFFGRID_hvnwell
183 0 PATH-CENTERLINE-OFFGRID_depl
184 0 PATH-CENTERLINE-OFFGRID_sci
185 0 PATH-CENTERLINE-OFFGRID_pws
186 0 PATH-CENTERLINE-OFFGRID_lvt
187 0 PATH-CENTERLINE-OFFGRID_pwell4
188 0 PATH-CENTERLINE-OFFGRID_nzener
189 0 PATH-CENTERLINE-OFFGRID_pzener
190 0 PATH-CENTERLINE-OFFGRID_nbase
191 0 PATH-CENTERLINE-OFFGRID_pbase
192 0 PATH-CENTERLINE-OFFGRID_ndf
193 0 PATH-CENTERLINE-OFFGRID_pdf
194 0 PATH-CENTERLINE-OFFGRID_dnc
195 0 PATH-CENTERLINE-OFFGRID_dpc
196 0 PATH-CENTERLINE-OFFGRID_sjnp
197 0 PATH-CENTERLINE-OFFGRID_sjpn
198 0 PATH-CENTERLINE-OFFGRID_nbuf
199 0 PATH-CENTERLINE-OFFGRID_cont
200 0 PATH-CENTERLINE-OFFGRID_polydg
201 0 PATH-CENTERLINE-OFFGRID_poly_dyi
202 0 PATH-CENTERLINE-OFFGRID_met1dg
203 0 PATH-CENTERLINE-OFFGRID_met1s
204 0 PATH-CENTERLINE-OFFGRID_met1_dyi
205 0 PATH-CENTERLINE-OFFGRID_via1
206 0 PATH-CENTERLINE-OFFGRID_met2dg
207 0 PATH-CENTERLINE-OFFGRID_met2s
208 0 PATH-CENTERLINE-OFFGRID_met2_dyi
209 0 PATH-CENTERLINE-OFFGRID_via2
210 0 PATH-CENTERLINE-OFFGRID_met3dg
211 0 PATH-CENTERLINE-OFFGRID_met3s
212 0 PATH-CENTERLINE-OFFGRID_met3_dyi
213 0 PATH-CENTERLINE-OFFGRID_via3
214 0 PATH-CENTERLINE-OFFGRID_met4dg
215 0 PATH-CENTERLINE-OFFGRID_met4s
216 0 PATH-CENTERLINE-OFFGRID_met4_dyi
217 0 PATH-CENTERLINE-OFFGRID_vtpl
218 0 PATH-CENTERLINE-OFFGRID_mtpldg
219 0 PATH-CENTERLINE-OFFGRID_mtpl_dyi
220 0 PATH-CENTERLINE-OFFGRID_vtp
221 0 PATH-CENTERLINE-OFFGRID_mtpdg
222 0 PATH-CENTERLINE-OFFGRID_mtps
223 0 PATH-CENTERLINE-OFFGRID_mtp_dyi
224 0 PATH-CENTERLINE-OFFGRID_cm
225 0 PATH-CENTERLINE-OFFGRID_cm2
226 0 PATH-CENTERLINE-OFFGRID_cm3
227 0 PATH-CENTERLINE-OFFGRID_cmh
228 0 PATH-CENTERLINE-OFFGRID_cmh2
229 0 PATH-CENTERLINE-OFFGRID_cmh3
230 0 PATH-CENTERLINE-OFFGRID_cm23f
231 0 PATH-CENTERLINE-OFFGRID_cmh23f
232 0 PATH-CENTERLINE-OFFGRID_cm34f
233 0 PATH-CENTERLINE-OFFGRID_cmh34f
234 0 PATH-CENTERLINE-OFFGRID_cm45f
235 0 PATH-CENTERLINE-OFFGRID_cmh45f
236 0 PATH-CENTERLINE-OFFGRID_cm2a
237 0 PATH-CENTERLINE-OFFGRID_cmh2a
238 0 PATH-CENTERLINE-OFFGRID_dio_mark
239 0 PATH-CENTERLINE-OFFGRID_cap_mark
240 0 PATH-CENTERLINE-OFFGRID_hwc_bs
241 0 PATH-CENTERLINE-OFFGRID_nwres
242 0 PATH-CENTERLINE-OFFGRID_hres
243 0 PATH-CENTERLINE-OFFGRID_mres
244 0 PATH-CENTERLINE-OFFGRID_respoly
245 0 PATH-CENTERLINE-OFFGRID_resmet1
246 0 PATH-CENTERLINE-OFFGRID_resmet2
247 0 PATH-CENTERLINE-OFFGRID_resmet3
248 0 PATH-CENTERLINE-OFFGRID_resmet4
249 0 PATH-CENTERLINE-OFFGRID_resmtpl
250 0 PATH-CENTERLINE-OFFGRID_resmtp
251 0 PATH-CENTERLINE-OFFGRID_ram
252 0 PATH-CENTERLINE-OFFGRID_rom
253 0 PATH-CENTERLINE-OFFGRID_nvram
254 0 PATH-CENTERLINE-OFFGRID_flash
255 0 PATH-CENTERLINE-OFFGRID_otp
256 0 PATH-CENTERLINE-OFFGRID_mtp_xfl
257 0 PATH-CENTERLINE-OFFGRID_eep
258 0 PATH-CENTERLINE-OFFGRID_xflay_all
259 0 PATH-CENTERLINE-OFFGRID_devmark
260 0 PATH-CENTERLINE-OFFGRID_dticext
261 0 PATH-CENTERLINE-OFFGRID_blkp1
262 0 PATH-CENTERLINE-OFFGRID_blkm1
263 0 PATH-CENTERLINE-OFFGRID_blkm2
264 0 PATH-CENTERLINE-OFFGRID_blkm3
265 0 PATH-CENTERLINE-OFFGRID_blkm4
266 0 PATH-CENTERLINE-OFFGRID_blkmt
267 0 PATH-CENTERLINE-OFFGRID_blkml
268 0 PATH-CENTERLINE-OFFGRID_blkall
269 0 PATH-CENTERLINE-OFFGRID_lockdg
270 0 PATH-CENTERLINE-OFFGRID_lock1dg
271 0 PATH-CENTERLINE-OFFGRID_lock2dg
272 0 PATH-CENTERLINE-OFFGRID_lockbnCDBA
273 0 PATH-CENTERLINE-OFFGRID_lock1bnCDBA
274 0 PATH-CENTERLINE-OFFGRID_lock2bnCDBA
275 0 PATH-CENTERLINE-OFFGRID_lock3bnCDBA
276 0 PATH-CENTERLINE-OFFGRID_lock4bnCDBA
277 0 PATH-CENTERLINE-OFFGRID_met1_bndCDBA
278 0 PATH-CENTERLINE-OFFGRID_met2_bndCDBA
279 0 PATH-CENTERLINE-OFFGRID_met3_bndCDBA
280 0 PATH-CENTERLINE-OFFGRID_nopim
281 0 PATH-CENTERLINE-OFFGRID_diffnblk
282 0 PATH-CENTERLINE-OFFGRID_polynblk
283 0 POLYGON-OFFGRID_pad
284 0 POLYGON-OFFGRID_hwc
285 0 POLYGON-OFFGRID_nbur
286 0 POLYGON-OFFGRID_dti
287 0 POLYGON-OFFGRID_salicide
288 0 POLYGON-OFFGRID_diff_dg
289 0 POLYGON-OFFGRID_diff_dyi
290 0 POLYGON-OFFGRID_pimp
291 0 POLYGON-OFFGRID_nimp
292 0 POLYGON-OFFGRID_sblk
293 0 POLYGON-OFFGRID_nwell
294 0 POLYGON-OFFGRID_dnwell
295 0 POLYGON-OFFGRID_pwblk
296 0 POLYGON-OFFGRID_mvdg
297 0 POLYGON-OFFGRID_hvpwell
298 0 POLYGON-OFFGRID_subblk
299 0 POLYGON-OFFGRID_hvnwell
300 0 POLYGON-OFFGRID_depl
301 0 POLYGON-OFFGRID_sci
302 0 POLYGON-OFFGRID_pws
303 0 POLYGON-OFFGRID_lvt
304 0 POLYGON-OFFGRID_pwell4
305 0 POLYGON-OFFGRID_nzener
306 0 POLYGON-OFFGRID_pzener
307 0 POLYGON-OFFGRID_nbase
308 0 POLYGON-OFFGRID_pbase
309 0 POLYGON-OFFGRID_ndf
310 0 POLYGON-OFFGRID_pdf
311 0 POLYGON-OFFGRID_dnc
312 0 POLYGON-OFFGRID_dpc
313 0 POLYGON-OFFGRID_sjnp
314 0 POLYGON-OFFGRID_sjpn
315 0 POLYGON-OFFGRID_nbuf
316 0 POLYGON-OFFGRID_cont
317 0 POLYGON-OFFGRID_polydg
318 0 POLYGON-OFFGRID_poly_dyi
319 0 POLYGON-OFFGRID_met1dg
320 0 POLYGON-OFFGRID_met1s
321 0 POLYGON-OFFGRID_met1_dyi
322 0 POLYGON-OFFGRID_via1
323 0 POLYGON-OFFGRID_met2dg
324 0 POLYGON-OFFGRID_met2s
325 0 POLYGON-OFFGRID_met2_dyi
326 0 POLYGON-OFFGRID_via2
327 0 POLYGON-OFFGRID_met3dg
328 0 POLYGON-OFFGRID_met3s
329 0 POLYGON-OFFGRID_met3_dyi
330 0 POLYGON-OFFGRID_via3
331 0 POLYGON-OFFGRID_met4dg
332 0 POLYGON-OFFGRID_met4s
333 0 POLYGON-OFFGRID_met4_dyi
334 0 POLYGON-OFFGRID_vtpl
335 0 POLYGON-OFFGRID_mtpldg
336 0 POLYGON-OFFGRID_mtpl_dyi
337 0 POLYGON-OFFGRID_vtp
338 0 POLYGON-OFFGRID_mtpdg
339 0 POLYGON-OFFGRID_mtps
340 0 POLYGON-OFFGRID_mtp_dyi
341 0 POLYGON-OFFGRID_cm
342 0 POLYGON-OFFGRID_cm2
343 0 POLYGON-OFFGRID_cm3
344 0 POLYGON-OFFGRID_cmh
345 0 POLYGON-OFFGRID_cmh2
346 0 POLYGON-OFFGRID_cmh3
347 0 POLYGON-OFFGRID_cm23f
348 0 POLYGON-OFFGRID_cmh23f
349 0 POLYGON-OFFGRID_cm34f
350 0 POLYGON-OFFGRID_cmh34f
351 0 POLYGON-OFFGRID_cm45f
352 0 POLYGON-OFFGRID_cmh45f
353 0 POLYGON-OFFGRID_cm2a
354 0 POLYGON-OFFGRID_cmh2a
355 0 POLYGON-OFFGRID_dio_mark
356 0 POLYGON-OFFGRID_cap_mark
357 0 POLYGON-OFFGRID_hwc_bs
358 0 POLYGON-OFFGRID_nwres
359 0 POLYGON-OFFGRID_hres
360 0 POLYGON-OFFGRID_mres
361 0 POLYGON-OFFGRID_respoly
362 0 POLYGON-OFFGRID_resmet1
363 0 POLYGON-OFFGRID_resmet2
364 0 POLYGON-OFFGRID_resmet3
365 0 POLYGON-OFFGRID_resmet4
366 0 POLYGON-OFFGRID_resmtpl
367 0 POLYGON-OFFGRID_resmtp
368 0 POLYGON-OFFGRID_ram
369 0 POLYGON-OFFGRID_rom
370 0 POLYGON-OFFGRID_nvram
371 0 POLYGON-OFFGRID_flash
372 0 POLYGON-OFFGRID_otp
373 0 POLYGON-OFFGRID_mtp_xfl
374 0 POLYGON-OFFGRID_eep
375 0 POLYGON-OFFGRID_xflay_all
376 0 POLYGON-OFFGRID_devmark
377 0 POLYGON-OFFGRID_dticext
378 0 POLYGON-OFFGRID_blkp1
379 0 POLYGON-OFFGRID_blkm1
380 0 POLYGON-OFFGRID_blkm2
381 0 POLYGON-OFFGRID_blkm3
382 0 POLYGON-OFFGRID_blkm4
383 0 POLYGON-OFFGRID_blkmt
384 0 POLYGON-OFFGRID_blkml
385 0 POLYGON-OFFGRID_blkall
386 0 POLYGON-OFFGRID_lockdg
387 0 POLYGON-OFFGRID_lock1dg
388 0 POLYGON-OFFGRID_lock2dg
389 0 POLYGON-OFFGRID_lockbnCDBA
390 0 POLYGON-OFFGRID_lock1bnCDBA
391 0 POLYGON-OFFGRID_lock2bnCDBA
392 0 POLYGON-OFFGRID_lock3bnCDBA
393 0 POLYGON-OFFGRID_lock4bnCDBA
394 0 POLYGON-OFFGRID_met1_bndCDBA
395 0 POLYGON-OFFGRID_met2_bndCDBA
396 0 POLYGON-OFFGRID_met3_bndCDBA
397 0 POLYGON-OFFGRID_nopim
398 0 POLYGON-OFFGRID_diffnblk
399 0 POLYGON-OFFGRID_polynblk
400 0 PATH-VERTICS-OFFGRID_pad
401 0 PATH-VERTICS-OFFGRID_hwc
402 0 PATH-VERTICS-OFFGRID_nbur
403 0 PATH-VERTICS-OFFGRID_dti
404 0 PATH-VERTICS-OFFGRID_salicide
405 0 PATH-VERTICS-OFFGRID_diff_dg
406 0 PATH-VERTICS-OFFGRID_diff_dyi
407 0 PATH-VERTICS-OFFGRID_pimp
408 0 PATH-VERTICS-OFFGRID_nimp
409 0 PATH-VERTICS-OFFGRID_sblk
410 0 PATH-VERTICS-OFFGRID_nwell
411 0 PATH-VERTICS-OFFGRID_dnwell
412 0 PATH-VERTICS-OFFGRID_pwblk
413 0 PATH-VERTICS-OFFGRID_mvdg
414 0 PATH-VERTICS-OFFGRID_hvpwell
415 0 PATH-VERTICS-OFFGRID_subblk
416 0 PATH-VERTICS-OFFGRID_hvnwell
417 0 PATH-VERTICS-OFFGRID_depl
418 0 PATH-VERTICS-OFFGRID_sci
419 0 PATH-VERTICS-OFFGRID_pws
420 0 PATH-VERTICS-OFFGRID_lvt
421 0 PATH-VERTICS-OFFGRID_pwell4
422 0 PATH-VERTICS-OFFGRID_nzener
423 0 PATH-VERTICS-OFFGRID_pzener
424 0 PATH-VERTICS-OFFGRID_nbase
425 0 PATH-VERTICS-OFFGRID_pbase
426 0 PATH-VERTICS-OFFGRID_ndf
427 0 PATH-VERTICS-OFFGRID_pdf
428 0 PATH-VERTICS-OFFGRID_dnc
429 0 PATH-VERTICS-OFFGRID_dpc
430 0 PATH-VERTICS-OFFGRID_sjnp
431 0 PATH-VERTICS-OFFGRID_sjpn
432 0 PATH-VERTICS-OFFGRID_nbuf
433 0 PATH-VERTICS-OFFGRID_cont
434 0 PATH-VERTICS-OFFGRID_polydg
435 0 PATH-VERTICS-OFFGRID_poly_dyi
436 0 PATH-VERTICS-OFFGRID_met1dg
437 0 PATH-VERTICS-OFFGRID_met1s
438 0 PATH-VERTICS-OFFGRID_met1_dyi
439 0 PATH-VERTICS-OFFGRID_via1
440 0 PATH-VERTICS-OFFGRID_met2dg
441 0 PATH-VERTICS-OFFGRID_met2s
442 0 PATH-VERTICS-OFFGRID_met2_dyi
443 0 PATH-VERTICS-OFFGRID_via2
444 0 PATH-VERTICS-OFFGRID_met3dg
445 0 PATH-VERTICS-OFFGRID_met3s
446 0 PATH-VERTICS-OFFGRID_met3_dyi
447 0 PATH-VERTICS-OFFGRID_via3
448 0 PATH-VERTICS-OFFGRID_met4dg
449 0 PATH-VERTICS-OFFGRID_met4s
450 0 PATH-VERTICS-OFFGRID_met4_dyi
451 0 PATH-VERTICS-OFFGRID_vtpl
452 0 PATH-VERTICS-OFFGRID_mtpldg
453 0 PATH-VERTICS-OFFGRID_mtpl_dyi
454 0 PATH-VERTICS-OFFGRID_vtp
455 0 PATH-VERTICS-OFFGRID_mtpdg
456 0 PATH-VERTICS-OFFGRID_mtps
457 0 PATH-VERTICS-OFFGRID_mtp_dyi
458 0 PATH-VERTICS-OFFGRID_cm
459 0 PATH-VERTICS-OFFGRID_cm2
460 0 PATH-VERTICS-OFFGRID_cm3
461 0 PATH-VERTICS-OFFGRID_cmh
462 0 PATH-VERTICS-OFFGRID_cmh2
463 0 PATH-VERTICS-OFFGRID_cmh3
464 0 PATH-VERTICS-OFFGRID_cm23f
465 0 PATH-VERTICS-OFFGRID_cmh23f
466 0 PATH-VERTICS-OFFGRID_cm34f
467 0 PATH-VERTICS-OFFGRID_cmh34f
468 0 PATH-VERTICS-OFFGRID_cm45f
469 0 PATH-VERTICS-OFFGRID_cmh45f
470 0 PATH-VERTICS-OFFGRID_cm2a
471 0 PATH-VERTICS-OFFGRID_cmh2a
472 0 PATH-VERTICS-OFFGRID_dio_mark
473 0 PATH-VERTICS-OFFGRID_cap_mark
474 0 PATH-VERTICS-OFFGRID_hwc_bs
475 0 PATH-VERTICS-OFFGRID_nwres
476 0 PATH-VERTICS-OFFGRID_hres
477 0 PATH-VERTICS-OFFGRID_mres
478 0 PATH-VERTICS-OFFGRID_respoly
479 0 PATH-VERTICS-OFFGRID_resmet1
480 0 PATH-VERTICS-OFFGRID_resmet2
481 0 PATH-VERTICS-OFFGRID_resmet3
482 0 PATH-VERTICS-OFFGRID_resmet4
483 0 PATH-VERTICS-OFFGRID_resmtpl
484 0 PATH-VERTICS-OFFGRID_resmtp
485 0 PATH-VERTICS-OFFGRID_ram
486 0 PATH-VERTICS-OFFGRID_rom
487 0 PATH-VERTICS-OFFGRID_nvram
488 0 PATH-VERTICS-OFFGRID_flash
489 0 PATH-VERTICS-OFFGRID_otp
490 0 PATH-VERTICS-OFFGRID_mtp_xfl
491 0 PATH-VERTICS-OFFGRID_eep
492 0 PATH-VERTICS-OFFGRID_xflay_all
493 0 PATH-VERTICS-OFFGRID_devmark
494 0 PATH-VERTICS-OFFGRID_dticext
495 0 PATH-VERTICS-OFFGRID_blkp1
496 0 PATH-VERTICS-OFFGRID_blkm1
497 0 PATH-VERTICS-OFFGRID_blkm2
498 0 PATH-VERTICS-OFFGRID_blkm3
499 0 PATH-VERTICS-OFFGRID_blkm4
500 0 PATH-VERTICS-OFFGRID_blkmt
501 0 PATH-VERTICS-OFFGRID_blkml
502 0 PATH-VERTICS-OFFGRID_blkall
503 0 PATH-VERTICS-OFFGRID_lockdg
504 0 PATH-VERTICS-OFFGRID_lock1dg
505 0 PATH-VERTICS-OFFGRID_lock2dg
506 0 PATH-VERTICS-OFFGRID_lockbnCDBA
507 0 PATH-VERTICS-OFFGRID_lock1bnCDBA
508 0 PATH-VERTICS-OFFGRID_lock2bnCDBA
509 0 PATH-VERTICS-OFFGRID_lock3bnCDBA
510 0 PATH-VERTICS-OFFGRID_lock4bnCDBA
511 0 PATH-VERTICS-OFFGRID_met1_bndCDBA
512 0 PATH-VERTICS-OFFGRID_met2_bndCDBA
513 0 PATH-VERTICS-OFFGRID_met3_bndCDBA
514 0 PATH-VERTICS-OFFGRID_nopim
515 0 PATH-VERTICS-OFFGRID_diffnblk
516 0 PATH-VERTICS-OFFGRID_polynblk
517 0 PATH-HALF-WIDTH-OFFGRID_pad
518 0 PATH-HALF-WIDTH-OFFGRID_hwc
519 0 PATH-HALF-WIDTH-OFFGRID_nbur
520 0 PATH-HALF-WIDTH-OFFGRID_dti
521 0 PATH-HALF-WIDTH-OFFGRID_salicide
522 0 PATH-HALF-WIDTH-OFFGRID_diff_dg
523 0 PATH-HALF-WIDTH-OFFGRID_diff_dyi
524 0 PATH-HALF-WIDTH-OFFGRID_pimp
525 0 PATH-HALF-WIDTH-OFFGRID_nimp
526 0 PATH-HALF-WIDTH-OFFGRID_sblk
527 0 PATH-HALF-WIDTH-OFFGRID_nwell
528 0 PATH-HALF-WIDTH-OFFGRID_dnwell
529 0 PATH-HALF-WIDTH-OFFGRID_pwblk
530 0 PATH-HALF-WIDTH-OFFGRID_mvdg
531 0 PATH-HALF-WIDTH-OFFGRID_hvpwell
532 0 PATH-HALF-WIDTH-OFFGRID_subblk
533 0 PATH-HALF-WIDTH-OFFGRID_hvnwell
534 0 PATH-HALF-WIDTH-OFFGRID_depl
535 0 PATH-HALF-WIDTH-OFFGRID_sci
536 0 PATH-HALF-WIDTH-OFFGRID_pws
537 0 PATH-HALF-WIDTH-OFFGRID_lvt
538 0 PATH-HALF-WIDTH-OFFGRID_pwell4
539 0 PATH-HALF-WIDTH-OFFGRID_nzener
540 0 PATH-HALF-WIDTH-OFFGRID_pzener
541 0 PATH-HALF-WIDTH-OFFGRID_nbase
542 0 PATH-HALF-WIDTH-OFFGRID_pbase
543 0 PATH-HALF-WIDTH-OFFGRID_ndf
544 0 PATH-HALF-WIDTH-OFFGRID_pdf
545 0 PATH-HALF-WIDTH-OFFGRID_dnc
546 0 PATH-HALF-WIDTH-OFFGRID_dpc
547 0 PATH-HALF-WIDTH-OFFGRID_sjnp
548 0 PATH-HALF-WIDTH-OFFGRID_sjpn
549 0 PATH-HALF-WIDTH-OFFGRID_nbuf
550 0 PATH-HALF-WIDTH-OFFGRID_cont
551 0 PATH-HALF-WIDTH-OFFGRID_polydg
552 0 PATH-HALF-WIDTH-OFFGRID_poly_dyi
553 0 PATH-HALF-WIDTH-OFFGRID_met1dg
554 0 PATH-HALF-WIDTH-OFFGRID_met1s
555 0 PATH-HALF-WIDTH-OFFGRID_met1_dyi
556 0 PATH-HALF-WIDTH-OFFGRID_via1
557 0 PATH-HALF-WIDTH-OFFGRID_met2dg
558 0 PATH-HALF-WIDTH-OFFGRID_met2s
559 0 PATH-HALF-WIDTH-OFFGRID_met2_dyi
560 0 PATH-HALF-WIDTH-OFFGRID_via2
561 0 PATH-HALF-WIDTH-OFFGRID_met3dg
562 0 PATH-HALF-WIDTH-OFFGRID_met3s
563 0 PATH-HALF-WIDTH-OFFGRID_met3_dyi
564 0 PATH-HALF-WIDTH-OFFGRID_via3
565 0 PATH-HALF-WIDTH-OFFGRID_met4dg
566 0 PATH-HALF-WIDTH-OFFGRID_met4s
567 0 PATH-HALF-WIDTH-OFFGRID_met4_dyi
568 0 PATH-HALF-WIDTH-OFFGRID_vtpl
569 0 PATH-HALF-WIDTH-OFFGRID_mtpldg
570 0 PATH-HALF-WIDTH-OFFGRID_mtpl_dyi
571 0 PATH-HALF-WIDTH-OFFGRID_vtp
572 0 PATH-HALF-WIDTH-OFFGRID_mtpdg
573 0 PATH-HALF-WIDTH-OFFGRID_mtps
574 0 PATH-HALF-WIDTH-OFFGRID_mtp_dyi
575 0 PATH-HALF-WIDTH-OFFGRID_cm
576 0 PATH-HALF-WIDTH-OFFGRID_cm2
577 0 PATH-HALF-WIDTH-OFFGRID_cm3
578 0 PATH-HALF-WIDTH-OFFGRID_cmh
579 0 PATH-HALF-WIDTH-OFFGRID_cmh2
580 0 PATH-HALF-WIDTH-OFFGRID_cmh3
581 0 PATH-HALF-WIDTH-OFFGRID_cm23f
582 0 PATH-HALF-WIDTH-OFFGRID_cmh23f
583 0 PATH-HALF-WIDTH-OFFGRID_cm34f
584 0 PATH-HALF-WIDTH-OFFGRID_cmh34f
585 0 PATH-HALF-WIDTH-OFFGRID_cm45f
586 0 PATH-HALF-WIDTH-OFFGRID_cmh45f
587 0 PATH-HALF-WIDTH-OFFGRID_cm2a
588 0 PATH-HALF-WIDTH-OFFGRID_cmh2a
589 0 PATH-HALF-WIDTH-OFFGRID_dio_mark
590 0 PATH-HALF-WIDTH-OFFGRID_cap_mark
591 0 PATH-HALF-WIDTH-OFFGRID_hwc_bs
592 0 PATH-HALF-WIDTH-OFFGRID_nwres
593 0 PATH-HALF-WIDTH-OFFGRID_hres
594 0 PATH-HALF-WIDTH-OFFGRID_mres
595 0 PATH-HALF-WIDTH-OFFGRID_respoly
596 0 PATH-HALF-WIDTH-OFFGRID_resmet1
597 0 PATH-HALF-WIDTH-OFFGRID_resmet2
598 0 PATH-HALF-WIDTH-OFFGRID_resmet3
599 0 PATH-HALF-WIDTH-OFFGRID_resmet4
600 0 PATH-HALF-WIDTH-OFFGRID_resmtpl
601 0 PATH-HALF-WIDTH-OFFGRID_resmtp
602 0 PATH-HALF-WIDTH-OFFGRID_ram
603 0 PATH-HALF-WIDTH-OFFGRID_rom
604 0 PATH-HALF-WIDTH-OFFGRID_nvram
605 0 PATH-HALF-WIDTH-OFFGRID_flash
606 0 PATH-HALF-WIDTH-OFFGRID_otp
607 0 PATH-HALF-WIDTH-OFFGRID_mtp_xfl
608 0 PATH-HALF-WIDTH-OFFGRID_eep
609 0 PATH-HALF-WIDTH-OFFGRID_xflay_all
610 0 PATH-HALF-WIDTH-OFFGRID_devmark
611 0 PATH-HALF-WIDTH-OFFGRID_dticext
612 0 PATH-HALF-WIDTH-OFFGRID_blkp1
613 0 PATH-HALF-WIDTH-OFFGRID_blkm1
614 0 PATH-HALF-WIDTH-OFFGRID_blkm2
615 0 PATH-HALF-WIDTH-OFFGRID_blkm3
616 0 PATH-HALF-WIDTH-OFFGRID_blkm4
617 0 PATH-HALF-WIDTH-OFFGRID_blkmt
618 0 PATH-HALF-WIDTH-OFFGRID_blkml
619 0 PATH-HALF-WIDTH-OFFGRID_blkall
620 0 PATH-HALF-WIDTH-OFFGRID_lockdg
621 0 PATH-HALF-WIDTH-OFFGRID_lock1dg
622 0 PATH-HALF-WIDTH-OFFGRID_lock2dg
623 0 PATH-HALF-WIDTH-OFFGRID_lockbnCDBA
624 0 PATH-HALF-WIDTH-OFFGRID_lock1bnCDBA
625 0 PATH-HALF-WIDTH-OFFGRID_lock2bnCDBA
626 0 PATH-HALF-WIDTH-OFFGRID_lock3bnCDBA
627 0 PATH-HALF-WIDTH-OFFGRID_lock4bnCDBA
628 0 PATH-HALF-WIDTH-OFFGRID_met1_bndCDBA
629 0 PATH-HALF-WIDTH-OFFGRID_met2_bndCDBA
630 0 PATH-HALF-WIDTH-OFFGRID_met3_bndCDBA
631 0 PATH-HALF-WIDTH-OFFGRID_nopim
632 0 PATH-HALF-WIDTH-OFFGRID_diffnblk
633 0 PATH-HALF-WIDTH-OFFGRID_polynblk
665 0 DNWELL : Not allowed to use
2684 0 Q1NW__NWELL_should_be_contacted_by_NDIFF
2685 0 minority_NWELL_connectors
2686 0 NWELL_soft_connect
2691 0 PTUB_should_be_contacted
2692 0 minority_PTUB_connectors
2693 0 PTUB_soft_connect
2698 0 NDF_should_be_contacted
2699 0 minority_NDF_connectors
2700 0 NDF_soft_connect
2705 0 NBASE_should_be_contacted
2706 0 minority_NBASE_connectors
2707 0 NBASE_soft_connect
2712 0 PDF_should_be_contacted
2713 0 minority_PDF_connectors
2714 0 PDF_soft_connect
2719 0 tiedtub_nbuf_StampErrorFloat
2720 0 tiedtub_nbuf_StampErrorConnect
2721 0 tiedtub_nbuf_StampErrorMult
2736 0 handle_wafer_must_have_same_net
2743 0 handle_wafer_contact_is_necessary
2746 0 PWELL4_should_be_contacted
2747 0 minority_PWELL4_connectors
2748 0 PWELL4_soft_connect
3282 0 B1HW : HWTUB overlap of SUBBLK is not allowed
3283 0 B2HW : NWELL overlap of HWPTUB is not allowed
3286 0 B3HW : HWNTUB and HWPTUB in one HWTUB is not allowed
3287 0 B4HW : HWNTUB without NIMP is not allowed
3288 0 B5HW : HWPTUB without PIMP is not allowed
3295 0 B6HW : HWC overlap of CONT, PWBLK, POLY1, DTI, NBUF, DEPL or LVT is not allowed 
3296 0 B7HW : HWC without DIFF is not allowed
3297 0 B8HW : HWC without TUB is not allowed
3298 0 W1HW : Fixed HWC width = 1.5
3299 0 W1HW : Fixed HWC width = 1.5
3304 0 W2HW : Minimum HWC edge length = 5.0
3306 0 S1HW : Minimum HWC spacing/notch = 6.5
3308 0 E1DFHW : Minimum DIFF enclosure of HWC = 3.0
3309 0 B9HW : HWC overlap of Handle wafer marked bei HWC (VERIFICATION) is not allowed
3315 0 B10HW : When HWC module is used the following layers are not allowed: NDF, PDF, PBASE and NBASE
3319 0 B4DF : When HWC module is used the following devices are not allowed: dfwdnt, dfwdnu, qpv5 and qnv5
3324 0 B4GA : When HWC module is used the following devices are not allowed: nhvta,nhvtb,nhvu,ndhvta,ndhvt,phvta,phvtb and phvu
3340 0 B1NC : DNC is only allowed for dfwdpa, phsj1_#, dpp6, dpp7
3341 0 B2NC : DNC without NWELL is not allowed
3342 0 B3NC : NW_VERIFY overlap of DNC is not allowed
3343 0 W1NC : Minimum DNC width = 0.86
3345 0 S1NC : Minimum DNC spacing/notch = 0.6
3362 0 B1PC : DPC is only allowed for nhsj1_#, dnp7, nisj1_16
3363 0 B2PC : DPC crossing MV edge is not allowed
3365 0 B3PC : DPC overlap of NWELL or PWBLK is not allowed
3366 0 W1PC : Minimum DPC width = 0.6
3368 0 S1PC : Minimum DPC spacing/notch = 0.6
3369 0 S1PCNW : Minimum DPC spacing to NWELL = 1.0
3370 0 B1DT : DTI must form closed rings
3371 0 B4DT : DTI corner is 90 degree
3372 0 W1DT : Fixed DTI width = 1.0
3373 0 W1DT : Fixed DTI width = 1.0
3382 0 W2DT : Minimum FOXDTI width = 0.5
3383 0 S1DT : Minimum DIFFDTI spacing to DTI = 0.5
3385 0 S2DT : Minimum FOXDTI spacing to DTI = 1.0
3386 0 S1DTHW : Minimum DTI spacing to HWC = 4.0
3408 0 B1DTDC : 90 degree DIFFDTI corner (width > 0.5) is not allowed
3411 0 B1NW : NW_VERIFY overlap of DIFF is not allowed
3412 0 B8NW : NW_VERIFY overlap of DTI is not allowed
3413 0 W1NW : Minimum NWELL width = 0.86
3415 0 S1NW : Minimum NWELL spacing/notch = 0.6
3427 0 S2NW : Minimum NWELL spacing (different net) = 1.4
3431 0 S2NW : Minimum NWELL spacing (different net) = 1.4
3445 0 S3NW : Minimum (NWELL AND MV) spacing to NWELL (different net) = 2.0
3450 0 S3NW : Minimum NWELL spacing (different net) = 2.0
3451 0 A1NW : Minimum NWELL area = 1.0
3473 0 W1W7 : Minimum NWELL1_E width = 0.5
3474 0 W1W8 : Minimum PWELL1_E width = 0.5
3475 0 W1W9 : Minimum NWELL2_E width = 0.5
3478 0 W1W10 : Minimum PWELL2_E width = 0.5
3479 0 W1W11 : Minimum NWELL3_E width = 0.5
3480 0 W1W12 : Minimum PWELL3_E width = 0.5
3495 0 W1W1  : Minimum NWELL1 width = 0.86
3496 0 W1W2  : Minimum PWELL1 width = 0.6
3497 0 W1W3  : Minimum NWELL2 width = 0.86
3498 0 W1W4  : Minimum PWELL2 width = 0.6
3499 0 W1W5  : Minimum NWELL3 width = 0.86
3500 0 W1W6  : Minimum PWELL3 width = 0.6
3501 0 B2PB : PWBLK overlap of NWELL is not allowed
3545 0 B3PB : PWBLK overlap of PIMP is not allowed
3550 0 B4PB : ACTIVE crossing PWBLK edge is not allowed
3559 0 B6PB : Only a single rectangular NDIFF inside PWBLK is allowed
3560 0 B6PB : Only a single rectangular NDIFF inside PWBLK is allowed
3561 0 W1PB : Minimum PWBLK width = 0.6
3564 0 S1PB : Minimum PWBLK spacing/notch = 0.86
3566 0 S1PB : Minimum PWBLK spacing/notch = 0.86
3568 0 S2PB : Minimum PWBLK spacing/notch = 0.6
3570 0 E1PBDN : Fixed PWBLK enclosure of NDIFF = 0.12
3578 0 E1PBDN : Fixed PWBLK enclosure of NDIFF = 0.12
3581 0 S1PBDN : Minimum PWBLK spacing to NDIFF = 0.12
3584 0 S1PBDN : Minimum PWBLK spacing to NDIFF = 0.12
3589 0 S1PBNW : Minimum PWBLK spacing to NWELL = 0.86
3592 0 S1PBNW : Minimum PWBLK spacing to NWELL = 0.86
3612 0 B1DF : ACTIVE without NIMP or PIMP is not allowed
3620 0 B3DF : ACTIVE crossing NWELL edge is not allowed
3621 0 W1DF : Minimum DIFF width = 0.22
3625 0 W2DF : Minimum length of coincident NDIFF/PDIFF path edge = 0.42
3627 0 S1DF : Minimum DIFF spacing/notch = 0.28
3630 0 E1NWDP : Minimum NWELL enclosure of PDIFF = 0.43
3631 0 S1DNNW : Minimum NDIFF spacing to NWELL = 0.43
3633 0 E1NWDN : Minimum NWELL enclosure of NDIFF = 0.12
3639 0 E1NWDN : Minimum NWELL enclosure of NDIFF = 0.12
3640 0 S1DPNW : Minimum PDIFF spacing to NWELL = 0.12
3643 0 S2DF : Minimum NDIFF in NWELL spacing to PDIFF in PWELL = 0.36
3644 0 A1DF : Minimum ACTIVE area = 0.202
3645 0 S1DFDT : Minimum DIFF spacing to DTI = 0.5
3646 0 O1DFDT : Minimum DIFF overlap of DTI = 0.5
3648 0 E1DFHW : Minimum DIFF enclosure of HWC = 3.0
3650 0 E1DFDT : Minimum DIFF extension beyond DTI = 0.5
3651 0 W1MV : Minimum MV width = 0.6
3653 0 S1MV : Minimum MV spacing/notch = 0.86
3655 0 E1MVDF : Minimum MV enclosure of ACTIVE = 0.32
3656 0 S1MVDF : Minimum MV spacing to ACTIVE = 0.32
3658 0 E1MVGA : Minimum MV enclosure of GATE = 0.4
3659 0 S1MVGA : Minimum MV spacing to GATE = 0.4
3660 0 B1MV : ACTIVE crossing MV edge is not allowed
3661 0 B2MV : NW_VERIFY crossing MV edge is not allowed
3662 0 S1MVDT : Minimum MV spacing to DTI = 0.7
3663 0 W1P1 : Minimum POLY1 width = 0.18
3666 0 W2P1 : Minimum POLY1 width (for 45 degree bent GATE) = 0.21
3668 0 S1P1 : Minimum POLY1 spacing/notch = 0.25
3669 0 S1P1DF : Minimum POLY1 spacing to ACTIVE = 0.1
3681 0 E1P1GA : Minimum POLY1 extension beyond GATE = 0.22
3684 0 E1DFGA : Minimum DIFF extension beyond GATE = 0.32
3706 0 B1GA : 90 degree bent GATE is not allowed
3731 0 B2GA : Illegal GATE construct
3732 0 B2GA : Illegal GATE construct
3739 0 B1P1 : (POLY1 and SBLK and not (HRES or MRES)) without NIMP or PIMP is not allowed
3740 0 B3P1 : POLY1 overlap of DIFFDTI is not allowed
3741 0 S1GADT : Minimum GATE spacing to DTI = 0.5
3742 0 A1P1 : Minimum POLY1 area = 0.118
3743 0 W1SB : Minimum SBLK width = 0.43
3745 0 S1SB : Minimum SBLK spacing/notch = 0.43
3746 0 S1SBDF : Minimum SBLK spacing to DIFF = 0.22
3748 0 E1SBDF : Minimum SBLK extension beyond ACTIVE = 0.22
3749 0 S1SBP1 : Minimum SBLK spacing to POLY1 = 0.3
3751 0 E1SBP1 : Minimum SBLK extension beyond POLY1 = 0.22
3752 0 S1SBGA : Minimum SBLK spacing to GATE = 0.45
3753 0 O1SBGA : Minimum SBLK overlap of GATE = 0.05
3754 0 S1SBCT : Minimum SBLK spacing to CONT = 0.22
3756 0 E1DFSB : Minimum ACTIVE extension beyond SBLK = 0.22
3757 0 A1SB : Minimum SBLK area = 2.0
3758 0 S1SBDT : Minimum SBLK spacing to DTI = 0.6
3763 0 B1SA : SALICIDE is only allowed inside TUB between multiple DIFFDTI rings
3764 0 B3SA : SALICIDE without DIFF is not allowed
3766 0 B2SA : SALICIDE must connect to DIFFCON
3767 0 W1SA : Minimum SALICIDE width = 0.5
3769 0 S1SA : Minimum SALICIDE spacing/notch = 0.43
3772 0 W1IN : Minimum NIMP width = 0.44
3775 0 S1IN : Minimum NIMP spacing/notch = 0.44
3791 0 E1INDF : Minimum NIMP extension beyond ACTIVE = 0.18
3793 0 E1INDF : Minimum NIMP extension beyond ACTIVE = 0.18
3811 0 E2INDF : Minimum NIMP extension beyond ACTIVE (in NWELL) = 0.02
3812 0 O1INDF : Minimum ACTIVE overlap of NIMP = 0.23
3814 0 E1DNP1 : Minimum NDIFF extension beyond POLY1 = 0.32
3815 0 S1INDP : Minimum NIMP spacing to PDIFF = 0.1
3819 0 S2INDP : Minimum NIMP spacing to PDIFF (in NWELL) = 0.26
3825 0 S3INDP : Minimum NIMP spacing to PDIFF = 0.18
3827 0 E1INDN : Minimum NIMP extension beyond POLY1/NDIFF in direction of POLY1 = 0.35
3828 0 A1IN : Minimum NIMP area = 0.3844
3829 0 B1IPIN : PIMP overlap of NIMP is not allowed
3832 0 W1IP : Minimum PIMP width = 0.44
3835 0 S1IP : Minimum PIMP spacing/notch = 0.44
3850 0 E1IPDF : Minimum PIMP extension beyond ACTIVE = 0.18
3852 0 E1IPDF : Minimum PIMP extension beyond ACTIVE = 0.18
3870 0 E2IPDF : Minimum PIMP extension beyond ACTIVE (outside NWELL) = 0.02
3871 0 O1IPDF : Minimum ACTIVE overlap of PIMP = 0.23
3873 0 E1DPP1 : Minimum PDIFF extension beyond POLY1 = 0.32
3876 0 S1IPDN : Minimum PIMP spacing to NDIFF (outside NWELL) = 0.26
3877 0 S2IPDN : Minimum PIMP spacing to NDIFF = 0.1
3883 0 S3IPDN : Minimum PIMP spacing to NDIFF = 0.18
3885 0 E1IPDP : Minimum PIMP extension beyond POLY1/PDIFF in direction of POLY1 = 0.35
3886 0 A1IP : Minimum PIMP area = 0.3844
3912 0 B1CT : CONT without NDIFF or PDIFF or POLY1 is not allowed
3913 0 B1CTGA : CONT overlap of GATE is not allowed
3914 0 B1CTSB : CONT overlap of SBLK is not allowed
3916 0 W1CT : Fixed CONT size = 0.22
3918 0 S1CT : Minimum CONT spacing = 0.25
3921 0 S2CT : Minimum CONT spacing = 0.28
3923 0 E1DFCT : Minimum DIFF enclosure of CONT = 0.1
3925 0 S1CTP1 : Minimum CONT spacing to POLY1 = 0.16
3927 0 E1P1CT : Minimum POLY1 enclosure of CONT = 0.1
3929 0 S1CTDF : Minimum CONT spacing to DIFF = 0.2
3940 0 E1CTIP : Minimum PIMP enclosure of DIFFCON = 0.12
3943 0 E1CTIN : Minimum NIMP enclosure of DIFFCON = 0.12
3945 0 E2CTIP : Minimum PIMP enclosure of DIFFCON = 0.1
3947 0 E2CTIN : Minimum NIMP enclosure of DIFFCON = 0.1
3949 0 S1CTDT : Minimum DIFFCON spacing to DTI = 0.14
3950 0 B1CTDT : DIFFCON overlap DTI is not allowed
3953 0 S2CTDT : Minimum DIFFCON spacing to DTI corner = 0.5
3954 0 S1CTHW : Minimum CONT spacing to HWC = 3.5
3955 0 B1CTM1 : CONT must be covered by MET1
4149 0 W1M1 : Minimum MET1 width = 0.23
4151 0 S1M1 : Minimum MET1 spacing/notch = 0.23
4152 0 S2M1 : Minimum MET1 spacing to WIDE_MET1 = 0.6
4154 0 E1M1CT : Minimum MET1 enclosure of CONT = 0.005
4160 0 E2M1CT : Minimum MET1 enclosure of CONT = 0.06
4161 0 A1M1 : Minimum MET1 area = 0.202
4163 0 B1M1 : All MET1 tracks > 35um wide to be slotted (except Pads)
4164 0 W2M1 : Minimum M1SLOT width = 0.6
4165 0 W3M1 : Minimum M1SLOT length = 20.0
4167 0 S3M1 : Minimum M1SLOT spacing/notch = 10.0
4169 0 E1M1M1 : Minimum MET1 enclosure of M1SLOT = 10.0
4170 0 E1M1M1 : M1SLOT without MET1 is not allowed
4173 0 B1V1 : VIA1 must be covered by MET1 and MET2
4175 0 W1V1 : Fixed VIA1 size = 0.26
4177 0 S1V1 : Minimum VIA1 spacing = 0.26
4179 0 E1M1V1 : Minimum MET1 enclosure of VIA1 = 0.01
4185 0 E2M1V1 : Minimum MET1 enclosure of VIA1 = 0.06
4187 0 E1M2V1 : Minimum MET2 enclosure of VIA1 = 0.01
4193 0 E2M2V1 : Minimum MET2 enclosure of VIA1 = 0.06
4387 0 W1M2 : Minimum MET2 width = 0.28
4389 0 S1M2 : Minimum MET2 spacing/notch = 0.28
4390 0 S2M2 : Minimum MET2 spacing to WIDE_MET2 = 0.6
4391 0 A1M2 : Minimum MET2 area = 0.202
4393 0 B1M2 : All MET2 tracks > 35um wide to be slotted (except Pads)
4394 0 W2M2 : Minimum M2SLOT width = 0.6
4395 0 W3M2 : Minimum M2SLOT length = 20.0
4397 0 S3M2 : Minimum M2SLOT spacing/notch = 10.0
4398 0 S1M2M1 : Minimum M2SLOT spacing to M1SLOT = 2.0
4400 0 E1M2M2 : Minimum MET2 enclosure of M2SLOT = 10.0
4401 0 E1M2M2 : M2SLOT without MET2 is not allowed
4402 0 S1M2M1 : M2SLOT overlap of M1SLOT is not allowed
4405 0 B1V2 : VIA2 must be covered by MET2 and MET3
4407 0 W1V2 : Fixed VIA2 size = 0.26
4409 0 S1V2 : Minimum VIA2 spacing = 0.26
4411 0 E1M2V2 : Minimum MET2 enclosure of VIA2 = 0.01
4417 0 E2M2V2 : Minimum MET2 enclosure of VIA2 = 0.06
4419 0 E1M3V2 : Minimum MET3 enclosure of VIA2 = 0.01
4425 0 E2M3V2 : Minimum MET3 enclosure of VIA2 = 0.06
4619 0 W1M3 : Minimum MET3 width = 0.28
4621 0 S1M3 : Minimum MET3 spacing/notch = 0.28
4622 0 S2M3 : Minimum MET3 spacing to WIDE_MET3 = 0.6
4623 0 A1M3 : Minimum MET3 area = 0.202
4625 0 B1M3 : All MET3 tracks > 35um wide to be slotted (except Pads)
4626 0 W2M3 : Minimum M3SLOT width = 0.6
4627 0 W3M3 : Minimum M3SLOT length = 20.0
4629 0 S3M3 : Minimum M3SLOT spacing/notch = 10.0
4630 0 S1M3M2 : Minimum M3SLOT spacing to M2SLOT = 2.0
4632 0 E1M3M3 : Minimum MET3 enclosure of M3SLOT = 10.0
4633 0 E1M3M3 : M3SLOT without MET3 is not allowed
4634 0 S1M3M2 : M3SLOT overlap of M2SLOT is not allowed
4637 0 B1V3 : VIA3 must be covered by MET3 and MET4
4639 0 W1V3 : Fixed VIA3 size = 0.26
4641 0 S1V3 : Minimum VIA3 spacing = 0.26
4643 0 E1M3V3 : Minimum MET3 enclosure of VIA3 = 0.01
4649 0 E2M3V3 : Minimum MET3 enclosure of VIA3 = 0.06
4651 0 E1M4V3 : Minimum MET4 enclosure of VIA3 = 0.01
4657 0 E2M4V3 : Minimum MET4 enclosure of VIA3 = 0.06
4851 0 W1M4 : Minimum MET4 width = 0.28
4853 0 S1M4 : Minimum MET4 spacing/notch = 0.28
4854 0 S2M4 : Minimum MET4 spacing to WIDE_MET4 = 0.6
4855 0 A1M4 : Minimum MET4 area = 0.202
4857 0 B1M4 : All MET4 tracks > 35um wide to be slotted (except Pads)
4858 0 W2M4 : Minimum M4SLOT width = 0.6
4859 0 W3M4 : Minimum M4SLOT length = 20.0
4861 0 S3M4 : Minimum M4SLOT spacing/notch = 10.0
4862 0 S1M4M3 : Minimum M4SLOT spacing to M3SLOT = 2.0
4864 0 E1M4M4 : Minimum MET4 enclosure of M4SLOT = 10.0
4865 0 E1M4M4 : M4SLOT without MET4 is not allowed
4866 0 S1M4M3 : M4SLOT overlap of M3SLOT is not allowed
4868 0 W1VT : Fixed VIATP size = 0.36
4870 0 S1VT : Minimum VIATP spacing = 0.35
4872 0 E1MTVT : Minimum METTP enclosure of VIATP = 0.09
4873 0 B1VT : VIATP must be covered by METTP
4874 0 B1VTM4 : VIATP must be covered by MET4
4876 0 E1M4VT : Minimum MET4 enclosure of VIATP = 0.01
4882 0 E2M4VT : Minimum MET4 enclosure of VIATP = 0.06
5076 0 W1MT : Minimum METTP width = 0.44
5078 0 S1MT : Minimum METTP spacing/notch = 0.46
5079 0 S2MT : Minimum METTP spacing to WIDE_METTP = 0.6
5080 0 A1MT : Minimum METTP area = 0.562
5082 0 B1MT : All METTP tracks > 35um wide to be slotted (except Pads)
5083 0 W2MT : Minimum MTPSLOT width = 0.6
5084 0 W3MT : Minimum MTPSLOT length = 20.0
5086 0 S3MT : Minimum MTPSLOT spacing/notch = 10.0
5088 0 E1MTMT : Minimum METTP enclosure of MTPSLOT = 10.0
5089 0 E1MTMT : MTPSLOT without METTP is not allowed
5090 0 S1MTM4 : Minimum MTPSLOT spacing to M4SLOT = 2.0
5091 0 S1MTM4 : MTPSLOT overlap M4SLOT is not allowed
5092 0 B1VL : VIATPL must be covered by METTPL
5094 0 W1VL : Fixed VIATPL size = 0.5
5096 0 S1VL : Minimum VIATPL spacing = 0.45
5098 0 E1MLVL : Minimum METTPL enclosure of VIATPL = 0.5
5099 0 B1VLMT : VIATPL must be covered by METTP
5101 0 E1MTVL : Minimum METTP enclosure of VIATPL = 0.5
5103 0 B1ML : METTPL tracks > 35.0 are not allowed (except Pads)
5104 0 W1ML : Minimum METTPL width = 3.0
5106 0 S1ML : Minimum METTPL spacing/notch = 2.5
5107 0 A1ML : Minimum METTPL area = 10.0
5111 0 A2ML : Minimum METTPL enclosed area = 18.0
5113 0 W1IB : Minimum NOPIM width = 60.0
5115 0 S1IB : Minimum NOPIM spacing/notch = 20.0
5116 0 S1IBPA : Minimum NOPIM spacing to PAD = 40.0
5134 0 B4PA : PAD without METTPL is not allowed
5136 0 E1MLPA : Minimum METTPL enclosure of PAD = 2.0
5137 0 W1PA : Minimum PAD width = 15.0
5139 0 S1PA : Minimum PAD spacing/notch = 7.0
5140 0 S1PADT : Minimum PAD spacing to DTI = 2.0
5143 0 B2PA : PAD overlap of DIFF, POLY1 or DTI is not allowed
5144 0 Q1PA : Minimum recommended bond PAD width = 53.0
5145 0 S1PADF : Minimum PAD spacing to DIFF = 5.0
5146 0 S1PAP1 : Minimum PAD spacing to POLY1 = 5.0
5152 0 S1PAM1 : Minimum PAD spacing to MET1 (different net) = 5.0
5158 0 S1PAM2 : Minimum PAD spacing to MET2 (different net) = 5.0
5160 0 E1M1PA : Minimum MET1 enclosure of PAD = 2.0
5161 0 E1M1PA : Minimum MET1 enclosure of PAD = 2.0
5163 0 E1M2PA : Minimum MET2 enclosure of PAD = 2.0
5164 0 E1M2PA : Minimum MET2 enclosure of PAD = 2.0
5166 0 S2V1 : Minimum VIA1 spacing = 0.45
5168 0 E3M1V1 : Minimum MET1 and MET2 enclosure of VIA1 = 3.0
5170 0 E3M1V1 : Minimum MET1 and MET2 enclosure of VIA1 = 3.0
5176 0 S1PAM3 : Minimum PAD spacing to MET3 (different net) = 5.0
5178 0 E1M3PA : Minimum MET3 enclosure of PAD = 2.0
5179 0 E1M3PA : Minimum MET3 enclosure of PAD = 2.0
5181 0 S2V2 : Minimum VIA2 spacing = 0.45
5182 0 S1V2V1 : Minimum VIA2 spacing to VIA1 = 0.13
5183 0 S1V2V1 : Minimum VIA2 spacing to VIA1 = 0.13
5185 0 E3M2V2 : Minimum MET2 and MET3 enclosure of VIA2 = 3.0
5187 0 E3M2V2 : Minimum MET2 and MET3 enclosure of VIA2 = 3.0
5193 0 S1PAM4 : Minimum PAD spacing to MET4 (different net) = 5.0
5195 0 E1M4PA : Minimum MET4 enclosure of PAD = 2.0
5196 0 E1M4PA : Minimum MET4 enclosure of PAD = 2.0
5198 0 S2V3 : Minimum VIA3 spacing = 0.45
5199 0 S1V3V2 : Minimum VIA3 spacing to VIA2 = 0.13
5200 0 S1V3V2 : Minimum VIA3 spacing to VIA2 = 0.13
5202 0 E3M3V3 : Minimum MET3 and MET4 enclosure of VIA3 = 3.0
5204 0 E3M3V3 : Minimum MET3 and MET4 enclosure of VIA3 = 3.0
5210 0 S1PAML : Minimum PAD spacing to METTPL (different net) = 5.0
5212 0 E2MLVL : Minimum METTPL enclosure of VIATPL = 3.0
5214 0 E2MTVL : Minimum METTP enclosure of VIATPL = 3.0
5215 0 S1VTV3 : Minimum VIATP spacing to VIA3 = 0.06
5216 0 S1VTV3 : Minimum VIATP spacing to VIA3 = 0.06
5218 0 E3M4VT : Minimum MET4 enclosure of VIATP = 3.0
5223 0 R1V1PA : Minimum ratio of VIA1 (in pad) area to PAD area = 5%
5228 0 R1VTPA : Minimum ratio of VIATP (in pad) area to PAD area = 5%
5233 0 R1V2PA : Minimum ratio of VIA2 (in pad) area to PAD area = 5%
5238 0 R1V3PA : Minimum ratio of VIA3 (in pad) area to PAD area = 5%
5243 0 R1VLPA : Minimum ratio of VIATPL (in pad) area to PAD area = 5%
5244 0 B15PA : Probe PAD with VIATPL is not allowed
5245 0 S1PAVL : Minimum PAD spacing to VIATPL = 2.0
5278 0 B3CM : CAPM is not allowed when CAPM23F, CAPM34F, CAPM45F, CAPMH, CAPMH23F, CAPMH34F, CAPMH45F, CAPM2, CAPM2A, CAPMH2, CAPMH2A, CAPM3 or CAPMH3 is present
5279 0 B1CM : CAPM without BM is not allowed
5280 0 W1CM : Minimum CAPM width = 2.0
5281 0 W2CM : Maximum CAPM bounding box size = 30.0 x 30.0
5283 0 S1CM : Minimum CAPM spacing/notch = 1.5
5284 0 S1CMPA : Minimum CAPM spacing to PAD = 10.0
5285 0 S1CMVT : Minimum CAPM spacing to VIATP = 0.5
5287 0 E1CMVT : Minimum CAPM enclosure of VIATP = 0.3
5288 0 E1CMVT : Minimum CAPM enclosure of VIATP = 0.3
5290 0 E1BMCM : Minimum BM enclosure of CAPM = 0.5
5293 0 E1BMVT : Minimum BM enclosure of VIATP = 0.15
5295 0 E1BMVN : Minimum BM enclosure of VIAn = 0.15
5296 0 S1CMVN : Minimum CAPM spacing to VIAn = 0.5
5298 0 B2CM : CAPM overlap of VIAn or PAD is not allowed
5300 0 S3VT : Minimum VIATP spacing on CAPM = 2.0
5305 0 Q1VT : Recommended minimum ratio of VIATP to CAPM area = 1%
5306 0 B1CH : CAPMH without BM is not allowed
5311 0 B3CH : CAPMH is not allowed when CAPM, CAPM23F, CAPM34F, CAPM45F, CAPM56F, CAPMH23F, CAPMH34F, CAPMH45F, CAPMH56F, CAPM2, CAPM2A, CAPMH2, CAPMH2A, CAPM3 or CAPMH3 is present
5312 0 W1CH : Minimum CAPMH width = 2.0
5313 0 W2CH : Maximum CAPMH bounding box size = 30.0 x 30.0
5315 0 S1CH : Minimum CAPMH spacing/notch = 1.5
5316 0 S1CHPA : Minimum CAPMH spacing to PAD = 10.0
5317 0 S1CHVT : Minimum CAPMH spacing to VIATP = 0.5
5319 0 E1CHVT : Minimum CAPMH enclosure of VIATP = 0.3
5320 0 E1CHVT : Minimum CAPMH enclosure of VIATP = 0.3
5323 0 E2BMVT : Minimum BM enclosure of VIATP = 0.15
5325 0 E1BMCH : Minimum BM enclosure of CAPMH = 0.5
5327 0 E2BMVN : Minimum BM enclosure of VIAn = 0.15
5328 0 S1CHVN : Minimum CAPMH spacing to VIAn = 0.5
5330 0 B2CH : CAPMH overlap of VIAn or PAD is not allowed
5332 0 S4VT : Minimum VIATP spacing on CAPMH = 2.0
5333 0 Q4VT : Recommended minimum ratio of VIATP to CAPMH area = 1%
5339 0 B1DM : CAPM2 is not allowed when CAPM, CAPM23F, CAPM34F, CAPM45F, CAPMH, CAPMH23F, CAPMH34F, CAPMH45F, CAPM2A, CAPMH2, CAPMH2A, CAPM3 or CAPMH3 is present
5342 0 B2DM : CAPM2 must be enclosed by MET2 and MET3
5344 0 B3DM : CAPM2 must not be over VIA1 or PAD
5345 0 B4DM : CAPM2 without VIA2 is not allowed
5346 0 Q1V2 : Recommended minimum ratio of VIA2 to CAPM2 area = 1%
5347 0 W1DM : Minimum CAPM2 width = 2.0
5348 0 W2DM : Maximum CAPM2 bounding box size = 30.0 x 30.0
5350 0 S1DM : Minimum CAPM2 spacing/notch = 1.5
5351 0 S1DMPA : Minimum CAPM2 spacing to PAD = 10.0
5352 0 S1DMV1 : Minimum CAPM2 spacing to VIA1 = 0.5
5353 0 S1DMV2 : Minimum CAPM2 spacing to VIA2 = 0.5
5355 0 E1DMV2 : Minimum CAPM2 enclosure of VIA2 = 0.3
5356 0 E1DMV2 : Minimum CAPM2 enclosure of VIA2 = 0.3
5358 0 E1M2DM : Minimum MET2 enclosure of CAPM2 = 0.5
5360 0 E1M3DM : Minimum MET3 enclosure of CAPM2 = 0.5
5376 0 E3M2V1 : Minimum MET2 enclosure of VIA1 = 0.15
5378 0 E4M2V2 : Minimum MET2 enclosure of VIA2 = 0.15
5380 0 E4M3V2 : Minimum MET3 enclosure of VIA2 = 0.15
5383 0 S3V2 : Minimum VIA2 spacing on CAPM2 = 2.0
5386 0 B7DM : CAPM2 without VIA3 is not allowed
5391 0 B8DM : MET2 and MET4 must be connected (CAPM2 must be enclosed by MET4)
5392 0 Q1V3 : Recommended minimum ratio of VIA3 to CAPM2 area = 1%
5393 0 S1DMV3 : Minimum CAPM2 spacing to VIA3 = 0.5
5395 0 E1DMV3 : Minimum CAPM2 enclosure of VIA3 = 0.3
5396 0 E1DMV3 : Minimum CAPM2 enclosure of VIA3 = 0.3
5399 0 E4M3V3 : Minimum MET3 enclosure of VIA3 = 0.15
5402 0 S3V3 : Minimum VIA3 spacing on CAPM2 = 2.0
5407 0 B1TM : CAPM3 is not allowed when CAPM, CAPM23F, CAPM34F, CAPM45F, CAPMH, CAPMH23F, CAPMH34F, CAPMH45F, CAPM2A, CAPMH2, CAPM2, CAPMH2A or CAPMH3 is present
5412 0 B2TM : CAPM3 must be enclosed by MET2, MET3 and MET4
5414 0 B3TM : CAPM3 must not be over VIA1 or PAD
5417 0 B4TM : CAPM3 without VIA2 or VIA3 is not allowed
5421 0 B5TM : MET2 and MET4 must be connected
5422 0 Q2V2 : Recommended minimum ratio of VIA2 to CAPM3 area = 1%
5423 0 Q2V3 : Recommended minimum ratio of VIA3 to CAPM3 area = 1%
5424 0 W1TM : Minimum CAPM3 width = 2.0
5425 0 W2TM : Maximum CAPM3 bounding box size = 30.0 x 30.0
5427 0 S1TM : Minimum CAPM3 spacing/notch = 1.5
5428 0 S1TMPA : Minimum CAPM3 spacing to PAD = 10.0
5429 0 S1TMV1 : Minimum CAPM3 spacing to VIA1 = 0.5
5430 0 S1TMV2 : Minimum CAPM3 spacing to VIA2 = 0.5
5431 0 S1TMV3 : Minimum CAPM3 spacing to VIA3 = 0.5
5433 0 E1TMV2 : Minimum CAPM3 enclosure of VIA2 = 0.3
5434 0 E1TMV2 : Minimum CAPM3 enclosure of VIA2 = 0.3
5436 0 E1TMV3 : Minimum CAPM3 enclosure of VIA3 = 0.3
5437 0 E1TMV3 : Minimum CAPM3 enclosure of VIA3 = 0.3
5439 0 E1M2TM : Minimum MET2 enclosure of CAPM3 = 0.5
5441 0 E1M3TM : Minimum MET3 enclosure of CAPM3 = 0.5
5443 0 E1M4TM : Minimum MET4 enclosure of CAPM3 = 0.5
5463 0 E4M2V1 : Minimum MET2 enclosure of VIA1 = 0.15
5465 0 E5M2V2 : Minimum MET2 enclosure of VIA2 = 0.15
5467 0 E5M3V2 : Minimum MET3 enclosure of VIA2 = 0.15
5469 0 E5M3V3 : Minimum MET3 enclosure of VIA3 = 0.15
5471 0 E3M4V3 : Minimum MET4 enclosure of VIA3 = 0.15
5474 0 S4V2 : Minimum VIA2 spacing on CAPM3 = 2.0
5477 0 S4V3 : Minimum VIA3 spacing on CAPM3 = 2.0
5478 0 B6TM : CAPM3 without VIATP is not allowed
5483 0 B7TM : MET3 and METTP must be connected (CAPM3 must be enclosed by METTP)
5484 0 Q3VT : Recommended minimum ratio of VIATP to CAPM3 area = 1%
5485 0 S1TMVT : Minimum CAPM3 spacing to VIATP = 0.5
5487 0 E1TMVT : Minimum CAPM3 enclosure of VIATP = 0.3
5488 0 E1TMVT : Minimum CAPM3 enclosure of VIATP = 0.3
5491 0 E4M4VT : Minimum MET4 enclosure of VIATP = 0.15
5494 0 S6VT : Minimum VIATP spacing on CAPM3 = 2.0
5499 0 B1DH : CAPMH2 is not allowed when CAPM, CAPM23F, CAPM34F, CAPM45F, CAPMH, CAPMH23F, CAPMH34F, CAPMH45F, CAPM2, CAPM2A, CAPMH2A, CAPM3 or CAPMH3 is present
5502 0 B2DH : CAPMH2 must be enclosed by MET2 and MET3
5504 0 B3DH : CAPMH2 must not be over VIA1 or PAD
5505 0 B4DH : CAPMH2 without VIA2 is not allowed
5506 0 Q5V2 : Recommended minimum ratio of VIA2 to CAPMH2 area = 1%
5507 0 W1DH : Minimum CAPMH2 width = 2.0
5508 0 W2DH : Maximum CAPMH2 bounding box size = 30.0 x 30.0
5510 0 S1DH : Minimum CAPMH2 spacing/notch = 1.5
5511 0 S1DHPA : Minimum CAPMH2 spacing to PAD = 10.0
5512 0 S1DHV1 : Minimum CAPMH2 spacing to VIA1 = 0.5
5513 0 S1DHV2 : Minimum CAPMH2 spacing to VIA2 = 0.5
5515 0 E1DHV2 : Minimum CAPMH2 enclosure of VIA2 = 0.3
5516 0 E1DHV2 : Minimum CAPMH2 enclosure of VIA2 = 0.3
5518 0 E1M2DH : Minimum MET2 enclosure of CAPMH2 = 0.5
5520 0 E1M3DH : Minimum MET3 enclosure of CAPMH2 = 0.5
5536 0 E3M2V1 : Minimum MET2 enclosure of VIA1 = 0.15
5538 0 E4M2V2 : Minimum MET2 enclosure of VIA2 = 0.15
5540 0 E4M3V2 : Minimum MET3 enclosure of VIA2 = 0.15
5543 0 S7V2 : Minimum VIA2 spacing on CAPMH2 = 2.0
5546 0 B7DH : CAPMH2 without VIA3 is not allowed
5551 0 B8DH : MET2 and MET4 must be connected (CAPMH2 must be enclosed by MET4)
5552 0 Q5V3 : Recommended minimum ratio of VIA3 to CAPMH2 area = 1%
5553 0 S1DHV3 : Minimum CAPMH2 spacing to VIA3 = 0.5
5555 0 E1DHV3 : Minimum CAPMH2 enclosure of VIA3 = 0.3
5556 0 E1DHV3 : Minimum CAPMH2 enclosure of VIA3 = 0.3
5559 0 E4M3V3 : Minimum MET3 enclosure of VIA3 = 0.15
5562 0 S7V3 : Minimum VIA3 spacing on CAPMH2 = 2.0
5567 0 B1TH : CAPMH3 is not allowed when CAPM, CAPM23F, CAPM34F, CAPM45F, CAPMH, CAPMH23F, CAPMH34F, CAPMH45F, CAPM2, CAPM2A, CAPMH2, CAPMH2A or CAPM3 is present
5572 0 B2TH : CAPMH3 must be enclosed by MET2, MET3 and MET4
5574 0 B3TH : CAPMH3 must not be over VIA1 or PAD
5577 0 B4TH : CAPMH3 without VIA2 or VIA3 is not allowed
5581 0 B5TH : MET2 and MET4 must be connected
5582 0 Q6V2 : Recommended minimum ratio of VIA2 to CAPMH3 area = 1%
5583 0 Q6V3 : Recommended minimum ratio of VIA3 to CAPMH3 area = 1%
5584 0 W1TH : Minimum CAPMH3 width = 2.0
5585 0 W2TH : Maximum CAPMH3 bounding box size = 30.0 x 30.0
5587 0 S1TH : Minimum CAPMH3 spacing/notch = 1.5
5588 0 S1THPA : Minimum CAPMH3 spacing to PAD = 10.0
5589 0 S1THV1 : Minimum CAPMH3 spacing to VIA1 = 0.5
5590 0 S1THV2 : Minimum CAPMH3 spacing to VIA2 = 0.5
5591 0 S1THV3 : Minimum CAPMH3 spacing to VIA3 = 0.5
5593 0 E1THV2 : Minimum CAPMH3 enclosure of VIA2 = 0.3
5594 0 E1THV2 : Minimum CAPMH3 enclosure of VIA2 = 0.3
5596 0 E1THV3 : Minimum CAPMH3 enclosure of VIA3 = 0.3
5597 0 E1THV3 : Minimum CAPMH3 enclosure of VIA3 = 0.3
5599 0 E1M2TH : Minimum MET2 enclosure of CAPMH3 = 0.5
5601 0 E1M3TH : Minimum MET3 enclosure of CAPMH3 = 0.5
5603 0 E1M4TH : Minimum MET4 enclosure of CAPMH3 = 0.5
5623 0 E4M2V1 : Minimum MET2 enclosure of VIA1 = 0.15
5625 0 E5M2V2 : Minimum MET2 enclosure of VIA2 = 0.15
5627 0 E5M3V2 : Minimum MET3 enclosure of VIA2 = 0.15
5629 0 E5M3V3 : Minimum MET3 enclosure of VIA3 = 0.15
5631 0 E3M4V3 : Minimum MET4 enclosure of VIA3 = 0.15
5634 0 S8V2 : Minimum VIA2 spacing on CAPMH3 = 2.0
5637 0 S8V3 : Minimum VIA3 spacing on CAPMH3 = 2.0
5638 0 B6TH : CAPMH3 without VIATP is not allowed
5643 0 B7TH : MET3 and METTP must be connected (CAPMH3 must be enclosed by METTP)
5644 0 Q6VT : Recommended minimum ratio of VIATP to CAPMH3 area = 1%
5645 0 S1THVT : Minimum CAPMH3 spacing to VIATP = 0.5
5647 0 E1THVT : Minimum CAPMH3 enclosure of VIATP = 0.3
5648 0 E1THVT : Minimum CAPMH3 enclosure of VIATP = 0.3
5651 0 E4M4VT : Minimum MET4 enclosure of VIATP = 0.15
5654 0 S8VT : Minimum VIATP spacing on CAPMH3 = 2.0
5658 0 B3C3 : CAPM23F is not allowed when CAPM, CAPM34F, CAPM45F, CAPMH, CAPMH23F, CAPMH34F, CAPMH45F, CAPM2, CAPM2A, CAPMH2, CAPMH2A, CAPM3 or CAPMH3 is present
5660 0 B2C3 : CAPM23F overlap of VIA1 or PAD is not allowed
5661 0 B1C3 : CAPM23F without MET2 is not allowed
5662 0 W1C3 : Minimum CAPM23F width = 2.0
5663 0 W2C3 : Maximum CAPM23F bounding box size = 30.0 x 30.0
5665 0 S1C3 : Minimum CAPM23F spacing/notch = 1.5
5666 0 S1C3PA : Minimum CAPM23F spacing to PAD = 10.0
5667 0 S1C3V1 : Minimum CAPM23F spacing to VIA1 = 0.5
5668 0 S1C3V2 : Minimum CAPM23F spacing to VIA2 = 0.5
5670 0 E1C3V2 : Minimum CAPM23F enclosure of VIA2 = 0.3
5671 0 E1C3V2 : Minimum CAPM23F enclosure of VIA2 = 0.3
5674 0 E6M2V2 : Minimum MET2 enclosure of VIA2 = 0.15
5676 0 S5V2 : Minimum VIA2 spacing on CAPM23F = 2.0
5677 0 Q3V2 : Recommended minimum ratio of VIA2 to CAPM23F area = 1%
5679 0 E1M2C3 : Minimum MET2 enclosure of CAPM23F = 0.5
5682 0 E5M2V1 : Minimum MET2 enclosure of VIA1 = 0.15
5686 0 B3C4 : CAPM34F is not allowed when CAPM, CAPM23F, CAPM45F, CAPMH, CAPMH23F, CAPMH34F, CAPMH45F, CAPM2, CAPM2A, CAPMH2, CAPMH2A, CAPM3 or CAPMH3 is present
5688 0 B2C4 : CAPM34F overlap of VIA2 or PAD is not allowed
5689 0 B1C4 : CAPM34F without MET3 is not allowed
5690 0 W1C4 : Minimum CAPM34F width = 2.0
5691 0 W2C4 : Maximum CAPM34F bounding box size = 30.0 x 30.0
5693 0 S1C4 : Minimum CAPM34F spacing/notch = 1.5
5694 0 S1C4PA : Minimum CAPM34F spacing to PAD = 10.0
5695 0 S1C4V2 : Minimum CAPM34F spacing to VIA2 = 0.5
5696 0 S1C4V3 : Minimum CAPM34F spacing to VIA3 = 0.5
5698 0 E1C4V3 : Minimum CAPM34F enclosure of VIA3 = 0.3
5699 0 E1C4V3 : Minimum CAPM34F enclosure of VIA3 = 0.3
5702 0 E6M3V3 : Minimum MET3 enclosure of VIA3 = 0.15
5704 0 S5V3 : Minimum VIA3 spacing on CAPM34F = 2.0
5705 0 Q3V3 : Recommended minimum ratio of VIA3 to CAPM34F area = 1%
5707 0 E1M3C4 : Minimum MET3 enclosure of CAPM34F = 0.5
5710 0 E6M3V2 : Minimum MET3 enclosure of VIA2 = 0.15
5714 0 B3C5 : CAPM45F is not allowed when CAPM, CAPM23F, CAPM34F, CAPMH, CAPMH23F, CAPMH34F, CAPMH45F, CAPM2, CAPM2A, CAPMH2, CAPMH2A, CAPM3 or CAPMH3 is present
5715 0 B4C5 : CAPM45F without module MET5 is not allowed
5719 0 B3H3 : CAPMH23F is not allowed when CAPM, CAPM23F, CAPM34F, CAPM45F, CAPMH, CAPMH34F, CAPMH45F, CAPM2, CAPM2A, CAPMH2, CAPMH2A, CAPM3 or CAPMH3 is present
5721 0 B2H3 : CAPMH23F overlap of VIA1 or PAD is not allowed
5722 0 B1H3 : CAPMH23F without MET2 is not allowed
5723 0 W1H3 : Minimum CAPMH23F width = 2.0
5724 0 W2H3 : Maximum CAPMH23F bounding box size = 30.0 x 30.0
5726 0 S1H3 : Minimum CAPMH23F spacing/notch = 1.5
5727 0 S1H3PA : Minimum CAPMH23F spacing to PAD = 10.0
5728 0 S1H3V1 : Minimum CAPMH23F spacing to VIA1 = 0.5
5729 0 S1H3V2 : Minimum CAPMH23F spacing to VIA2 = 0.5
5731 0 E1H3V2 : Minimum CAPMH23F enclosure of VIA2 = 0.3
5732 0 E1H3V2 : Minimum CAPMH23F enclosure of VIA2 = 0.3
5735 0 E7M2V2 : Minimum MET2 enclosure of VIA2 = 0.15
5737 0 S6V2 : Minimum VIA2 spacing on CAPMH23F = 2.0
5738 0 Q4V2 : Recommended minimum ratio of VIA2 to CAPMH23F area = 1%
5740 0 E1M2H3 : Minimum MET2 enclosure of CAPMH23F = 0.5
5743 0 E6M2V1 : Minimum MET2 enclosure of VIA1 = 0.15
5747 0 B3H4 : CAPMH34F is not allowed when CAPM, CAPM23F, CAPM34F, CAPM45F, CAPMH, CAPMH23F, CAPMH45F, CAPM2, CAPM2A, CAPMH2, CAPMH2A, CAPM3 or CAPMH3 is present
5749 0 B2H4 : CAPMH34F overlap of VIA2 or PAD is not allowed
5750 0 B1H4 : CAPMH34F without MET3 is not allowed
5751 0 W1H4 : Minimum CAPMH34F width = 2.0
5752 0 W2H4 : Maximum CAPMH34F bounding box size = 30.0 x 30.0
5754 0 S1H4 : Minimum CAPMH34F spacing/notch = 1.5
5755 0 S1H4PA : Minimum CAPMH34F spacing to PAD = 10.0
5756 0 S1H4V2 : Minimum CAPMH34F spacing to VIA2 = 0.5
5757 0 S1H4V3 : Minimum CAPMH34F spacing to VIA3 = 0.5
5759 0 E1H4V3 : Minimum CAPMH34F enclosure of VIA3 = 0.3
5760 0 E1H4V3 : Minimum CAPMH34F enclosure of VIA3 = 0.3
5763 0 E7M3V3 : Minimum MET3 enclosure of VIA3 = 0.15
5765 0 S6V3 : Minimum VIA3 spacing on CAPMH34F = 2.0
5766 0 Q4V3 : Recommended minimum ratio of VIA3 to CAPMH34F area = 1%
5768 0 E1M3H4 : Minimum MET3 enclosure of CAPMH34F = 0.5
5771 0 E7M3V2 : Minimum MET3 enclosure of VIA2 = 0.15
5775 0 B3H5 : CAPMH45F is not allowed when CAPM, CAPM23F, CAPM34F, CAPM45F, CAPMH, CAPMH23F, CAPMH34F, CAPM2, CAPM2A, CAPMH2, CAPMH2A, CAPM3 or CAPMH3 is present
5776 0 B4H5 : CAPMH45F without module MET5 is not allowed
5781 0 B1D3 : CAPM2A is not allowed when CAPM, CAPM23F, CAPM34F, CAPM45F, CAPM2, CAPM3, CAPMH, CAPMH23F, CAPMH34F, CAPMH45F, CAPMH2, CAPMH2A or CAPMH3 is present
5784 0 B2D3 : CAPM2A must be enclosed by MET3 and MET4
5786 0 B3D3 : CAPM2A must not be over VIA2 or PAD
5787 0 B4D3 : CAPM2A without VIA3 is not allowed
5788 0 Q7V3 : Recommended minimum ratio of VIA3 to CAPM2A area = 1%
5789 0 W1D3 : Minimum CAPM2A width = 2.0
5790 0 W2D3 : Maximum CAPM2A bounding box size = 30.0 x 30.0
5792 0 S1D3 : Minimum CAPM2A spacing/notch = 1.5
5793 0 S1D3PA : Minimum CAPM2A spacing to PAD = 10.0
5794 0 S1D3V2 : Minimum CAPM2A spacing to VIA2 = 0.5
5795 0 S1D3V3 : Minimum CAPM2A spacing to VIA3 = 0.5
5797 0 E1D3V3 : Minimum CAPM2A enclosure of VIA3 = 0.3
5798 0 E1D3V3 : Minimum CAPM2A enclosure of VIA3 = 0.3
5800 0 E1M3D3 : Minimum MET3 enclosure of CAPM2A = 0.5
5802 0 E1M4D3 : Minimum MET4 enclosure of CAPM2A = 0.5
5818 0 E3M3V2 : Minimum MET3 enclosure of VIA2 = 0.15
5820 0 E8M3V3 : Minimum MET3 enclosure of VIA3 = 0.15
5822 0 E4M4V3 : Minimum MET4 enclosure of VIA3 = 0.15
5825 0 S9V3 : Minimum VIA3 spacing on CAPM2A = 2.0
5828 0 B5D3 : CAPM2A without VIATP is not allowed
5833 0 B6D3 : MET3 and METTP must be connected (CAPM2A must be enclosed by METTP)
5834 0 Q7VT : Recommended minimum ratio of VIATP to CAPM2A area = 1%
5835 0 S1D3VT : Minimum CAPM2A spacing to VIATP = 0.5
5837 0 E1D3VT : Minimum CAPM2A enclosure of VIATP = 0.3
5838 0 E1D3VT : Minimum CAPM2A enclosure of VIATP = 0.3
5841 0 E5M4VT : Minimum MET4 enclosure of VIATP = 0.15
5844 0 S2VT : Minimum VIATP spacing on CAPM2A = 2.0
5849 0 B1K3 : CAPMH2A is not allowed when CAPM, CAPM23F, CAPM34F, CAPM45F, CAPM2, CAPM3, CAPMH, CAPMH23F, CAPMH34F, CAPMH45F, CAPMH2, CAPM2A or CAPMH3 is present
5852 0 B2K3 : CAPMH2A must be enclosed by MET3 and MET4
5854 0 B3K3 : CAPMH2A must not be over VIA2 or PAD
5855 0 B4K3 : CAPMH2A without VIA3 is not allowed
5856 0 Q8V3 : Recommended minimum ratio of VIA3 to CAPMH2A area = 1%
5857 0 W1K3 : Minimum CAPMH2A width = 2.0
5858 0 W2K3 : Maximum CAPMH2A bounding box size = 30.0 x 30.0
5860 0 S1K3 : Minimum CAPMH2A spacing/notch = 1.5
5861 0 S1K3PA : Minimum CAPMH2A spacing to PAD = 10.0
5862 0 S1K3V2 : Minimum CAPMH2A spacing to VIA2 = 0.5
5863 0 S1K3V3 : Minimum CAPMH2A spacing to VIA3 = 0.5
5865 0 E1K3V3 : Minimum CAPMH2A enclosure of VIA3 = 0.3
5866 0 E1K3V3 : Minimum CAPMH2A enclosure of VIA3 = 0.3
5868 0 E1M3K3 : Minimum MET3 enclosure of CAPMH2A = 0.5
5870 0 E1M4K3 : Minimum MET4 enclosure of CAPMH2A = 0.5
5886 0 E8M3V2 : Minimum MET3 enclosure of VIA2 = 0.15
5888 0 E9M3V3 : Minimum MET3 enclosure of VIA3 = 0.15
5890 0 E5M4V3 : Minimum MET4 enclosure of VIA3 = 0.15
5893 0 S10V3 : Minimum VIA3 spacing on CAPMH2A = 2.0
5896 0 B5K3 : CAPMH2A without VIATP is not allowed
5901 0 B6K3 : MET3 and METTP must be connected (CAPMH2A must be enclosed by METTP)
5902 0 Q8VT : Recommended minimum ratio of VIATP to CAPMH2A area = 1%
5903 0 S1K3VT : Minimum CAPMH2A spacing to VIATP = 0.5
5905 0 E1K3VT : Minimum CAPMH2A enclosure of VIATP = 0.3
5906 0 E1K3VT : Minimum CAPMH2A enclosure of VIATP = 0.3
5909 0 E6M4VT : Minimum MET4 enclosure of VIATP = 0.15
5912 0 S9VT : Minimum VIATP spacing on CAPMH2A = 2.0
5939 0 B1NB : NBUR without HVNWELL is not allowed
5940 0 W1NB : Minimum NBUR width = 1.0
5942 0 S1NB : Minimum NBUR spacing/notch = 2.0
5945 0 B1HN : HVNWELL must be surrounded by DTI
5946 0 B2HN : HVNWELL without NWELL is not allowed
5947 0 W1HN : Minimum HVNWELL width = 1.5
5949 0 W2HN : Minimum HVNWELL_E width = 0.5
5950 0 W1TN : Minimum HWNTUB width = 2.0
5952 0 S1HN : Minimum HVNWELL spacing/notch = 2.0
5954 0 B1HP : HVPWELL overlap NWELL, PWBLK is not allowed
5958 0 B2HP : HVPWELL overlap HVNWELL, SUBBLK, HRES or MRES is not allowed
5966 0 B3HP : HVPWELL overlap of ne,ne5,dn,dn5,rdn,rdn5,rnp1#,rpp1#,rpp1s# or rpp1k1# is not allowed
5967 0 W1HP : Minimum HVPWELL width = 1.5
5969 0 W2HP : Minimum HVPWELL_E width = 0.5
5971 0 S1HP : Minimum HVPWELL spacing/notch = 2.0
5972 0 S1HPHN : Minimum HVPWELL spacing to HVNWELL = 1.5
5973 0 S1HPNW : Minimum HVPWELL spacing to NWELL = 1.0
5974 0 W1HB : Minimum SUBBLK width = 2.0
5976 0 S1HB : Minimum SUBBLK spacing/notch = 1.5
5986 0 W1BS : Minimum SUB width = 1.5
5988 0 W2SB : Minimum SUB_E width = 0.5
5990 0 W2BS : Minimum SUB_E width = 0.5
5992 0 S1BS : Minimum SUB spacing/notch = 2.0
5998 0 B13HB : NWELL in SUBBLK must have same net
6017 0 B1NT : SJNP without PWBLK, SUBBLK and MV is not allowed
6020 0 B8NT : SJNP without DIFF is not allowed
6027 0 B2NT : SJNP overlap of HWTUB, NWELL, HVNWELL, HVPWELL, PIMP, HRES or MRES is not allowed
6032 0 B3NT : SJNP overlap of POLY1 or NIMP is not allowed
6033 0 B4NT : SJNP overlap of SJPN is not allowed
6034 0 W1NT : Minimum SJNP width = 2.0
6036 0 W2NT : Minimum SJNP_E width = 0.5
6038 0 S1NT : Minimum SJNP spacing/notch = 1.5
6039 0 S1NTPT : Minimum SJNP spacing to SJPN = 2.0
6057 0 B1PT : SJPN without PWBLK, SUBBLK and MV is not allowed
6060 0 B6PT : SJPN without DIFF is not allowed
6067 0 B2PT : SJPN overlap of HWTUB, NWELL, HVNWELL, HVPWELL, NIMP, HRES or MRES is not allowed
6088 0 B3PT : SJPN overlap of POLY1 or PIMP is not allowed
6089 0 W1PT : Minimum SJPN width = 2.0
6091 0 W2PT : Minimum SJPN_E width = 0.5
6093 0 S1PT : Minimum SJPN spacing/notch = 1.5
6100 0 B1LV : LVT overlap of MV,DNC,DPC,PWBLK,SUBBLK,HVNWELL or HVPWELL is not allowed
6106 0 B2LV : LVT overlap of rnw,rdn,rdp,qpve,qpvf,qpvg is not allowed
6109 0 E1LVGA : Minimum LVT enclosure of GATE = 0.35
6113 0 E2LVGA : Minimum LVT enclosure of GATE = 0.46
6114 0 S1LVGA : Minimum LVT spacing to GATE = 0.35
6117 0 S2LVGA : Minimum LVT spacing to GATE = 0.46
6118 0 S1LVHN : Minimum LVT spacing to HVNWELL = 1.0
6119 0 S1LVHP : Minimum LVT spacing to HVPWELL = 1.0
6122 0 B1DL : DEPL is only allowed in PWELL2, PWELL4 or NDF
6128 0 B2DL : DEPL overlap of DPC,NBASE,PBASE,PZENER,SJNP or SJPN is not allowed
6129 0 W1DL : Minimum DEPL width = 0.6
6131 0 S1DL : Minimum DEPL spacing/notch = 0.42
6132 0 S1DLGA : Minimum DEPL spacing to GATE = 0.2
6135 0 E1DLGA : Minimum DEPL enclosure of GATE = 0.32
6138 0 E1DLGA : Minimum DEPL enclosure of GATE = 0.32
6139 0 B1PX : PDF is only allowed for phvta,phvtb,phvu
6142 0 B2PX : PDF overlap of DNC,NZENER or PWELL4 is not allowed
6144 0 B3PX : PDF without PWBLK or NWELL is not allowed
6146 0 B4PX : PDF without MV and SUBBLK is not allowed
6147 0 W1PX : Minimum PDF width = 2.0
6149 0 W2PX : Minimum PDF_E width = 0.5
6151 0 S1PX : Minimum PDF spacing/notch = 1.5
6152 0 B1NX : NDF is only allowed for nhvta,nhvtb,nhvu,ndhvt,ndhvta,dfwdnt,dfwdnu
6154 0 B2NX : NDF overlap of PDF or PZENER is not allowed
6157 0 B4NX : NDF without PWBLK, MV and SUBBLK is not allowed
6158 0 W1NX : Minimum NDF width = 2.0
6160 0 W2NX : Minimum NDF_E width = 0.5
6162 0 S1NX : Minimum NDF spacing/notch = 1.0
6178 0 B1P4 : PWELL4 is only allowed for nhvta,nhvtb,nhvu,ndhvt,ndhvta,dfwdnt,dfwdnu,dnpa,dnpati
6183 0 B2P4 : PWELL4 overlap of NWELL,DPC,HVPWELL,SJNP or SJPN is not allowed
6185 0 B4P4 : PWELL4 without MV and SUBBLK is not allowed
6186 0 W1P4 : Minimum PWELL4 width = 1.0
6188 0 W2P4 : Minimum PWELL4_E width = 0.5
6190 0 S1P4 : Minimum PWELL4 spacing/notch = 1.0
6191 0 S1P4DN : Minimum PWELL4 spacing to NDIFF = 0.25
6193 0 E1P4DN : Minimum PWELL4 enclosure of NDIFF = 0.43
6197 0 E1P4DP : Minimum PWELL4 enclosure of PDIFF = 0.25
6198 0 B1QP : PBASE is only allowed for qnv5
6207 0 B2QP : PBASE overlap of DPC,PWBLK,NWELL,PZENER,NDF,PDF,PWELL4 or POLY1 is not allowed
6209 0 B3QP : PBASE without MV and SUBBLK is not allowed
6210 0 W1QP : Minimum PBASE width = 1.0
6212 0 W2QP : Minimum PBASE_E width = 0.5
6214 0 S1QP : Minimum PBASE spacing/notch = 1.0
6215 0 B1QN : NBASE is only allowed for qpv5
6224 0 B2QN : NBASE overlap of DPC,PWBLK,NWELL,PBASE,PZENER,NDF,PDF,PWELL4 or POLY1 is not allowed
6226 0 B3QN : NBASE without MV and SUBBLK is not allowed
6227 0 W1QN : Minimum NBASE width = 1.0
6229 0 W2QN : Minimum NBASE_E width = 0.5
6231 0 S1QN : Minimum NBASE spacing/notch = 1.0
6247 0 B1PZ : PZENER overlap of DPC,NWELL,PWBLK or PWELL4 is not allowed
6249 0 B2PZ : PZENER is only allowed for dza,dzati
6251 0 B3PZ : PZENER without MV and SUBBLK is not allowed
6252 0 W1PZ : Minimum PZENER width = 0.6
6254 0 W2PZ : Minimum PZENER_E width = 0.5
6256 0 S1PZ : Minimum PZENER spacing/notch = 0.6
6258 0 B1NZ : NZENER without NWELL and PDIFF is not allowed
6259 0 B2NZ : NZENER is only allowed for dzbti
6263 0 B3NZ : NZENER overlap of DNC, PZENER, NBUR or HVNWELL is not allowed
6265 0 B4NZ : NZENER without MV and SUBBLK is not allowed
6266 0 W1NZ : Minimum NZENER width = 0.6
6268 0 W2NZ : Minimum NZENER_E width = 0.5
6270 0 S1NZ : Minimum NZENER spacing/notch = 0.6
6274 0 B1NF : NBUF without PWBLK, DIFF, SUBBLK and MV is not allowed
6280 0 B2NF : NBUF overlap of HWTUB,POLY1,NIMP,SJNP,SJPN,DEPL,PWELL4 is not allowed
6281 0 B3NF : NBUF is only allowed for nisj1_16
6282 0 W1NF : Minimum NBUF width = 2.0
6284 0 W2NF : Minimum NBUF_E width = 0.5
6286 0 S1NF : Minimum NBUF spacing/notch = 1.5
6287 0 BDSC : Not allowed to be used by customers
6288 0 BDPS : Not allowed to be used by customers
6419 0 O1SANT : Fixed SALICIDE overlap of SJNP = 3.0
6425 0 O2SANT : Fixed SALICIDE overlap of SJNP = 4.5
6437 0 O3SANT : Fixed SALICIDE overlap of SJNP = 6.0
6443 0 O4SANT : Fixed SALICIDE overlap of SJNP = 6.75
6475 0 O1F1NT : Fixed M1_FPLATE overlap of SJNP = 3.0
6518 0 O1F2NT : Fixed M2_FPLATE overlap SJNP = 3.75
6524 0 O2F2NT : Fixed M2_FPLATE overlap SJNP = 4.0
6530 0 O3F2NT : Fixed M2_FPLATE overlap SJNP = 4.25
6536 0 O4F2NT : Fixed M2_FPLATE overlap SJNP = 4.5
6542 0 O4F2NT : Fixed M2_FPLATE overlap SJNP = 4.5
6548 0 O8F2NT : Fixed M2_FPLATE overlap SJNP = 6.0
6555 0 O8F2NT : Fixed M2_FPLATE overlap SJNP = 6.0
6561 0 O2F3NT : Fixed M3_FPLATE overlap of SJNP = 6.25
6567 0 O3F3NT : Fixed M3_FPLATE overlap of SJNP = 6.75
6574 0 O4F3NT : Fixed M3_FPLATE overlap of SJNP = 6.75
6581 0 O1F3NT : Fixed M3_FPLATE overlap of SJNP = 6.0
6583 0 S2P1DF : Minimum POLY1 spacing to DRAIN DIFF = 0.48
6586 0 E3P1GA : Minimum POLY1 extension beyond GATE = 0.52
6591 0 O1NTGA : Fixed SJNP overlap of GATE = 1.5
6595 0 W1GA : Minimum GATE width = 10.0
6598 0 W26GA : Minimum GATE width = 20.0
6599 0 W11GA : Minimum CHANNEL length = 0.5
6602 0 E3INDF : Minimum NIMP extension beyond SOURCE NDIFF = 0.14
6606 0 E3IPDF : Minimum PIMP extension beyond PDIFF = 0.14
6608 0 S4IPDN : Minimum PIMP spacing to NDIFF = 0.14
6610 0 B6NT : Fixed orientation is 0 degree or 180 degree
6615 0 B6NT : Fixed orientation is 0 degree or 180 degree
6627 0 E1HBNT : Fixed SUBBLK enclosure of SJNP = 0.5
6629 0 S4DF : Fixed DRAIN-EDGE-STI length = 1.0
6646 0 S4DF : Fixed DRAIN-EDGE-STI length = 1.0
6659 0 S2GADT : Fixed GATE spacing to DTI = 0.5
6669 0 S1P1PC : Fixed POLY1 spacing to DPC = 0.2
6676 0 B3MV : nhsj1_# without MV is not allowed
6682 0 S1HPNT : Fixed HVPWELL spacing to SJNP = 0.5
6722 0 E1NTBT : Fixed extension of SJNP beyond TUB = 1.5
6734 0 E2NTBT : Fixed extension of SJNP beyond TUB = 3.0
6859 0 O1SAPT : Fixed SALICIDE overlap of SJPN = 3.0
6865 0 O2SAPT : Fixed SALICIDE overlap of SJPN = 4.5
6877 0 O3SAPT : Fixed SALICIDE overlap of SJPN = 6.0
6883 0 O4SAPT : Fixed SALICIDE overlap of SJPN = 6.25
6901 0 O1F1PT : Fixed M1_FPLATE overlap of SJPN = 3.0
6941 0 O1F2PT : Fixed M2_FPLATE overlap SJPN = 3.75
6947 0 O2F2PT : Fixed M2_FPLATE overlap SJPN = 4.0
6953 0 O3F2PT : Fixed M2_FPLATE overlap SJPN = 4.25
6959 0 O4F2PT : Fixed M2_FPLATE overlap SJPN = 4.5
6965 0 O4F2PT : Fixed M2_FPLATE overlap SJPN = 4.5
6971 0 O2F3PT : Fixed M3_FPLATE overlap of SJPN = 6.25
6977 0 O3F3PT : Fixed M3_FPLATE overlap of SJPN = 6.75
6984 0 O1F3PT : Fixed M3_FPLATE overlap of SJPN = 6.0
6986 0 S3P1DF : Minimum POLY1 spacing to DRAIN DIFF = 0.48
6989 0 E4P1GA :Minimum POLY1 extension beyond GATE = 0.52
6994 0 O1PTGA : Fixed SJPN overlap of GATE = 1.5
6998 0 W2GA : Minimum GATE width = 10.0
7001 0 W26GA : Minimum GATE width = 20.0
7002 0 W12GA : Minimum CHANNEL length = 0.5
7005 0 E4IPDF : Minimum PIMP extension beyond SOURCE PDIFF = 0.14
7015 0 E4INDF : Minimum NIMP extension beyond NDIFF = 0.14
7017 0 S4INDP : Minimum NIMP spacing to PDIFF = 0.14
7019 0 B8PT : Fixed orientation is 0 degree or 180 degree
7024 0 B8PT : Fixed orientation is 0 degree or 180 degree
7028 0 E1HBPT : Fixed SUBBLK enclosure of SJPN = 0.5
7030 0 S5DF : Fixed DRAIN-EDGE-STI length = 1.0
7047 0 S5DF : Fixed DRAIN-EDGE-STI length = 1.0
7060 0 S3GADT : Fixed GATE spacing to DTI = 0.5
7064 0 S1HNPT : Fixed HVNWELL spacing to SJPN = 0.5
7074 0 S1P1NC : Fixed POLY1 spacing to DNC = 0.2
7081 0 B9MV : phsj1_# without MV is not allowed
7103 0 E1PTBT : Fixed extension of SJPN beyond TUB = 1.5
7109 0 E2PTBT : Fixed extension of SJPN beyond TUB = 3.0
7180 0 E1HPBT : Fixed extension of HVPWELL beyond TUB = 1.5
7188 0 E2HPBT : Fixed extension of HVPWELL beyond TUB = 3.0
7193 0 E1HNBT : Fixed extension of HVNWELL beyond TUB = 1.5
7201 0 E2HNBT : Fixed extension of HVNWELL beyond TUB = 3.0
7203 0 B6NT : Fixed orientation is 0 degree or 180 degree
7206 0 B6NT : Fixed orientation is 0 degree or 180 degree
7213 0 B4MV : dfwnsj1_# without MV is not allowed
7217 0 B2NB : dhw# terminal (Cathode/Anode) short is not allowed
7221 0 B4HN : dhw# must be surrounded by HWPTUB
7254 0 B5HN : dhw2a must be surrounded by 2FOXDTI
7263 0 B12HN : dhw2 must be surrounded by 2FOXDTI
7272 0 B9HN : dhw3 must be surrounded by 3FOXDTI
7277 0 B2DT : FOXDTI without PWBLK and SUBBLK is not allowed
7315 0 B3DT : NWELL, DNC, DPC, NIMP, PIMP, HRES, MRES, HVNWELL, HVPWELL, SJNP, SJPN, NBUR over FOXDTI is not allowed
7339 0 O1NBDT : Fixed NBUR overlap of DIFFDTI = 0.5
7340 0 O1NBDT : Fixed NBUR overlap of DIFFDTI = 0.5
7351 0 S2NB : Minimum NBUR spacing (different net) = 23.0
7353 0 S3NB : Minimum NBUR spacing (different net) = 27.0
7355 0 S4NB : Minimum NBUR spacing (different net) = 33.0
7356 0 S6NB : Minimum NBUR spacing to NBUR (dhw2a) = 27.0
7358 0 S7NB : Minimum NBUR spacing to NBUR (dhw2a or dhw2) = 33.0
7360 0 S3DTHW : Minimum DTI spacing to HWC = 5.0
7362 0 S1NBHW : Minimum NBUR spacing to HWC = 19.5
7363 0 S2NBHW : Minimum NBUR spacing to HWC = 23.5
7364 0 S3NBHW : Minimum NBUR spacing to HWC = 29.5
7366 0 W3TN : Minimum HWNTUB width = 5.0
7367 0 W1TP : Minimum HWPTUB width = 7.0
7371 0 W2TP : Minimum HWPTUB width = 9.0
7381 0 B7NT : Cathode NBUR must connect to HWNTUB
7385 0 M_HP : Predefined area must have HVPWELL
7387 0 M_DF : Predefined area must have DIFF
7393 0 M_HB : Predefined area must have SUBBLK
7400 0 M_NB : Predefined area must have NBUR
7403 0 B5NT : DRAIN NBUR must connect to HWNTUB
7407 0 M_HP : Predefined area must have HVPWELL
7435 0 M_PC : Predefined area must have DPC
7465 0 M_DN : Predefined area must have NDIFF
7467 0 M_DP : Predefined area must have PDIFF
7471 0 M_HB : Predefined area must have SUBBLK
7476 0 M_NB : Predefined area must have NBUR
7479 0 B5PT : SOURCE NBUR must connect to HWNTUB
7482 0 M_NW : Predefined area must have NWELL
7484 0 M_NB : Predefined area must have NBUR
7518 0 M_NC : Predefined area must have DNC
7548 0 M_DP : Predefined area must have PDIFF
7550 0 M_DN : Predefined area must have NDIFF
7556 0 M_HB : Predefined area must have SUBBLK
7561 0 M_HP : Predefined area must have HVPWELL
7564 0 B9NT : Collector NBUR must connect to HWNTUB
7575 0 B4NF : Fixed orientation is 0 degree or 180 degree
7580 0 B4NF : Fixed orientation is 0 degree or 180 degree
7587 0 B7MV : nisj1_16 without MV is not allowed
7590 0 W25GA : Fixed CHANNEL length = 1.0
7593 0 W27GA : Minimum GATE width = 20.0
7595 0 S6DF : Fixed Collector-EDGE-STI length = 1.0
7611 0 S6DF : Fixed Collector-EDGE-STI length = 1.0
7615 0 S1HPNT : Fixed HVPWELL spacing to SJNP = 0.5
7619 0 E1HBNT : Fixed SUBBLK enclosure of SJNP = 0.5
7629 0 S1P1PC : Fixed POLY1 spacing to DPC = 0.2
7642 0 S2GADT : Fixed GATE spacing to DTI = 0.5
7644 0 S4P1DF : Minimum POLY1 spacing to Collector DIFF = 0.48
7647 0 E3P1GA : Minimum POLY1 extension beyond GATE = 0.52
7661 0 E3HPBT : Fixed extension of HVPWELL beyond TUB = 4.5
7671 0 E3NTBT : Fixed extension of SJNP beyond TUB = 4.5
7680 0 E1NFBT : Fixed extension of NBUF beyond TUB = 4.5
7685 0 O1NTGA : Fixed SJNP overlap of GATE = 1.5
7703 0 W3IN : Fixed Emitter NDIFF sequment size = 1.0x0.52
7704 0 W4IP : Fixed Emitter PDIFF sequment size = 1.0x0.52
7705 0 M_DN : Predefined area must have NDIFF
7707 0 M_DP : Predefined area must have PDIFF
7715 0 M_IP : Predefined area must have PIMP
7717 0 N_IP : Predefined area must not have PIMP
7718 0 M_NF : Predefined area must have NBUF
7721 0 B5NF : NBUF without MET1, MET2, M3_FPLATE is not allowed
7744 0 O1SANF : Fixed SALICIDE overlap of NBUF = 7.0
7757 0 M_NB : Predefined area must have NBUR
7766 0 N_NB : Predefined area must not have NBUR
7769 0 M_HP : Predefined area must have HVPWELL
7773 0 M_PC : Predefined area must have DPC
7822 0 M_DT : Predefined area must have DTI
7851 0 M_DT : Predefined area must have DTI
7854 0 E5INDF : Minimum NIMP enclosure of ACTIVE = 0.14
7856 0 E5IPDF : Minimum PIMP enclosure of ACTIVE = 0.14
7865 0 B5MV : nmva without MV is not allowed
7874 0 W3GA : Fixed CHANNEL length = 0.5
7877 0 W4GA : Minimum CHANNEL width = 1.0
7881 0 O1NWGA : Fixed NWELL overlap of GATE = 0.3
7891 0 S3DF : Fixed DRAIN-EDGE-STI length = 0.4
7892 0 S1P1DN : Minimum POLY1 spacing to DRAIN NDIFF = 0.2
7895 0 E2P1GA : Minimum POLY1 extension beyond GATE = 0.2
7904 0 E10P1GA : Minimum POLY1 extension beyond GATE = 1.0
7906 0 E3NWDN : Minimum NWELL enclosure of DRAIN NDIFF = 0.5
7919 0 S4GADT : Fixed GATE spacing to DTI = 0.5
7932 0 M_DT : Predefined area must have DTI
7934 0 B8MV : pmva without MV is not allowed
7937 0 W9GA : Fixed CHANNEL length = 0.5
7940 0 W10GA : Minimum CHANNEL width = 1.0
7950 0 S8DF : Fixed DRAIN-EDGE-STI length = 0.4
7952 0 S3P1DP : Minimum POLY1 spacing to DRAIN PDIFF = 0.2
7955 0 E9P1GA : Minimum POLY1 extension beyond GATE = 0.2
7965 0 E11P1GA : Minimum POLY1 extension beyond GATE = 1.0
7975 0 E3NWDP : Minimum NWELL enclosure of SOURCE PDIFF = 0.5
7980 0 O2PWGA : Fixed PWELL overlap of GATE = 0.3
7993 0 S4GADT : Fixed GATE spacing to DTI = 0.5
8007 0 M_DT : Predefined area must have DTI
8026 0 E1HBNW : Fixed SUBBLK enclosure of NWELL = 1.33
8027 0 W4P1 : Minimum GATE length = 0.18
8030 0 W3DF : Minimum GATE width = 0.22
8039 0 W6P1 : Minimum GATE length = 0.22
8050 0 W8P1 : Minimum GATE length = 0.5
8053 0 W8P1 : Minimum GATE length = 0.5
8064 0 B5GA : Only rectangular GATE is allowed
8073 0 W22GA : Minimum GATE length = 2.0
8074 0 W23GA : Minimum GATE width = 2.0
8077 0 W3P1 : Minimum GATE length = 1.0
8080 0 W6DF : Minimum GATE width = 1.0
8082 0 B3GA : Only rectangular GATE inside PWBLK is allowed
8085 0 W18GA : Minimum GATE length = 0.7
8086 0 W19GA : Minimum GATE width = 0.44
8088 0 B2M1 : CONT or VIA1 are not allowed within rm1
8089 0 B2M2 : VIA1 is not allowed within rm2
8090 0 B2MT : VIATP is not allowed within rmtp
8091 0 B4M2 : VIA2 is not allowed within rm2
8092 0 B2M3 : VIA2 is not allowed within rm3
8093 0 B4M3 : VIA3 is not allowed within rm3
8094 0 B2M4 : VIA3 is not allowed within rm4
8095 0 B3M4 : VIATP is not allowed within rm4
8096 0 B3MT : VIATPL is not allowed within rmtp
8097 0 B2ML : VIATPL is not allowed within rmtpl
8114 0 W4DF : Minimum width = 0.42
8115 0 B2CT : CONT is not allowed within rpp1s#
8121 0 W15P1 : Minimum rnp1#, rpp1# width = 0.42
8123 0 E1INP1 : Minimum NIMP extension beyond rnp1# = 0.18
8130 0 E1IPP1 : Minimum PIMP extension beyond rpp1# or rpp1s# = 0.18
8135 0 S1INP1 : Minimum NIMP spacing to rpp1# or rpp1s# = 0.26
8136 0 S1IPP1 : Minimum PIMP spacing to rnp1# = 0.26
8137 0 B4P1 : rnp1_3 crossing NWELL edge is not allowed
8138 0 B6P1 : rnp1_3 overlap of rnw/rnw5 is not allowed
8139 0 B7P1 : rpp1_3 crossing NWELL edge is not allowed
8140 0 B9P1 : rpp1_3 overlap of rnw/rnw5 is not allowed
8141 0 B5P1 : rpp1s_3 crossing NWELL edge is not allowed
8142 0 B8P1 : rpp1s_3 overlap of rnw/rnw5 is not allowed
8143 0 B1MR : MRES overlap of DIFF is not allowed
8144 0 B2MR : MRES without SBLK is not allowed
8145 0 B3MR : MRES overlap of NIMP or PIMP is not allowed
8146 0 W1MR : Minimum MRES width = 0.44
8148 0 S1MR : Minimum MRES spacing/notch = 0.44
8149 0 S1MRDF : Minimum MRES spacing to DIFF = 0.32
8150 0 S1MRP1 : Minimum MRES spacing to POLY1 = 0.32
8151 0 B4MR : HRES overlap of MRES is not allowed
8152 0 B6MR : rpp1k1_3 crossing NWELL edge is not allowed
8153 0 B7MR : rpp1k1_3 overlap of rnw/rnw5 is not allowed
8154 0 B8MR : rpp1k1a_3 crossing NWELL edge is not allowed
8155 0 B9MR : rpp1k1a_3 overlap of rnw/rnw5 is not allowed
8157 0 S6P1DF : Minimum POLY1 sapcing to DIFF = 1.3
8165 0 W16P1 : Minimum rpp1k1# width = 0.42
8169 0 E1MRP1 : Minimum MRES extension beyond rpp1k1# = 0.18
8183 0 E1SBMR : Fixed SBLK extension beyond MRES in direction of POLY1 = 0.22
8187 0 E2IPP1 : Minimum PIMP extension beyond rpp1k1_ext = 0.18
8188 0 E2IPP1 : Minimum PIMP extension beyond rpp1k1_ext = 0.18
8192 0 E3IPP1 : Minimum PIMP extension beyond rpp1k1a_ext = 0.18
8193 0 E3IPP1 : Minimum PIMP extension beyond rpp1k1a_ext = 0.18
8196 0 S3INP1 : Minimum NIMP spacing to rpp1k1 OR rpp1k1_ext = 0.26
8198 0 S4INP1 : Minimum NIMP spacing to rpp1k1a OR rpp1k1_ext = 0.26
8199 0 B1HR : HRES overlap of DIFF is not allowed
8200 0 B2HR : NIMP overlap of rnp1h# (resistor body) is not allowed
8201 0 B3HR : PIMP overlap of HRES is not allowed
8202 0 B4HR : POLY1 crossing HRES edge is not allowed
8203 0 B6HR : NIMP crossing HRES edge is not allowed
8204 0 B7HR : MET1 overlap of rnp1h# (resistor body) is not allowed
8205 0 B10HR : rnp1h_3 crossing NWELL edge is not allowed
8206 0 B11HR : rnp1h_3 overlap of rnw/rnw5 is not allowed
8207 0 W1HR : Minimum HRES width = 0.44
8208 0 W2HR : Minimum rnp1h# width = 0.42
8211 0 W3HR : Minimum rnp1h# length = 5.0
8213 0 S1HR : Minimum HRES spacing/notch = 0.44
8214 0 S1HRDF : Minimum HRES spacing to DIFF = 0.32
8215 0 S1HRP1 : Minimum HRES spacing to POLY1 = 0.32
8216 0 S1HRIN : Minimum HRES spacing to NIMP = 0.44
8217 0 S1HRIP : Minimum HRES spacing to PIMP = 0.44
8219 0 E1HRP1 : Minimum HRES enclosure of POLY1 = 0.18
8223 0 E2INP1 : Minimum NIMP extension beyond POLY1 = 0.18
8224 0 S2INP1 : Minimum NIMP (in SBLK) spacing to rnp1h# = 0.18
8225 0 B5HR : rnp1h# terminal without NIMP is not allowed
8226 0 N_CT : Predefined area must not have CONT
8237 0 B2P1 : pfuse overlap of MET1, MET2, MET3, MET4, METTP or METTPL is not allowed
8240 0 B12P1 : pfuse overlap of SBLK or DIFF is not allowed
8244 0 B13P1 : pfuse without NIMP and BLKALL is not allowed
8245 0 B14P1 : pfuse overlap of DTI is not allowed
8246 0 S1P1DT : Minimum pfuse spacing to DTI = 1.7
8256 0 E1NWP1 : Fixed NWELL enclosure of pfuse = 1.7
8258 0 E1BAP1 : Minimum BLKALL enclosure of pfuse = 1.7
8261 0 E3INP1 : Minimum NIMP enclosure of POLY1 = 0.3
8264 0 S1DFP1 : Minimum DIFF spacing to pfuse = 2.0
8265 0 S2SBP1 : Minimum SBLK spacing to pfuse = 2.0
8266 0 S2P1 : Minimum POLY1 spacing to pfuse = 2.0
8267 0 S1M1P1 : Minimum MET1 spacing to pfuse = 0.8
8268 0 S1M2P1 : Minimum MET2 spacing to pfuse = 0.8
8269 0 S1M3P1 : Minimum MET3 spacing to pfuse = 1.7
8270 0 S1M4P1 : Minimum MET4 spacing to pfuse = 1.7
8271 0 S1MTP1 : Minimum METTP spacing to pfuse = 1.7
8272 0 S1MLP1 : Minimum METTPL spacing to pfuse = 1.7
8280 0 W2NW : Minimum width = 2.0
8290 0 M_DF : Predefined area must have DIFF
8296 0 W3NW : Minimum width = 2.0
8297 0 E2HBNW : Minimum SUBBLK enclosure of NWELL = 1.0
8299 0 E2HBNW : Minimum SUBBLK enclosure of NWELL = 1.0
8349 0 B2NW : DTI ring is required for rxw2ti
8350 0 B3NW : NIMP overlap of rxw2ti (resistor body) is not allowed
8352 0 B4NW : rxw2ti terminal without NIMP is not allowed
8354 0 B5NW : MET1 or MET2 overlap of rxw2ti (resistor body) is not allowed
8361 0 B6MV : rxw2ti without MV is not allowed
8365 0 B7NW : rxw2ti without MET1BLK and MET2BLK is not allowed
8371 0 E1DFNW : Fixed DIFF extension beyond NW_VERIFY = 0.76
8372 0 M_DN : Predefined area must have NDIFF
8405 0 M_SB : Predefined area must have SBLK
8406 0 N_SB : Predefined area must not have SBLK
8408 0 N_NW : Predefined area must not have NWELL
8411 0 E1MVP4 : Minimum MV enclosure of PWELL4 = 0.5
8414 0 E1MVPZ : Minimum MV enclosure of PZENER = 0.5
8417 0 E1HBDN : Minimum SUBBLK enclosure of NDIFF = 1.68
8419 0 M_HB : Predefined area must have SUBBLK
8424 0 M_DT : Predefined area must have DTI
8429 0 M_DT : Predefined area must have DTI
8443 0 M_SB : Predefined area must have SBLK
8445 0 N_SB : Predefined area must not have SBLK
8446 0 M_NZ : Predefined area must have NZENER
8447 0 N_DP : Predefined area must not have PDIFF
8454 0 N_DN : Predefined area must not have NDIFF
8460 0 M_NW : Predefined area must have NWELL
8461 0 M_MV : Predefined area must have MV
8462 0 M_HB : Predefined area must have SUBBLK
8463 0 N_P4 : Predefined area must not have PWELL4
8479 0 M_DT : Predefined area must have DTI
8481 0 M_DP : Predefined area must have PDIFF
8483 0 M_DF : Predefined area must have DIFF
8491 0 S2IN : Minimum NIMP spacing/notch = 0.42
8492 0 W2IP : Minimum PIMP width = 0.42
8494 0 S3IN : Minimum NIMP spacing/notch = 0.42
8495 0 W3IP : Minimum PIMP width = 0.42
8496 0 W5GA : Minimum CHANNEL length = 0.5
8499 0 W6GA : Minimum GATE width = 3.0
8500 0 W17GA : Minimum CHANNEL length = 0.4
8502 0 W7GA : Minimum CHANNEL length = 0.5
8505 0 W8GA : Minimum GATE width = 3.0
8511 0 W15GA : Maximum CHANNEL length = 1.5
8517 0 W16GA : Maximum CHANNEL length = 25.0
8518 0 W20GA : Minimum CHANNEL length = 0.4
8523 0 W21GA : Maximum CHANNEL length = 5.0
8533 0 S5GADT : Fixed GATE spacing to DTI = 0.5
8537 0 E2DNP1 : Minimum NDIFF extension beyond POLY1 = 0.27
8544 0 B10MV : nhvta without MV is not allowed
8551 0 B11HB : nhvta without SUBBLK is not allowed
8568 0 S9DF : Fixed DRAIN-EDGE-STI length = 1.25
8571 0 S2P1DN : Minimum POLY1 spacing to DRAIN NDIFF = 0.65
8588 0 E12P1GA : Fixed POLY1 extension beyond GATE = 1.0
8591 0 E1P1DN : Minimum POLY1 extension beyond NDIFF = 0.6
8593 0 E1NXDN : Minimum NDF enclosure of DRAIN NDIFF = 1.8
8595 0 E1NXDN : Minimum NDF enclosure of DRAIN NDIFF = 1.8
8625 0 E1M1DN : Fixed MET1 enclosure of DRAIN NDIFF = 0.5
8627 0 E1M1DN : Fixed MET1 enclosure of DRAIN NDIFF = 0.5
8634 0 E2M1DN : Fixed MET1 enclosure of DRAIN NDIFF = 2.0
8636 0 E2M1DN : Fixed MET1 enclosure of DRAIN NDIFF = 2.0
8638 0 S7M1 : Minimum MET1 of DRAIN NDIFF spacing to MET1 = 0.28
8650 0 E1PBP1 : Fixed PWBLK enclosure of POLY1 in SOURCE region = 0.18
8654 0 O1NXGA : Fixed NDF overlap of GATE = 0.55
8656 0 M_NX : Predefined area must have NDF
8658 0 N_P4 : Predefined area must not have PWELL4
8666 0 M_DF : Predefined area must have DIFF
8674 0 M_P4 : Predefined area must have PWELL4
8675 0 N_NX : Predefined area must not have NDF
8682 0 B11MV : nhvtb without MV is not allowed
8689 0 B3HB : nhvtb without SUBBLK is not allowed
8706 0 S10DF : Fixed DRAIN-EDGE-STI length = 2.4
8709 0 S3P1DN : Minimum POLY1 spacing to DRAIN NDIFF = 1.55
8726 0 E12P1GA : Fixed POLY1 extension beyond GATE = 1.0
8729 0 E2P1DN : Minimum POLY1 extension beyond NDIFF = 0.85
8731 0 E2NXDN : Minimum NDF enclosure of DRAIN NDIFF = 2.5
8733 0 E2NXDN : Minimum NDF enclosure of DRAIN NDIFF = 2.5
8764 0 E1M1DN : Fixed MET1 enclosure of DRAIN NDIFF = 0.5
8766 0 E1M1DN : Fixed MET1 enclosure of DRAIN NDIFF = 0.5
8767 0 E2M1DN : Fixed MET1 enclosure of DRAIN NDIFF = 2.0
8769 0 E2M1DN : Fixed MET1 enclosure of DRAIN NDIFF = 2.0
8781 0 E2PBP1 : Fixed PWBLK enclosure of POLY1 in SOURCE region = 0.23
8789 0 O1NXP4 : Fixed NDF overlap of PWELL4 = 0.1
8793 0 O2NXGA : Fixed NDF overlap of GATE = 0.65
8819 0 M_NX : Predefined area must have NDF
8823 0 N_P4 : Predefined area must not have PWELL4
8832 0 M_DF : Predefined area must have DIFF
8840 0 M_P4 : Predefined area must have PWELL4
8847 0 B12MV : nhvu without MV is not allowed
8854 0 B4HB : nhvu without SUBBLK is not allowed
8871 0 S11DF : Fixed DRAIN-EDGE-STI length = 4.45
8874 0 S4P1DN : Minimum POLY1 spacing to DRAIN NDIFF = 2.6
8891 0 E12P1GA : Fixed POLY1 extension beyond GATE = 1.0
8895 0 E3P1DN : Minimum POLY1 extension beyond NDIFF = 1.85
8897 0 E2NXDN : Minimum NDF enclosure of DRAIN NDIFF = 2.5
8899 0 E2NXDN : Minimum NDF enclosure of DRAIN NDIFF = 2.5
8930 0 E1M1DN : Fixed MET1 enclosure of DRAIN NDIFF = 0.5
8932 0 E1M1DN : Fixed MET1 enclosure of DRAIN NDIFF = 0.5
8933 0 E2M1DN : Fixed MET1 enclosure of DRAIN NDIFF = 2.0
8935 0 E2M1DN : Fixed MET1 enclosure of DRAIN NDIFF = 2.0
8947 0 E2PBP1 : Fixed PWBLK enclosure of POLY1 in SOURCE region = 0.23
8955 0 O1NXP4 : Fixed NDF overlap of PWELL4 = 0.1
8959 0 O2NXGA : Fixed NDF overlap of GATE = 0.65
8985 0 M_NX : Predefined area must have NDF
8989 0 N_P4 : Predefined area must not have PWELL4
8998 0 M_DF : Predefined area must have DIFF
9006 0 M_P4 : Predefined area must have PWELL4
9010 0 E2DNP1 : Minimum NDIFF extension beyond POLY1 = 0.27
9017 0 B18MV : ndhvt without MV is not allowed
9024 0 B10HB : ndvht without SUBBLK is not allowed
9031 0 B19MV : ndhvta without MV is not allowed
9038 0 B12HB : ndvhta without SUBBLK is not allowed
9065 0 S17DF : Fixed DRAIN-EDGE-STI length = 2.4
9074 0 S7DF : Fixed DRAIN-EDGE-STI length = 1.25
9077 0 S10P1DN : Minimum POLY1 spacing to DRAIN NDIFF = 1.55
9080 0 S7P1DN : Minimum POLY1 spacing to DRAIN NDIFF = 0.65
9097 0 E12P1GA : Fixed POLY1 extension beyond GATE = 1.0
9114 0 E12P1GA : Fixed POLY1 extension beyond GATE = 1.0
9117 0 E2P1DN : Minimum POLY1 extension beyond NDIFF = 0.85
9120 0 E6P1DN : Minimum POLY1 extension beyond NDIFF = 0.6
9122 0 E2NXDN : Minimum NDF enclosure of DRAIN NDIFF = 2.5
9124 0 E2NXDN : Minimum NDF enclosure of DRAIN NDIFF = 2.5
9126 0 E1NXDN : Minimum NDF enclosure of DRAIN NDIFF = 1.8
9128 0 E1NXDN : Minimum NDF enclosure of DRAIN NDIFF = 1.8
9165 0 E1M1DN : Fixed MET1 enclosure of DRAIN NDIFF = 0.5
9167 0 E1M1DN : Fixed MET1 enclosure of DRAIN NDIFF = 0.5
9168 0 E2M1DN : Fixed MET1 enclosure of DRAIN NDIFF = 2.0
9170 0 E2M1DN : Fixed MET1 enclosure of DRAIN NDIFF = 2.0
9195 0 E1M1DN : Fixed MET1 enclosure of DRAIN NDIFF = 0.5
9197 0 E1M1DN : Fixed MET1 enclosure of DRAIN NDIFF = 0.5
9204 0 E2M1DN : Fixed MET1 enclosure of DRAIN NDIFF = 2.0
9206 0 E2M1DN : Fixed MET1 enclosure of DRAIN NDIFF = 2.0
9208 0 S7M1 : Minimum MET1 of DRAIN NDIFF spacing to MET1 = 0.28
9220 0 E2PBP1 : Fixed PWBLK enclosure of POLY1 in SOURCE region = 0.23
9232 0 E1PBP1 : Fixed PWBLK enclosure of POLY1 in SOURCE region = 0.18
9240 0 O1NXP4 : Fixed NDF overlap of PWELL4 = 0.1
9244 0 O2NXGA : Fixed NDF overlap of GATE = 0.65
9248 0 O1NXGA : Fixed NDF overlap of GATE = 0.55
9274 0 M_NX : Predefined area must have NDF
9278 0 N_P4 : Predefined area must not have PWELL4
9287 0 M_DF : Predefined area must have DIFF
9295 0 M_P4 : Predefined area must have PWELL4
9311 0 M_DL : Predefined area must have DEPL
9313 0 M_NX : Predefined area must have NDF
9315 0 N_P4 : Predefined area must not have PWELL4
9323 0 M_DF : Predefined area must have DIFF
9331 0 M_P4 : Predefined area must have PWELL4
9332 0 N_NX : Predefined area must not have NDF
9348 0 M_DL : Predefined area must have DEPL
9355 0 B13MV : dfwdnt without MV is not allowed
9362 0 B5HB : dfwdnt without SUBBLK is not allowed
9381 0 S12DF : Fixed CATHODE-EDGE-STI length = 2.4
9384 0 S5P1DN : Minimum POLY1 spacing to Cathode NDIFF = 1.55
9401 0 E1P1DF : Fixed POLY1 extension beyond ACTIVE = 1.0
9404 0 E4P1DN : Minimum POLY1 extension beyond NDIFF = 0.85
9406 0 E4NXDN : Minimum NDF enclosure of Cathode NDIFF = 2.5
9408 0 E4NXDN : Minimum NDF enclosure of Cathode NDIFF = 2.5
9433 0 O1P1DP : Minimum POLY1 overlap PDIFF = 0.3
9437 0 E1INNX : Fixed NIMP enclosure of NDF = 0.1
9462 0 E3M1DN : Fixed MET1 enclosure of Cathode NDIFF = 0.5
9464 0 E3M1DN : Fixed MET1 enclosure of Cathode NDIFF = 0.5
9465 0 E4M1DN : Fixed MET1 enclosure of Cathode NDIFF = 2.0
9467 0 E4M1DN : Fixed MET1 enclosure of Cathode NDIFF = 2.0
9479 0 E3PBP1 : Fixed PWBLK enclosure of POLY1 in Anode region = 0.23
9487 0 O2NXP4 : Fixed NDF overlap of PWELL4 = 0.1
9491 0 O3NXGA : Fixed NDF overlap of GATE Anode = 0.65
9537 0 S2DFDT : Fixed DIFF spacing to DTI = 0.5
9538 0 M_NX : Predefined area must have NDF
9542 0 N_P4 : Predefined area must not have PWELL4
9546 0 M_P4 : Predefined area must have PWELL4
9553 0 B14MV : dfwdnu without MV is not allowed
9560 0 B6HB : dfwdnu without SUBBLK is not allowed
9579 0 S13DF : Fixed CATHODE-EDGE-STI length = 4.45
9582 0 S6P1DN : Minimum POLY1 spacing to Cathode NDIFF = 2.6
9599 0 E1P1DF : Fixed POLY1 extension beyond ACTIVE = 1.0
9602 0 E5P1DN : Minimum POLY1 extension beyond NDIFF = 1.85
9604 0 E4NXDN : Minimum NDF enclosure of Cathode NDIFF = 2.5
9606 0 E4NXDN : Minimum NDF enclosure of Cathode NDIFF = 2.5
9631 0 O1P1DP : Minimum POLY1 overlap PDIFF = 0.3
9635 0 E1INNX : Fixed NIMP enclosure of NDF = 0.1
9660 0 E3M1DN : Fixed MET1 enclosure of Cathode NDIFF = 0.5
9662 0 E3M1DN : Fixed MET1 enclosure of Cathode NDIFF = 0.5
9663 0 E4M1DN : Fixed MET1 enclosure of Cathode NDIFF = 2.0
9665 0 E4M1DN : Fixed MET1 enclosure of Cathode NDIFF = 2.0
9677 0 E3PBP1 : Fixed PWBLK enclosure of POLY1 in Anode region = 0.23
9685 0 O2NXP4 : Fixed NDF overlap of PWELL4 = 0.1
9689 0 O3NXGA : Fixed NDF overlap of GATE Anode = 0.65
9735 0 S2DFDT : Fixed DIFF spacing to DTI = 0.5
9736 0 M_NX : Predefined area must have NDF
9740 0 N_P4 : Predefined area must not have PWELL4
9744 0 M_P4 : Predefined area must have PWELL4
9747 0 E2P4DP : Minimum PWELL4 enclosure of PDIFF = 0.2
9813 0 N_PB : Predefined area must not have PWBLK
9815 0 M_PB : Predefined area must have PWBLK
9841 0 N_PB : Predefined area must not have PWBLK
9843 0 M_PB : Predefined area must have PWBLK
9869 0 N_PB : Predefined area must not have PWBLK
9871 0 M_PB : Predefined area must have PWBLK
9897 0 N_PB : Predefined area must not have PWBLK
9899 0 M_PB : Predefined area must have PWBLK
9925 0 N_PB : Predefined area must not have PWBLK
9927 0 M_PB : Predefined area must have PWBLK
9954 0 N_PB : Predefined area must not have PWBLK
9956 0 M_PB : Predefined area must have PWBLK
9960 0 S2IP : Minimum PIMP spacing = 0.42
9961 0 W2IN : Minimum NIMP width = 0.42
9962 0 W13GA : Minimum CHANNEL length = 0.5
9965 0 W14GA : Minimum GATE width = 3.0
9970 0 W15GA : Maximum CHANNEL length = 1.5
9976 0 W16GA : Maximum CHANNEL length = 25.0
9986 0 S5GADT : Fixed GATE spacing to DTI = 0.5
9993 0 B15MV : phvta without MV is not allowed
10000 0 B7HB : phvta without SUBBLK is not allowed
10017 0 S14DF : Fixed DRAIN-EDGE-STI length = 1.6
10020 0 S1P1DP : Minimum POLY1 spacing to DRAIN PDIFF = 0.7
10037 0 E12P1GA : Fixed POLY1 extension beyond GATE = 1.0
10040 0 E1P1DP : Minimum POLY1 extension beyond PDIFF = 0.9
10042 0 E1PXDP : Minimum PDF enclosure of DRAIN PDIFF = 2.35
10044 0 E1PXDP : Minimum PDF enclosure of DRAIN PDIFF = 2.35
10075 0 E1M1DP : Fixed MET1 enclosure of DRAIN PDIFF = 0.5
10077 0 E1M1DP : Fixed MET1 enclosure of DRAIN PDIFF = 0.5
10078 0 E2M1DP : Fixed MET1 enclosure of DRAIN PDIFF = 2.0
10080 0 E2M1DP : Fixed MET1 enclosure of DRAIN PDIFF = 2.0
10084 0 O1PXGA : Fixed PDF overlap of GATE = 0.75
10092 0 O1PXNW : Fixed PDF overlap of NWELL = 0.1
10118 0 M_PX : Predefined area must have PDF
10122 0 N_NW : Predefined area must not have NWELL
10137 0 M_DF : Predefined area must have DIFF
10145 0 M_NW : Predefined area must have NWELL
10152 0 B16MV : phvtb without MV is not allowed
10159 0 B8HB : phvtb without SUBBLK is not allowed
10176 0 S15DF : Fixed DRAIN-EDGE-STI length = 2.5
10179 0 S2P1DP : Minimum POLY1 spacing to DRAIN PDIFF = 1.4
10196 0 E12P1GA : Fixed POLY1 extension beyond GATE = 1.0
10200 0 E2P1DP : Minimum POLY1 extension beyond PDIFF = 1.1
10202 0 E2PXDP : Minimum PDF enclosure of DRAIN PDIFF = 2.5
10204 0 E2PXDP : Minimum PDF enclosure of DRAIN PDIFF = 2.5
10235 0 E1M1DP : Fixed MET1 enclosure of DRAIN PDIFF = 0.5
10237 0 E1M1DP : Fixed MET1 enclosure of DRAIN PDIFF = 0.5
10238 0 E2M1DP : Fixed MET1 enclosure of DRAIN PDIFF = 2.0
10240 0 E2M1DP : Fixed MET1 enclosure of DRAIN PDIFF = 2.0
10244 0 O1PXGA : Fixed PDF overlap of GATE = 0.75
10252 0 O1PXNW : Fixed PDF overlap of NWELL = 0.1
10278 0 M_PX : Predefined area must have PDF
10282 0 N_NW : Predefined area must not have NWELL
10297 0 M_DF : Predefined area must have DIFF
10305 0 M_NW : Predefined area must have NWELL
10312 0 B17MV : phvu without MV is not allowed
10319 0 B9HB : phvu without SUBBLK is not allowed
10336 0 S16DF : Fixed DRAIN-EDGE-STI length = 3.85
10339 0 S4P1DP : Minimum POLY1 spacing to DRAIN PDIFF = 2.05
10356 0 E12P1GA : Fixed POLY1 extension beyond GATE = 1.0
10360 0 E3P1DP : Minimum POLY1 extension beyond PDIFF = 1.8
10362 0 E2PXDP : Minimum PDF enclosure of DRAIN PDIFF = 2.5
10364 0 E2PXDP : Minimum PDF enclosure of DRAIN PDIFF = 2.5
10395 0 E1M1DP : Fixed MET1 enclosure of DRAIN PDIFF = 0.5
10397 0 E1M1DP : Fixed MET1 enclosure of DRAIN PDIFF = 0.5
10398 0 E2M1DP : Fixed MET1 enclosure of DRAIN PDIFF = 2.0
10400 0 E2M1DP : Fixed MET1 enclosure of DRAIN PDIFF = 2.0
10404 0 O1PXGA : Fixed PDF overlap of GATE = 0.75
10412 0 O1PXNW : Fixed PDF overlap of NWELL = 0.1
10438 0 M_PX : Predefined area must have PDF
10442 0 N_NW : Predefined area must not have NWELL
10457 0 M_DF : Predefined area must have DIFF
10465 0 M_NW : Predefined area must have NWELL
10501 0 M_PB : Predefined area must have PWBLK
10502 0 err_O1NWQP : Fixed NWELL overlap of PBASE = 0.1
10517 0 N_DF : Predefined area must not have DIFF
10519 0 M_NW : Predefined area must have NWELL
10531 0 M_SB : Predefined area must have SBLK
10533 0 N_SB : Predefined area must not have SBLK
10535 0 N_HN : Predefined area must not have HVNWELL
10536 0 M_MV : Predefined area must have MV
10537 0 M_HB : Predefined area must have SUBBLK
10545 0 M_DT : Predefined area must have DTI
10547 0 M_DN : Predefined area must have NDIFF
10555 0 M_DF : Predefined area must have DIFF
10568 0 M_SB : Predefined area must have SBLK
10570 0 N_SB : Predefined area must not have SBLK
10584 0 M_PB : Predefined area must have PWBLK
10586 0 N_PB : Predefined area must not have PWBLK
10599 0 M_MV : Predefined area must have MV
10600 0 M_HB : Predefined area must have SUBBLK
10610 0 S1HBNW : Minimum SUBBLK spacing to NWELL = 0.6
10612 0 S1HBPB : Minimum SUBBLK spacing to PWBLK = 0.5
10613 0 S1HBDN : Minimum SUBBLK spacing to NDIFF = 0.5
10667 0 B1HB : SUBBLK overlap of HVNWELL is not allowed
10673 0 B2HB : SUBBLK overlap of PWBLK, NWELL, NDIFF is not allowed
10674 0 M_HB : Predefined area must have SUBBLK
10677 0 B3NX : NDF overlap DEPL is not allowed
10679 0 B3P4 : PWELL4 overlap DEPL is not allowed
10683 0 B3M1 : MET1 overlap of ISOTUB is not allowed
10685 0 B10P1 : POLY1 overlap of ISOTUB is not allowed
10687 0 B11P1 : POLY1DTI must be rectangular
10729 0 W5P1 : Minimum POLY1DTI width = 1.0
10730 0 S2P1DT : Minimum POLY1 spacing to DTI = 0.08
10735 0 E2P1CT : Minimum POLY1DTI enclosure of CONT = 0.44
10754 0 M_DN : Predefined area must have NDIFF
10760 0 N_DF : Predefined area must not have DIFF
10764 0 M_DT : Predefined area must have DTI
10774 0 M_DF : Predefined area must have DIFF
10781 0 M_NC : Predefined area must have DNC
10782 0 M_HN : Predefined area must have HVNWELL
10790 0 N_HN : Predefined area must not have HVNWELL
10791 0 N_NB : Predefined area must not have NBUR
10792 0 N_SB : Predefined area must not have SBLK
10793 0 M_MV : Predefined area must have MV
10808 0 M_DN : Predefined area must have NDIFF
10809 0 N_DN : Predefined area must not have NDIFF
10810 0 N_DP : Predefined area must not have PDIFF
10811 0 M_SB : Predefined area must have SBLK
10813 0 N_SB : Predefined area must not have SBLK
10815 0 M_DT : Predefined area must have DTI
10816 0 M_DF : Predefined area must have DIFF
10817 0 M_NC : Predefined area must have DNC
10818 0 M_HN : Predefined area must have HVNWELL
10819 0 N_NB : Predefined area must not have NBUR
10820 0 M_MV : Predefined area must have MV
10828 0 M_DN : Predefined area must have NDIFF
10830 0 M_DF : Predefined area must have DIFF
10833 0 N_DF : Predefined area must not have DIFF
10835 0 M_DT : Predefined area must have DTI
10836 0 M_NC : Predefined area must have DNC
10837 0 M_HN : Predefined area must have HVNWELL
10838 0 N_NB : Predefined area must not have NBUR
10839 0 N_SB : Predefined area must not have SBLK
10840 0 M_MV : Predefined area must have MV
10848 0 M_DP : Predefined area must have PDIFF
10850 0 M_DF : Predefined area must have DIFF
10853 0 N_DF : Predefined area must not have DIFF
10855 0 M_DT : Predefined area must have DTI
10856 0 M_PC : Predefined area must have DPC
10857 0 N_NB : Predefined area must not have NBUR
10858 0 N_SB : Predefined area must not have SBLK
10859 0 M_MV : Predefined area must have MV
10860 0 B2DF : ds5 is not allowed
10884 0 M_DT : Predefined area must have DTI
10885 0 M_HN : Predefined area must have HVNWELL
10886 0 M_MV : Predefined area must have MV
10887 0 N_NB : Predefined area must not have NBUR
10889 0 N_DF : Predefined area must not have DIFF
10892 0 M_DN : Predefined area must have NDIFF
10893 0 N_M1 : Predefined area must not have MET1
10894 0 N_M2 : Predefined area must not have MET2
10895 0 N_M3 : Predefined area must not have MET3
10896 0 B1YD : DIFFDUMMY overlap of DIFF is not allowed
10897 0 B2YD : DIFFDUMMY overlap of NIMP or PIMP is not allowed
10898 0 B3YD : DIFFDUMMY overlap of CONT is not allowed
10899 0 B4YD : DIFFDUMMY overlap of PAD is not allowed
10900 0 B5YD : DIFFDUMMY overlap of SBLK is not allowed
10901 0 B7YD : DIFFDUMMY overlap of DTI is not allowed
10902 0 B8YD : DIFFDUMMY overlap of SJPN is not allowed
10903 0 B9YD : DIFFDUMMY overlap of SJNP is not allowed
10904 0 B10YD : DIFFDUMMY overlap of NBUF is not allowed
10905 0 B11YD : DIFFDUMMY overlap of PZENER is not allowed
10906 0 B12YD : DIFFDUMMY overlap of NZENER is not allowed
10908 0 S1YD : Minimum DIFFDUMMY spacing/notch = 0.5
10909 0 W1YD : Minimum DIFFDUMMY width = 0.4
10910 0 S1YDDT : Minimum DIFFDUMMY spacing to DTI = 1.0
10911 0 S1YDDF : Minimum DIFFDUMMY spacing to DIFF = 3.0
10912 0 S1YDIN : Minimum DIFFDUMMY spacing to NIMP = 0.3
10913 0 S1YDIP : Minimum DIFFDUMMY spacing to PIMP = 0.3
10914 0 S1YDP1 : Minimum DIFFDUMMY spacing to POLY1 = 3.0
10915 0 S1YDPA : Minimum DIFFDUMMY spacing to PAD = 5.0
10916 0 S1YDSB : Minimum DIFFDUMMY spacing to SBLK = 3.0
10917 0 S1YDPI : Minimum DIFFDUMMY spacing to PW4DMY = 5.0
10918 0 S1YDNW : Minimum DIFFDUMMY spacing to NW4DMY = 5.0
10919 0 S1YDNT : Minimum DIFFDUMMY spacing to SJNP = 5.0
10920 0 S1YDPT : Minimum DIFFDUMMY spacing to SJPN = 5.0
10921 0 S1YDNF : Minimum DIFFDUMMY spacing to NBUF = 5.0
10922 0 S1YDNZ : Minimum DIFFDUMMY spacing to NZENER = 5.0
10923 0 S1YDPZ : Minimum DIFFDUMMY spacing to PZENER = 5.0
10925 0 E1YDPI : Minimum PW4DMY enclosure of DIFFDUMMY = 5.0
10927 0 E1YDNW : Minimum NW4DMY enclosure of DIFFDUMMY = 5.0
10928 0 S10YD : Minimum DIFFDUMMY spacing to LOCKED = 3.6
10929 0 S11YD : Minimum DIFFDUMMY spacing to LOCKED1 = 3.6
10930 0 S12YD : Minimum DIFFDUMMY spacing to LOCKED2 = 3.6
10931 0 S13YD : Minimum DIFFDUMMY spacing to LOCKED3 = 3.6
10932 0 S14YD : Minimum DIFFDUMMY spacing to LOCKED4 = 3.6
10933 0 A1YD : Minimum DIFFDUMMY area = 1.2
10935 0 B1YP : Only rectangular P1DUMMY is allowed
10936 0 B2YP : P1DUMMY overlap of POLY1 is not allowed
10937 0 B3YP : P1DUMMY overlap of CONT is not allowed
10938 0 B4YP : P1DUMMY overlap of PAD is not allowed
10939 0 B5YP : P1DUMMY overlap of SBLK is not allowed
10941 0 B6YP : P1DUMMY overlap of MRES or HRES is not allowed
10942 0 B7YP : P1DUMMY overlap of DTI is not allowed
10943 0 B8YP : P1DUMMY overlap of SJPN is not allowed
10944 0 B9YP : P1DUMMY overlap of SJNP is not allowed
10945 0 B10YP : P1DUMMY overlap of NBUF is not allowed
10946 0 B11YP : P1DUMMY overlap of PZENER is not allowed
10947 0 B12YP : P1DUMMY overlap of NZENER is not allowed
10948 0 W1YP : Minimum P1DUMMY width = 1.0
10950 0 S1YP : Minimum P1DUMMY spacing = 1.0
10951 0 S1YPP1 : Minimum P1DUMMY spacing to POLY1 = 3.0
10952 0 S1YPDF : Minimum P1DUMMY spacing to DIFF = 3.0
10953 0 S1YPDT : Minimum P1DUMMY spacing to DTI = 1.0
10954 0 S1YPYD : Minimum P1DUMMY spacing to DIFFDUMMY = 0.4
10955 0 S1YPPA : Minimum P1DUMMY spacing to PAD = 5.0
10956 0 S1YPSB : Minimum P1DUMMY spacing to SBLK = 3.0
10957 0 S1YPPI : Minimum P1DUMMY spacing to PW4DMY = 5.0
10958 0 S1YPNW : Minimum P1DUMMY spacing to NW4DMY = 5.0
10959 0 S1YPNT : Minimum P1DUMMY spacing to SJNP = 5.0
10960 0 S1YPPT : Minimum P1DUMMY spacing to SJPN = 5.0
10961 0 S1YPNF : Minimum P1DUMMY spacing to NBUF = 5.0
10962 0 S1YPNZ : Minimum P1DUMMY spacing to NZENER = 5.0
10963 0 S1YPPZ : Minimum P1DUMMY spacing to PZENER = 5.0
10965 0 E1YPPI : Minimum PW4DMY enclosure of P1DUMMY = 5.0
10967 0 E1YPNW : Minimum NW4DMY enclosure of P1DUMMY = 5.0
10968 0 S10YP : Minimum P1DUMMY spacing to LOCKED = 3.6
10969 0 S11YP : Minimum P1DUMMY spacing to LOCKED1 = 3.6
10970 0 S12YP : Minimum P1DUMMY spacing to LOCKED2 = 3.6
10971 0 S13YP : Minimum P1DUMMY spacing to LOCKED3 = 3.6
10972 0 S14YP : Minimum P1DUMMY spacing to LOCKED4 = 3.6
10974 0 B1Y1 : Only rectangular M1DUMMY is allowed
10975 0 B2Y1 : M1DUMMY overlap of MET1 is not allowed
10977 0 B3Y1 : M1DUMMY overlap of CONT or VIA1 is not allowed
10978 0 B4Y1 : M1DUMMY overlap of HRES is not allowed
10979 0 B5Y1 : M1DUMMY overlap of DTI is not allowed
10980 0 W1Y1 : Minimum M1DUMMY width = 2.0
10981 0 W2Y1 : Maximum M1DUMMY edge length = 20.0
10983 0 S1Y1 : Minimum M1DUMMY spacing = 2.0
10984 0 S1Y1M1 : Minimum M1DUMMY spacing to MET1 = 4.0
10985 0 S10Y1 : Minimum M1DUMMY spacing to LOCKED = 4.0
10986 0 S11Y1 : Minimum M1DUMMY spacing to LOCKED1 = 4.0
10987 0 S12Y1 : Minimum M1DUMMY spacing to LOCKED2 = 4.0
10988 0 S13Y1 : Minimum M1DUMMY spacing to LOCKED3 = 4.0
10989 0 S14Y1 : Minimum M1DUMMY spacing to LOCKED4 = 4.0
10990 0 S1Y1HR : Minimum M1DUMMY spacing to HRES = 5.0
10991 0 S1Y1DT : Minimum M1DUMMY spacing to DTI = 0.5
10993 0 B1Y2 : Only rectangular M2DUMMY is allowed
10994 0 B2Y2 : M2DUMMY overlap of MET2 is not allowed
10995 0 B3Y2V1 : M2DUMMY overlap of VIA1 is not allowed
10996 0 B3Y2V2 : M2DUMMY overlap of VIA2 is not allowed
10997 0 W1Y2 : Minimum M2DUMMY width = 2.0
10998 0 W2Y2 : Maximum M2DUMMY edge length = 20.0
11000 0 S1Y2 : Minimum M2DUMMY spacing = 2.0
11001 0 S1Y2M2 : Minimum M2DUMMY spacing to MET2 = 4.0
11002 0 S10Y2 : Minimum M2DUMMY spacing to LOCKED = 4.0
11003 0 S11Y2 : Minimum M2DUMMY spacing to LOCKED1 = 4.0
11004 0 S12Y2 : Minimum M2DUMMY spacing to LOCKED2 = 4.0
11005 0 S13Y2 : Minimum M2DUMMY spacing to LOCKED3 = 4.0
11006 0 S14Y2 : Minimum M2DUMMY spacing to LOCKED4 = 4.0
11008 0 B1Y3 : Only rectangular M3DUMMY is allowed
11009 0 B2Y3 : M3DUMMY overlap of MET3 is not allowed
11010 0 B3Y3V2 : M3DUMMY overlap of VIA2 is not allowed
11011 0 B3Y3V3 : M3DUMMY overlap of VIA3 is not allowed
11012 0 W1Y3 : Minimum M3DUMMY width = 2.0
11013 0 W2Y3 : Maximum M3DUMMY edge length = 20.0
11015 0 S1Y3 : Minimum M3DUMMY spacing = 2.0
11016 0 S1Y3M3 : Minimum M3DUMMY spacing to MET3 = 4.0
11017 0 S10Y3 : Minimum M3DUMMY spacing to LOCKED = 4.0
11018 0 S11Y3 : Minimum M3DUMMY spacing to LOCKED1 = 4.0
11019 0 S12Y3 : Minimum M3DUMMY spacing to LOCKED2 = 4.0
11020 0 S13Y3 : Minimum M3DUMMY spacing to LOCKED3 = 4.0
11022 0 B1Y4 : Only rectangular M4DUMMY is allowed
11023 0 B2Y4 : M4DUMMY overlap of MET4 is not allowed
11024 0 B3Y4V3 : M4DUMMY overlap of VIA3 is not allowed
11025 0 B3Y4VT : M4DUMMY overlap of VIATP is not allowed
11026 0 W1Y4 : Minimum M4DUMMY width = 2.0
11027 0 W2Y4 : Maximum M4DUMMY edge length = 20.0
11029 0 S1Y4 : Minimum M4DUMMY spacing = 2.0
11030 0 S1Y4M4 : Minimum M4DUMMY spacing to MET4 = 4.0
11031 0 S10Y4 : Minimum M4DUMMY spacing to LOCKED = 4.0
11032 0 S11Y4 : Minimum M4DUMMY spacing to LOCKED1 = 4.0
11033 0 S12Y4 : Minimum M4DUMMY spacing to LOCKED2 = 4.0
11035 0 B1YT : Only rectangular MTPDUMMY is allowed
11036 0 B2YT : MTPDUMMY overlap of METTP is not allowed
11037 0 B3YTVT : MTPDUMMY overlap of VIATP is not allowed
11038 0 B3YTVL : MTPDUMMY overlap of VIATPL is not allowed
11039 0 W1YT : Minimum MTPDUMMY width = 2.0
11040 0 W2YT : Maximum MTPDUMMY edge length = 20.0
11042 0 S1YT : Minimum MTPDUMMY spacing = 2.0
11043 0 S1YTMT : Minimum MTPDUMMY spacing to METTP = 2.0
11044 0 S1YTPA : Minimum MTPDUMMY spacing to PAD = 5.0
11045 0 S10YT : Minimum MTPDUMMY spacing to LOCKED = 2.0
11046 0 S11YT : Minimum MTPDUMMY spacing to LOCKED1 = 2.0
11048 0 B1YL : Only rectangular MTPLDUMMY is allowed
11049 0 B2YL : MTPLDUMMY overlap of METTPL is not allowed
11050 0 B3YLVL : MTPLDUMMY overlap of VIATPL is not allowed
11051 0 W1YL : Minimum MTPLDUMMY width = 5.0
11052 0 W2YL : Maximum MTPLDUMMY edge length = 20.0
11054 0 S1YL : Minimum MTPLDUMMY spacing = 5.0
11055 0 S1YLML : Minimum MTPLDUMMY spacing to METTPL = 5.0
11056 0 S10YL : Minimum MTPLDUMMY spacing to LOCKED = 5.0
12440 0 S3P1 : Minimum POLY1 spacing for different voltage class = 0.5
12471 0 S4P1 : Minimum POLY1 spacing for different voltage class = 0.8
12526 0 S5P1 : Minimum POLY1 spacing for different voltage class = 1.3
12581 0 S5P1DF : Minimum POLY1 spacing to DIFF for different voltage class = 0.5
12636 0 S7P1DF : Minimum POLY1 spacing to DIFF for different voltage class = 0.8
12739 0 S8P1DF : Minimum POLY1 spacing to DIFF for different voltage class = 1.3
12833 0 S4M1 : Minimum MET1 spacing for different voltage class = 0.38
12864 0 S5M1 : Minimum MET1 spacing for different voltage class = 0.6
12919 0 S6M1 : Minimum MET1 spacing for different voltage class = 1.0
12969 0 S4M2 : Minimum MET2 spacing for different voltage class = 0.4
13000 0 S5M2 : Minimum MET2 spacing for different voltage class = 0.6
13055 0 S6M2 : Minimum MET2 spacing for different voltage class = 1.0
13105 0 S4M3 : Minimum MET3 spacing for different voltage class = 0.4
13136 0 S5M3 : Minimum MET3 spacing for different voltage class = 0.6
13191 0 S6M3 : Minimum MET3 spacing for different voltage class = 1.0
13241 0 S4M4 : Minimum MET4 spacing for different voltage class = 0.4
13272 0 S5M4 : Minimum MET4 spacing for different voltage class = 0.6
13327 0 S6M4 : Minimum MET4 spacing for different voltage class = 1.0
13377 0 S4MT : Minimum METTP spacing for different voltage class = 0.5
13408 0 S5MT : Minimum METTP spacing for different voltage class = 0.8
13463 0 S6MT : Minimum METTP spacing for different voltage class = 1.0
13465 0 Q1M1 : Resistor terminal net without VLABEL
13467 0 Q1M1 : Resistor terminal net without VLABEL
13472 0 Q1M1 : Resistor terminal net without VLABEL
13476 0 Q1P1 : Resistor terminal net without VLABEL
13480 0 Q1M1 : Resistor terminal net without VLABEL
13484 0 Q1M2 : Resistor terminal net without VLABEL
13488 0 Q1M3 : Resistor terminal net without VLABEL
13492 0 Q1M4 : Resistor terminal net without VLABEL
13496 0 Q1MT : Resistor terminal net without VLABEL
13508 0 Q1ML : Resistor terminal net without VLABEL
13510 0 PWBLK not multiple 45 degrees
13512 0 PAD not multiple 45 degrees
13514 0 DIFF not multiple 45 degrees
13516 0 PIMP not multiple 45 degrees
13518 0 NIMP not multiple 45 degrees
13520 0 SBLK not multiple 45 degrees
13522 0 NWELL not multiple 45 degrees
13524 0 MV not multiple 45 degrees
13526 0 CONT not multiple 45 degrees
13528 0 POLY1 not multiple 45 degrees
13531 0 MET1 not multiple 45 degrees
13534 0 MET2 not multiple 45 degrees
13536 0 M1HOLE not multiple 45 degrees
13538 0 M2HOLE not multiple 45 degrees
13541 0 MET3 not multiple 45 degrees
13543 0 M3HOLE not multiple 45 degrees
13545 0 VIA2 not multiple 45 degrees
13548 0 MET4 not multiple 45 degrees
13550 0 M4HOLE not multiple 45 degrees
13552 0 VIA3 not multiple 45 degrees
13555 0 METTPL not multiple 45 degrees
13557 0 VIATPL not multiple 45 degrees
13560 0 METTP not multiple 45 degrees
13562 0 MTHOLE not multiple 45 degrees
13564 0 VIATP not multiple 45 degrees
13566 0 VIA1 not multiple 45 degrees
13568 0 CM not multiple 45 degrees
13570 0 CM2 not multiple 45 degrees
13572 0 CM3 not multiple 45 degrees
13574 0 HVPWELL not multiple 45 degrees
13576 0 SUBBLK not multiple 45 degrees
13578 0 HVNWELL not multiple 45 degrees
13580 0 DEPL not multiple 45 degrees
13582 0 SCI not multiple 45 degrees
13584 0 HRES not multiple 45 degrees
13586 0 MRES not multiple 45 degrees
13588 0 NOPIM not multiple 45 degrees
13590 0 DNC not multiple 45 degrees
13592 0 DPC not multiple 45 degrees
13594 0 DTI not multiple 45 degrees
13596 0 HWC not multiple 45 degrees
13598 0 SJNP not multiple 45 degrees
13600 0 SJPN not multiple 45 degrees
13602 0 CAPMH not multiple 45 degrees
13604 0 NBUR not multiple 45 degrees
13606 0 CAPMH2 not multiple 45 degrees
13608 0 CAPMH3 not multiple 45 degrees
13610 0 NBUF not multiple 45 degrees
13612 0 PWS not multiple 45 degrees
13614 0 CAPM23F not multiple 45 degrees
13616 0 CAPMH23F not multiple 45 degrees
13618 0 CAPM34F not multiple 45 degrees
13620 0 CAPMH34F not multiple 45 degrees
13622 0 CAPM45F not multiple 45 degrees
13624 0 CAPMH45F not multiple 45 degrees
13626 0 CAPM2A not multiple 45 degrees
13628 0 CAPMH2A not multiple 45 degrees
13630 0 PWELL4 not multiple 45 degrees
13632 0 NBASE not multiple 45 degrees
13634 0 PBASE not multiple 45 degrees
13636 0 NDF not multiple 45 degrees
13638 0 PDF not multiple 45 degrees
13640 0 PZENER not multiple 45 degrees
13642 0 NZENER not multiple 45 degrees
13644 0 POLY1 pin without POLY1 drawing
13646 0 MET1 pin without MET1 drawing
13648 0 MET2 pin without MET2 drawing
13650 0 MET3 pin without MET3 drawing
13652 0 MET4 pin without MET4 drawing
13654 0 METTP pin without METTP drawing
13656 0 METTPL pin without METTPL drawing
13671 0   BDLOCK : Any structure over LOCKED (ALL) or LOCKED (boundary) is not allowed
13672 0   BDLOCK : Any structure over LOCKED (ALL) or LOCKED (boundary) is not allowed
13673 0   BDLOCK : Any structure over LOCKED (ALL) or LOCKED (boundary) is not allowed
13674 0   BDLOCK : Any structure over LOCKED (ALL) or LOCKED (boundary) is not allowed
13675 0   BDLOCK : Any structure over LOCKED (ALL) or LOCKED (boundary) is not allowed
13677 0   B1LOCK : Any structure over LOCKED (LOCKED1) or LOCKED1 (boundary) is not allowed
13678 0   B1LOCK : Any structure over LOCKED (LOCKED1) or LOCKED1 (boundary) is not allowed
13679 0   B1LOCK : Any structure over LOCKED (LOCKED1) or LOCKED1 (boundary) is not allowed
13680 0   B1LOCK : Any structure over LOCKED (LOCKED1) or LOCKED1 (boundary) is not allowed
13682 0   B2LOCK : Any structure over LOCKED (LOCKED2) or LOCKED2 (boundary) is not allowed
13683 0   B2LOCK : Any structure over LOCKED (LOCKED2) or LOCKED2 (boundary) is not allowed
13684 0   B2LOCK : Any structure over LOCKED (LOCKED2) or LOCKED2 (boundary) is not allowed
13686 0   B3LOCK : Any structure over LOCKED (LOCKED3) or LOCKED3 (boundary) is not allowed
13687 0   B3LOCK : Any structure over LOCKED (LOCKED3) or LOCKED3 (boundary) is not allowed
13689 0   B4LOCK : Any structure over LOCKED (LOCKED4) or LOCKED4 (boundary) is not allowed
13690 0 BDXF : Not allowed to be used by customers
13691 0 BDDF : Not allowed to be used by customers
13692 0 BDP1 : Not allowed to be used by customers
13706 0 ant_pfox_gate: R2P1 : Maximum ratio of POLY1 area to connected GATE area = 200
13707 0 ant_pfox_poly: R2P1 : Maximum ratio of POLY1 area to connected GATE area = 200
13708 0 ant_contR_gate: R1CT : Maximum ratio of CONT area to connected GATE area = 10
13709 0 ant_contR_cont: R1CT : Maximum ratio of CONT area to connected GATE area = 10
13712 0 ant_met1_gate: R2M1P1 : Maximum ratio of MET1 area to connected GATE area = 400
13713 0 ant_met1_met1: R2M1P1 : Maximum ratio of MET1 area to connected GATE area = 400
13714 0 ant_via1R_gate: R1V1 : Maximum ratio of VIA1 area to connected GATE area = 20
13715 0 ant_via1R_via1: R1V1 : Maximum ratio of VIA1 area to connected GATE area = 20
13718 0 ant_met2_gate: R2M2P1 : Maximum ratio of MET2 area to connected GATE area = 400
13719 0 ant_met2_met2: R2M2P1 : Maximum ratio of MET2 area to connected GATE area = 400
13720 0 ant_via2R_gate: R1V2 : Maximum ratio of VIA2 area to connected GATE area = 20
13721 0 ant_via2R_via2CON: R1V2 : Maximum ratio of VIA2 area to connected GATE area = 20
13724 0 ant_met3_gate: R2M3P1 : Maximum ratio of MET3 area to connected GATE area = 400
13725 0 ant_met3_met3: R2M3P1 : Maximum ratio of MET3 area to connected GATE area = 400
13726 0 ant_via3R_gate: R1V3 : Maximum ratio of VIA3 area to connected GATE area = 20
13727 0 ant_via3R_via3CON: R1V3 : Maximum ratio of VIA3 area to connected GATE area = 20
13730 0 ant_met4_gate: R2M4P1 : Maximum ratio of MET4 area to connected GATE area = 400
13731 0 ant_met4_met4: R2M4P1 : Maximum ratio of MET4 area to connected GATE area = 400
13732 0 ant_vtpR_gate: R1VT : Maximum ratio of VIATP area to connected GATE area = 20
13733 0 ant_vtpR_vtpCON: R1VT : Maximum ratio of VIATP area to connected GATE area = 20
13736 0 ant_mtp_gate: R2MTP1 : Maximum ratio of METTP area to connected GATE area = 400
13737 0 ant_mtp_mtp: R2MTP1 : Maximum ratio of METTP area to connected GATE area = 400
13738 0 ant_vtplR_gate: R1VL : Maximum ratio of VIATPL area to connected GATE area = 20
13739 0 ant_vtplR_vtpl: R1VL : Maximum ratio of VIATPL area to connected GATE area = 20
13741 0 ant_mtpl_gate: R2MLP1 : Maximum ratio of METTPL area to connected GATE area = 200
13742 0 ant_mtpl_mtpl: R2MLP1 : Maximum ratio of METTPL area to connected GATE area = 200
