#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May  1 15:54:18 2022
# Process ID: 8680
# Current directory: E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17280 E:\Code\4K-Upsampling-System-on-Zynq\src\ip_repo\upsampling\upsampling.xpr
# Log file: E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/vivado.log
# Journal file: E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.sim/Upsampling_Bayes_tb_behav.wcfg
source Upsampling_Bayes_tb.tcl
relaunch_sim
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
save_wave_config {E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.sim/Upsampling_Bayes_tb_behav.wcfg}
relaunch_sim
run all
relaunch_sim
ipx::open_ipxact_file E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/component.xml
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling
