0.6
2018.2
Jun 14 2018
20:07:38
/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v,1553103795,verilog,,/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v,,ALU,,,,,,,,
/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v,1553628612,verilog,,/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v,,Top_level;UART;br_generator;clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;glbl;rx_module;tx_module,,,../../../../../TP_BIP.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v,1553103795,verilog,,/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v,,CPU,,,,,,,,
/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v,1553103795,verilog,,/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v,,ControlUnit,,,,,,,,
/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v,1553103795,verilog,,/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v,,Data_memory,,,,,,,,
/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v,1553103795,verilog,,/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v,,Datapath,,,,,,,,
/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v,1553103795,verilog,,/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v,,Decoder,,,,,,,,
/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v,1553110565,verilog,,/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v,,Tx_interface,,,,,,,,
/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v,1553108268,verilog,,/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v,,Rx_interface,,,,,,,,
/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v,1553103795,verilog,,/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v,,Program_memory,,,,,,,,
/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v,1553111408,verilog,,,,allTest,,,,,,,,
