simVerilogNetlistFileList = '(
    (("e155ASIC_fixed" "chip_fast") 
	("cds24/netlist" "cds24/map" "schematic")
    ) 
    (("e155ASIC_fixed" "padframe") 
	("cds23/netlist" "cds23/map" "schematic")
    ) 
    (("e155ASIC_fixed" "pad_outen") 
	("cds22/netlist" "cds22/map" "schematic")
    ) 
    (("UofU_Pads" "pad_vdd") 
	("cds21/netlist" "cds21/map" "schematic")
    ) 
    (("UofU_Pads" "pad_in") 
	("cds20/netlist" "cds20/map" "schematic")
    )
    (("UofU_Pads" "pad_out") 
	("cds19/netlist" "cds19/map" "schematic")
    ) 
    (("UofU_Pads" "pad_gnd") 
	("cds18/netlist" "cds18/map" "schematic")
    ) 
    (("e155ASIC_fixed" "core_fast") 
	("cds17/netlist" "cds17/map" "schematic")
    ) 
    (("e155ASIC_fixed" "twoDigitDisplay") 
	("cds16/netlist" "cds16/map" "schematic")
    ) 
    (("e155ASIC_fixed" "sevenSegDec") 
	("cds15/netlist" "cds15/map" "schematic")
    )
    (("muddlib11" "nand4_1x") 
	("cds14/netlist" "cds14/map" "cmos_sch")
    ) 
    (("e155ASIC_fixed" "keyScanner_fast") 
	("cds13/netlist" "cds13/map" "schematic")
    ) 
    (("muddlib11" "nand3_1x") 
	("cds12/netlist" "cds12/map" "cmos_sch")
    ) 
    (("muddlib11" "or2_1x") 
	("cds11/netlist" "cds11/map" "cmos_sch")
    ) 
    (("muddlib11" "a2o1_1x") 
	("cds10/netlist" "cds10/map" "cmos_sch")
    )
    (("muddlib11" "and2_1x") 
	("cds9/netlist" "cds9/map" "cmos_sch")
    ) 
    (("muddlib11" "nand2_1x") 
	("cds8/netlist" "cds8/map" "cmos_sch")
    ) 
    (("muddlib11" "nand2_2x") 
	("cds7/netlist" "cds7/map" "cmos_sch")
    ) 
    (("muddlib11" "nor3_1x") 
	("cds6/netlist" "cds6/map" "cmos_sch")
    ) 
    (("muddlib11" "mux2_c_1x") 
	("cds5/netlist" "cds5/map" "cmos_sch")
    )
    (("muddlib11" "inv_4x") 
	("cds4/netlist" "cds4/map" "cmos_sch")
    ) 
    (("muddlib11" "nor2_2x") 
	("cds3/netlist" "cds3/map" "cmos_sch")
    ) 
    (("muddlib11" "nor2_1x") 
	("cds2/netlist" "cds2/map" "cmos_sch")
    ) 
    (("muddlib11" "inv_1x") 
	("cds1/netlist" "cds1/map" "cmos_sch")
    ) 
    (("muddlib11" "latch_c_1x") 
	("cds0/netlist" "cds0/map" "cmos_sch")
    )
)
simVerilogNetlistFileLibList = '("UofU_Pads" "e155ASIC_fixed" "muddlib11")
simVerilogNetlistFileCellList = '(
    ("muddlib11" 
	("latch_c_1x" "inv_1x" "nor2_1x" "nor2_2x" "inv_4x"
	    "mux2_c_1x" "nor3_1x" "nand2_2x" "nand2_1x" "and2_1x"
	    "a2o1_1x" "or2_1x" "nand3_1x" "nand4_1x"
	)
    ) 
    ("e155ASIC_fixed" 
	("keyScanner_fast" "sevenSegDec" "twoDigitDisplay" "core_fast" "pad_outen"
	    "padframe" "chip_fast"
	)
    ) 
    ("UofU_Pads" 
	("pad_gnd" "pad_out" "pad_in" "pad_vdd")
    )
)
hnlIncrementalDirectory = '"ihnl"
