AR instr_mem instr_mem_a /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Instr_Mem.vhd sub00/vhpl11 1461509280
EN instruction_memory_tl NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Instruction_Memory_TL.vhd sub00/vhpl22 1461509291
AR dc_ctl combinational /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/DC_CTL.vhd sub00/vhpl27 1461509296
AR pc_inc combinational /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PC_INC.vhd sub00/vhpl03 1461509272
AR ex_mem_ctl behavioral /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/EX_MEM_CTL.vhd sub00/vhpl43 1461509312
EN alu_toplevel NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/alu_toplevel.vhd sub00/vhpl20 1461509289
EN reg_ctl NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/REG_CTL.vhd sub00/vhpl24 1461509293
EN word_unit NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/word_unit.vhd sub00/vhpl18 1461509287
AR word_unit combinational /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/word_unit.vhd sub00/vhpl19 1461509288
AR arith_unit combinational /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/arith_unit.vhd sub00/vhpl13 1461509282
AR data_ctl behavioral /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/DATA_CTL.vhd sub00/vhpl29 1461509298
EN external_memory NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/ipcore_dir/EXTERNAL_MEMORY.vhd sub00/vhpl40 1461509309
EN shadow_reg NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Shadow_Register_Bank.vhd sub00/vhpl36 1461509305
EN datamem NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/DATAMEM.vhd sub00/vhpl00 1461509269
EN pc_offset NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PC_OFFSET.vhd sub00/vhpl04 1461509273
EN shadow_imm_add NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Shadow_IMM_Add.vhd sub00/vhpl38 1461509307
AR reg_ctl dataflow /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/REG_CTL.vhd sub00/vhpl25 1461509294
AR logical_unit combinational /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/logical_unit.vhd sub00/vhpl15 1461509284
EN logical_unit NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/logical_unit.vhd sub00/vhpl14 1461509283
EN ex_mem_ctl NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/EX_MEM_CTL.vhd sub00/vhpl42 1461509311
AR sh_pcreg behavioral /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/SH_PCREG.vhd sub00/vhpl07 1461509276
EN pipelineregisters NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PipelineRegisters.vhd sub00/vhpl32 1461509301
EN registerbank NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/RegisterBank.vhd sub00/vhpl34 1461509303
AR pipelineregisters behavioral /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PipelineRegisters.vhd sub00/vhpl33 1461509302
EN data_ctl NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/DATA_CTL.vhd sub00/vhpl28 1461509297
AR shadow_imm_add behavioral /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Shadow_IMM_Add.vhd sub00/vhpl39 1461509308
EN pc_inc NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PC_INC.vhd sub00/vhpl02 1461509271
AR datamem datamem_a /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/DATAMEM.vhd sub00/vhpl01 1461509270
EN shift_unit NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/shift_unit.vhd sub00/vhpl16 1461509285
EN arith_unit NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/arith_unit.vhd sub00/vhpl12 1461509281
AR imsel dataflow /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/IMSEL.vhd sub00/vhpl31 1461509300
AR pc_offset combinational /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PC_OFFSET.vhd sub00/vhpl05 1461509274
EN dc_ctl NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/DC_CTL.vhd sub00/vhpl26 1461509295
EN imsel NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/IMSEL.vhd sub00/vhpl30 1461509299
AR shadow_reg behavioral /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Shadow_Register_Bank.vhd sub00/vhpl37 1461509306
AR instruction_memory_tl structural /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Instruction_Memory_TL.vhd sub00/vhpl23 1461509292
EN projlab01 NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/ProjLab01.vhd sub00/vhpl44 1461509313
AR projlab01 structural /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/ProjLab01.vhd sub00/vhpl45 1461509314
EN sh_pcreg NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/SH_PCREG.vhd sub00/vhpl06 1461509275
AR registerbank behavioral /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/RegisterBank.vhd sub00/vhpl35 1461509304
AR alu_toplevel structural /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/alu_toplevel.vhd sub00/vhpl21 1461509290
EN instr_mem NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Instr_Mem.vhd sub00/vhpl10 1461509279
EN adr_latch NULL /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/ADR_LATCH.vhd sub00/vhpl08 1461509277
AR external_memory external_memory_a /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/ipcore_dir/EXTERNAL_MEMORY.vhd sub00/vhpl41 1461509310
AR adr_latch behavioral /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/ADR_LATCH.vhd sub00/vhpl09 1461509278
AR shift_unit combinational /home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/shift_unit.vhd sub00/vhpl17 1461509286
