#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jun  9 00:05:01 2018
# Process ID: 12868
# Current directory: /home/icedaq/code/project2/weights/test
# Command line: vivado
# Log file: /home/icedaq/code/project2/weights/test/vivado.log
# Journal file: /home/icedaq/code/project2/weights/test/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/icedaq/code/project2/array2/array2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/data/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/icedaq/code/project2/array2/array2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Array_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/icedaq/code/project2/array2/array2.sim/sim_1/behav/xsim'
xvlog --incr --relax -L xil_defaultlib -prj Array_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArgMaxCell
WARNING: [VRFC 10-937] initial value of parameter CLASS_NR is omitted [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:10]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Array
WARNING: [VRFC 10-2623] target of assignment pattern cannot be string type, must be array/structure [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:50]
WARNING: [VRFC 10-2623] target of assignment pattern cannot be string type, must be array/structure [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:51]
WARNING: [VRFC 10-2623] target of assignment pattern cannot be string type, must be array/structure [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/MultCell.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultCell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/icedaq/code/project2/array2/array2.srcs/sim_1/new/Array_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Array_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/icedaq/code/project2/array2/array2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /mnt/data/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 73c2f0be96ac4794aba1bba2ba32a3ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Array_tb_behav xil_defaultlib.Array_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 2 elements; expected 0 [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:50]
ERROR: [VRFC 10-666] expression has 2 elements; expected 0 [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:51]
ERROR: [VRFC 10-666] expression has 2 elements; expected 0 [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/icedaq/code/project2/array2/array2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/icedaq/code/project2/array2/array2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/icedaq/code/project2/array2/array2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Array_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/icedaq/code/project2/array2/array2.sim/sim_1/behav/xsim'
xvlog --incr --relax -L xil_defaultlib -prj Array_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArgMaxCell
WARNING: [VRFC 10-937] initial value of parameter CLASS_NR is omitted [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:10]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Array
WARNING: [VRFC 10-2623] target of assignment pattern cannot be string type, must be array/structure [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:50]
WARNING: [VRFC 10-2623] target of assignment pattern cannot be string type, must be array/structure [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:51]
WARNING: [VRFC 10-2623] target of assignment pattern cannot be string type, must be array/structure [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/MultCell.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultCell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/icedaq/code/project2/array2/array2.srcs/sim_1/new/Array_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Array_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/icedaq/code/project2/array2/array2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /mnt/data/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 73c2f0be96ac4794aba1bba2ba32a3ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Array_tb_behav xil_defaultlib.Array_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 2 elements; expected 0 [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:50]
ERROR: [VRFC 10-666] expression has 2 elements; expected 0 [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:51]
ERROR: [VRFC 10-666] expression has 2 elements; expected 0 [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/icedaq/code/project2/array2/array2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/icedaq/code/project2/array2/array2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/icedaq/code/project2/array2/array2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Array_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/icedaq/code/project2/array2/array2.sim/sim_1/behav/xsim'
xvlog --incr --relax -L xil_defaultlib -prj Array_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArgMaxCell
WARNING: [VRFC 10-937] initial value of parameter CLASS_NR is omitted [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:10]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/MultCell.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultCell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/icedaq/code/project2/array2/array2.srcs/sim_1/new/Array_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Array_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/icedaq/code/project2/array2/array2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /mnt/data/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 73c2f0be96ac4794aba1bba2ba32a3ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Array_tb_behav xil_defaultlib.Array_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
ERROR: [XSIM 43-3980] File "/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv" Line 50 : The "System Verilog Array of String type Parameters" is not supported yet for simulation.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/icedaq/code/project2/array2/array2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/icedaq/code/project2/array2/array2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun  9 00:08:36 2018...
