<h2 id="MarkRempel-08/23/2019"><style>[data-colorid=k76cq9j28i]{color:#333333} html[data-color-mode=dark] [data-colorid=k76cq9j28i]{color:#cccccc}</style>08/23/2019</h2><ul><li>&nbsp;EyeQ6: Ran N7 on mocked-up 8 instance repartitioned CCTI<ul><li>cell instances between 3.2M and 6.6M depending on hierarchy flattening</li></ul></li><li>Samsung: Ran N7 synthesis on llc unit logic only for 4M 256 Axi data width config<ul><li>close to 1.6GHz in N7</li></ul></li><li>N7 Synthesis<ul><li>created initial power and signal grids in spreadsheet</li></ul><ul><li>implemented tcl procs to create N7 signal and power grids</li></ul><ul><li>testing TBD&nbsp;</li></ul></li><li>Travel 9/6 San Diego Chronos eval</li></ul><h2 id="MarkRempel-08/16/2019">08/16/2019</h2><ul><li>&nbsp;Ran N7 synthesis on proposed EyeQ6 partitions and sent results out in presentation.</li><li>&nbsp;Created eight instance wrapper for CCTI module to determine if capacity issue<ul><li>ran first in 16FFP since tsmc cage machine was down: ungroup all 27hrs and 3.2M cells</li><li>running in N7 when power outage hit.</li></ul><ul><li>tsmc cage machine still down</li></ul></li><li>DMI floorplan<ul><li>tried shrinking floorplan</li></ul><ul><li>no noticeable timing changes; good or bad.</li></ul></li></ul><h2 id="MarkRempel-08/09/2019">08/09/2019</h2><ul><li>&nbsp;Preliminary N7 synthesis run on dve and presto gen_wrapper_0 and gen_wrapper_1</li><li>&nbsp;Preliminary 16FFC synthesis with 16FFP RC files&nbsp; run on&nbsp;<span data-colorid="k76cq9j28i" style="text-decoration: none;">dve and presto gen_wrapper_0 and gen_wrapper_1</span></li><li>&nbsp;Request sent in for 16FFC tech file and tech file RC</li><li>&nbsp;Gave synthesis update presentation</li><li>&nbsp;Gave N7 update presentation</li><li>&nbsp;Started running N7 on proposed EyeQ6 rtl partitions</li></ul><h2 id="MarkRempel-08/02/2019">08/02/2019</h2><ul><li>Working on setting up N7 synthesis<ul><li>all necessary files are present</li></ul><ul><li>needed to regenerate fram views due to mismatch in metal stacks</li></ul></li><li>Working on setting up 16FFC synthesis<ul><li>metal stack tech and RC files not found</li></ul><ul><li>using 16FFP metal stack and tech file RC:&nbsp;</li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>dve shows closely matching results</li></ul></li><li style="list-style-type: none;background-image: none;"><ul><li>presto run ongoing but appears to be a slowdown.</li></ul></li></ul></li></ul><h2 id="MarkRempel-07/26/2019">07/26/2019</h2><ul><li>Kibana<ul><li>Steve provided feedback that the json file could be read but the numbers are strings.</li></ul><ul><li>TBD: debug if getting to string on reading in from csv or stringify function</li></ul><ul><li>don't want to write a json file writer.</li></ul></li><li>MobilEye EyeQ6<ul><li>Ran synthesis experiments on new/proposed rtl partition</li></ul><ul><li>Ran synthesis experiments to try and achieve ME synthesis leaf cell counts and flip flop counts</li></ul><ul><li>Results sent to JP and Xavier</li></ul><ul><li>Concluded ME is not ungrouping resulting in large leaf cell counts.</li></ul></li></ul><h2 id="MarkRempel-07/19/2019">07/19/2019</h2><ul><li>In Dev environment, enhanced central run reporting to write a json file for Kibana<ul><li>waiting for feedback from Steve Potter to verify json produced is readable</li></ul></li><li>Wrote script to scale 16FFP def files to N07.<ul><li>used 0.71 scale for X dimension and 0.62 for Y dimension</li></ul><ul><li>unitTile is 90 by 576 in 16FFP and 64 by 300 in N07: scale factors 0.71 and 0.52</li></ul><ul><li>srams scale 0.63 in X and 0.61 in Y.</li></ul></li></ul><h2 id="MarkRempel-07/12/2019">07/12/2019</h2><ul><li>dp smartgen speed only optimization option only helps dmi<ul><li>all ncore and presto units checked except ioaiu and gen_wrapper_1</li></ul><ul><li>all slowdown 10-20ps on WNS with increases in TNS and path count</li></ul></li><li>DMI tested with group_paths for atomic add<ul><li>including setting for dp speed only (20ps gain for add) group_paths take paths from -273ps to -125ps</li></ul><ul><li>still too much</li></ul><ul><li>atomic add module flagged by DC as having datapath leakage; Tso-Wei will take a look.</li></ul></li><li>Kibana<ul><li>Met with Steve Potter to go over ELK</li></ul><ul><li>Agreed csv used to generate html can be used for Kibana</li></ul><ul><li>next need to generate a JSON from csv with date (and probably project added) and&nbsp; put JSON somewhere Beats/Logstash will look</li></ul><ul><li>will work items/issues out with Steve</li></ul></li></ul><h2 id="MarkRempel-07/03/2019">07/03/2019</h2><ul><li>TSMC 16FFC/N07<ul><li>DV wanted server back so back to square one</li></ul><ul><li>zero progress past two quarters since stalled in IT</li></ul></li><li>Artsyn<ul><li>adding analyze_datapath_extraction report to DC</li></ul><ul><li>testing whether seting dp smartgen option to optimize for speed only is worthwhile</li></ul></li></ul><h2 id="MarkRempel-06/28/2019">06/28/2019</h2><ul><li>Unit Pin Placement<ul><li>completed testing and installed artsyn v2.6</li></ul><ul><li>presto pin placement motivated a top level re-floorplan plus area growth.</li></ul></li><li>Ran Ncore2.6 synthesis on latest rtl with dmi timing fix</li><li>TSMC 16FFC/N07&nbsp;<ul><li>server being setup</li></ul></li><li>Kibana<ul><li>spoke with Steve Potter; will have mtg post July 4th week</li></ul><ul><li>Steve stated json file is best interface to Kibana</li></ul></li></ul><h2 id="MarkRempel-06/21/2019">06/21/2019</h2><ul><li>Wavious CodaCache<ul><li>Wavious flagging on more than just fanout but timing and single bit register</li></ul><ul><li>de-prioritized effort</li></ul></li><li>Unit Pin Placement<ul><li>developed semi auto pin placement based on codaCache pin placement methodology</li></ul><ul><li>testing on dve; next test with presto central run then ncore central run.</li></ul></li><li>Ran Ncore2.6 Synthesis and sent results to Boon and Khaleel.</li><li>Went through artsyn synthesis setup with Benny to run on maestro top level (old dryrun) json.<ul><li>plenty of VER and ELAB errors.&nbsp;</li></ul></li></ul><h2 id="MarkRempel-06/14/2019">06/14/2019</h2><ul><li>Released Artsyn Multi-PVT central synthesis runs into production.</li><li>Changed ncore project sdc file to use set_disable_timing for don't-care and constant signals.</li><li>Investigating Wavious codacache question to determine if a meaningful check can be done.</li><li>Enabled bus_wrapper_flop for DMI and IOAIU data cache runs from 6/15</li><li>16FFC/7FF being upheld by lack of server.</li></ul><h2 id="MarkRempel-06/07/2019">06/07/2019</h2><ul><li>worked with Bhavin to create central design data directory<ul><li>put srams into&nbsp;/engr/dev/design/CLN16FFPLUS/sram</li></ul></li><li>created flopped bus_wrapper ending in bus_wrapper_flop.v for single port srams 1K and greater.</li><li>Four PVT run synthesis<ul><li>spent couple of days trying to get a tabbed format in html for the automated email</li></ul><ul><li>scrapped trying to do tabs and switched to using links at top but still need to open in browser for links to work</li></ul><ul><li>running full tests on ncore and presto central runs</li></ul></li><li>timing<ul><li>dmi timing with recommended config settings post ccp timing fix has feedback paths which don't make sense to me</li></ul></li></ul><h2 id="MarkRempel-05/31/2019">05/31/2019</h2><ul><li>updated def file size for presto</li><li>re-configured sram directory structure for CCS and NDLM models to reduce duplication in non-characterization files<ul><li>motivated by needing to create flop wrappers for large srams</li></ul></li><li>created ncore central runs for dc check to run daily except for days full dc run reports due.&nbsp;</li><li>adding ssngp0p72vm40 and tt0p8v25c timing for synthesis runs<ul><li>reports dir too crowded so pvt/corner sub-dirs. created and timing reports created in respective pvt dir.</li></ul><ul><li>summarizing multi-pvt reports and creating central run summary report is still ongoing.</li></ul></li><li>TBD (short term)<ul><li>check data output timing for dmi with ccp timing fix</li></ul><ul><li>something about central sram dir for verification</li></ul></li></ul><h2 id="MarkRempel-05/24/2019">05/24/2019</h2><ul><li>created def files for presto blocks</li><li>dmi 8K data cache srams have +30ps in ssgnp&nbsp;@ 1.6GHz with flop added at sram output.</li><li>increased dmi def file size since util increased to 75%; set area to achieve 65% util<ul><li>also decreased x channel width from 45um to 22.5um.</li></ul></li><li>worked on simple cell upsize script for cells on paths from sram flop to next flop.<ul><li>result analysis pending&nbsp;</li></ul></li></ul><h2 id="MarkRempel-05/17/2019">05/17/2019</h2><ul><li>Presented results with flop at sram output with magnet placement that show +90ps in ssgnp for 1.6GHz</li><li>created def files for ioaiu Xilinx config and dce Xilinx config</li></ul><h2 id="MarkRempel-05/10/2019">05/10/2019</h2><ul><li>Dev and Testing for two configs run during central run</li><li>Experiments to get 1.6GHz in 16FF ssgnp</li></ul><h2 id="MarkRempel-05/03/2019">05/03/2019</h2><ul><li>CodaCache: performed synthesis runs for jama v1.2 release checklist</li><li>Symphony: enabled presto hierarchical synthesis by disabling a link check for macro not found; no macros in presto and still need to root cause.</li><li>Artsyn v2.3: parameterized central run scripts to overhead.&nbsp;</li><li>TSMC N07: finally got access to Technology Files and Technology RC.&nbsp;<ul><li>Still need to download</li></ul><ul><li>Server and Disks need installed and setup before N07 unpack.</li></ul></li></ul>