$date
	Sun Aug 28 22:25:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_clock1 $end
$var wire 1 ! clk1 $end
$scope module CLK1GEN $end
$var reg 1 ! clk1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
$end
#1
1!
#2
0!
#3
1!
#4
0!
#5
1!
#6
0!
#7
1!
#8
0!
#9
1!
#10
0!
