
cycle:[0], pc:[0(0)], IF:[], ID:[], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[1], pc:[0(0)], IF:[<0>: Addi zero(x0), zero(x0), 0], ID:[], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[2], pc:[0(0)], IF:[<4>: Addi ra(x1), zero(x0), -1], ID:[<0>: Addi zero(x0), zero(x0), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[3], pc:[0(0)], IF:[<8>: Lui sp(x2), 16384], ID:[<4>: Addi ra(x1), zero(x0), -1], EX:[<0>: Addi zero(x0), zero(x0), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[4], pc:[4(4)], IF:[<12>: Addi sp(x2), sp(x2), 0], ID:[<8>: Lui sp(x2), 16384], EX:[<4>: Addi ra(x1), zero(x0), -1], MEM:[<0>: Addi zero(x0), zero(x0), 0], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[5], pc:[8(8)], IF:[<16>: Addi gp(x3), zero(x0), 0], ID:[<12>: Addi sp(x2), sp(x2), 0], EX:[<8>: Lui sp(x2), 16384], MEM:[<4>: Addi ra(x1), zero(x0), -1], WB:[<0>: Addi zero(x0), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[6], pc:[12(c)], IF:[<20>: Lui tp(x4), 4096], ID:[<16>: Addi gp(x3), zero(x0), 0], EX:[<12>: Addi sp(x2), sp(x2), 0], MEM:[<8>: Lui sp(x2), 16384], WB:[<4>: Addi ra(x1), zero(x0), -1], 
	Forwarding: sp(x2):[67108864(4000000)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[7], pc:[16(10)], IF:[<24>: Addi tp(x4), tp(x4), 0], ID:[<20>: Lui tp(x4), 4096], EX:[<16>: Addi gp(x3), zero(x0), 0], MEM:[<12>: Addi sp(x2), sp(x2), 0], WB:[<8>: Lui sp(x2), 16384], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[8], pc:[20(14)], IF:[<28>: Addi t0(x5), zero(x0), 0], ID:[<24>: Addi tp(x4), tp(x4), 0], EX:[<20>: Lui tp(x4), 4096], MEM:[<16>: Addi gp(x3), zero(x0), 0], WB:[<12>: Addi sp(x2), sp(x2), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[9], pc:[24(18)], IF:[<32>: Addi t1(x6), zero(x0), 0], ID:[<28>: Addi t0(x5), zero(x0), 0], EX:[<24>: Addi tp(x4), tp(x4), 0], MEM:[<20>: Lui tp(x4), 4096], WB:[<16>: Addi gp(x3), zero(x0), 0], 
	Forwarding: tp(x4):[16777216(1000000)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[10], pc:[28(1c)], IF:[<36>: Addi t2(x7), zero(x0), 0], ID:[<32>: Addi t1(x6), zero(x0), 0], EX:[<28>: Addi t0(x5), zero(x0), 0], MEM:[<24>: Addi tp(x4), tp(x4), 0], WB:[<20>: Lui tp(x4), 4096], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[11], pc:[32(20)], IF:[<40>: Addi s0/fp(x8), zero(x0), 0], ID:[<36>: Addi t2(x7), zero(x0), 0], EX:[<32>: Addi t1(x6), zero(x0), 0], MEM:[<28>: Addi t0(x5), zero(x0), 0], WB:[<24>: Addi tp(x4), tp(x4), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[12], pc:[36(24)], IF:[<44>: Addi s1(x9), zero(x0), 0], ID:[<40>: Addi s0/fp(x8), zero(x0), 0], EX:[<36>: Addi t2(x7), zero(x0), 0], MEM:[<32>: Addi t1(x6), zero(x0), 0], WB:[<28>: Addi t0(x5), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[13], pc:[40(28)], IF:[<48>: Addi a0(x10), zero(x0), 0], ID:[<44>: Addi s1(x9), zero(x0), 0], EX:[<40>: Addi s0/fp(x8), zero(x0), 0], MEM:[<36>: Addi t2(x7), zero(x0), 0], WB:[<32>: Addi t1(x6), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[14], pc:[44(2c)], IF:[<52>: Addi a1(x11), zero(x0), 0], ID:[<48>: Addi a0(x10), zero(x0), 0], EX:[<44>: Addi s1(x9), zero(x0), 0], MEM:[<40>: Addi s0/fp(x8), zero(x0), 0], WB:[<36>: Addi t2(x7), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[15], pc:[48(30)], IF:[<56>: Addi a2(x12), zero(x0), 0], ID:[<52>: Addi a1(x11), zero(x0), 0], EX:[<48>: Addi a0(x10), zero(x0), 0], MEM:[<44>: Addi s1(x9), zero(x0), 0], WB:[<40>: Addi s0/fp(x8), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[16], pc:[52(34)], IF:[<60>: Addi a3(x13), zero(x0), 0], ID:[<56>: Addi a2(x12), zero(x0), 0], EX:[<52>: Addi a1(x11), zero(x0), 0], MEM:[<48>: Addi a0(x10), zero(x0), 0], WB:[<44>: Addi s1(x9), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[17], pc:[56(38)], IF:[<64>: Addi a4(x14), zero(x0), 0], ID:[<60>: Addi a3(x13), zero(x0), 0], EX:[<56>: Addi a2(x12), zero(x0), 0], MEM:[<52>: Addi a1(x11), zero(x0), 0], WB:[<48>: Addi a0(x10), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[18], pc:[60(3c)], IF:[<68>: Addi a5(x15), zero(x0), 0], ID:[<64>: Addi a4(x14), zero(x0), 0], EX:[<60>: Addi a3(x13), zero(x0), 0], MEM:[<56>: Addi a2(x12), zero(x0), 0], WB:[<52>: Addi a1(x11), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[19], pc:[64(40)], IF:[<72>: Addi a6(x16), zero(x0), 0], ID:[<68>: Addi a5(x15), zero(x0), 0], EX:[<64>: Addi a4(x14), zero(x0), 0], MEM:[<60>: Addi a3(x13), zero(x0), 0], WB:[<56>: Addi a2(x12), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[20], pc:[68(44)], IF:[<76>: Addi a7(x17), zero(x0), 0], ID:[<72>: Addi a6(x16), zero(x0), 0], EX:[<68>: Addi a5(x15), zero(x0), 0], MEM:[<64>: Addi a4(x14), zero(x0), 0], WB:[<60>: Addi a3(x13), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[21], pc:[72(48)], IF:[<80>: Addi s2(x18), zero(x0), 0], ID:[<76>: Addi a7(x17), zero(x0), 0], EX:[<72>: Addi a6(x16), zero(x0), 0], MEM:[<68>: Addi a5(x15), zero(x0), 0], WB:[<64>: Addi a4(x14), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[22], pc:[76(4c)], IF:[<84>: Addi s3(x19), zero(x0), 0], ID:[<80>: Addi s2(x18), zero(x0), 0], EX:[<76>: Addi a7(x17), zero(x0), 0], MEM:[<72>: Addi a6(x16), zero(x0), 0], WB:[<68>: Addi a5(x15), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[23], pc:[80(50)], IF:[<88>: Addi s4(x20), zero(x0), 0], ID:[<84>: Addi s3(x19), zero(x0), 0], EX:[<80>: Addi s2(x18), zero(x0), 0], MEM:[<76>: Addi a7(x17), zero(x0), 0], WB:[<72>: Addi a6(x16), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[24], pc:[84(54)], IF:[<92>: Addi s5(x21), zero(x0), 0], ID:[<88>: Addi s4(x20), zero(x0), 0], EX:[<84>: Addi s3(x19), zero(x0), 0], MEM:[<80>: Addi s2(x18), zero(x0), 0], WB:[<76>: Addi a7(x17), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[25], pc:[88(58)], IF:[<96>: Addi s6(x22), zero(x0), 0], ID:[<92>: Addi s5(x21), zero(x0), 0], EX:[<88>: Addi s4(x20), zero(x0), 0], MEM:[<84>: Addi s3(x19), zero(x0), 0], WB:[<80>: Addi s2(x18), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[26], pc:[92(5c)], IF:[<100>: Addi s7(x23), zero(x0), 0], ID:[<96>: Addi s6(x22), zero(x0), 0], EX:[<92>: Addi s5(x21), zero(x0), 0], MEM:[<88>: Addi s4(x20), zero(x0), 0], WB:[<84>: Addi s3(x19), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[27], pc:[96(60)], IF:[<104>: Addi s8(x24), zero(x0), 0], ID:[<100>: Addi s7(x23), zero(x0), 0], EX:[<96>: Addi s6(x22), zero(x0), 0], MEM:[<92>: Addi s5(x21), zero(x0), 0], WB:[<88>: Addi s4(x20), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[28], pc:[100(64)], IF:[<108>: Addi s9(x25), zero(x0), 0], ID:[<104>: Addi s8(x24), zero(x0), 0], EX:[<100>: Addi s7(x23), zero(x0), 0], MEM:[<96>: Addi s6(x22), zero(x0), 0], WB:[<92>: Addi s5(x21), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[29], pc:[104(68)], IF:[<112>: Addi s10(x26), zero(x0), 0], ID:[<108>: Addi s9(x25), zero(x0), 0], EX:[<104>: Addi s8(x24), zero(x0), 0], MEM:[<100>: Addi s7(x23), zero(x0), 0], WB:[<96>: Addi s6(x22), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[30], pc:[108(6c)], IF:[<116>: Addi s11(x27), zero(x0), 0], ID:[<112>: Addi s10(x26), zero(x0), 0], EX:[<108>: Addi s9(x25), zero(x0), 0], MEM:[<104>: Addi s8(x24), zero(x0), 0], WB:[<100>: Addi s7(x23), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[31], pc:[112(70)], IF:[<120>: Addi t3(x28), zero(x0), 0], ID:[<116>: Addi s11(x27), zero(x0), 0], EX:[<112>: Addi s10(x26), zero(x0), 0], MEM:[<108>: Addi s9(x25), zero(x0), 0], WB:[<104>: Addi s8(x24), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[32], pc:[116(74)], IF:[<124>: Addi t4(x29), zero(x0), 0], ID:[<120>: Addi t3(x28), zero(x0), 0], EX:[<116>: Addi s11(x27), zero(x0), 0], MEM:[<112>: Addi s10(x26), zero(x0), 0], WB:[<108>: Addi s9(x25), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[33], pc:[120(78)], IF:[<128>: Addi t5(x30), zero(x0), 0], ID:[<124>: Addi t4(x29), zero(x0), 0], EX:[<120>: Addi t3(x28), zero(x0), 0], MEM:[<116>: Addi s11(x27), zero(x0), 0], WB:[<112>: Addi s10(x26), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[34], pc:[124(7c)], IF:[<132>: Addi t6(x31), zero(x0), 0], ID:[<128>: Addi t5(x30), zero(x0), 0], EX:[<124>: Addi t4(x29), zero(x0), 0], MEM:[<120>: Addi t3(x28), zero(x0), 0], WB:[<116>: Addi s11(x27), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[35], pc:[128(80)], IF:[<136>: Addi sp(x2), sp(x2), -32], ID:[<132>: Addi t6(x31), zero(x0), 0], EX:[<128>: Addi t5(x30), zero(x0), 0], MEM:[<124>: Addi t4(x29), zero(x0), 0], WB:[<120>: Addi t3(x28), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[36], pc:[132(84)], IF:[<140>: Sw ra(x1), 28(sp(x2))], ID:[<136>: Addi sp(x2), sp(x2), -32], EX:[<132>: Addi t6(x31), zero(x0), 0], MEM:[<128>: Addi t5(x30), zero(x0), 0], WB:[<124>: Addi t4(x29), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[37], pc:[136(88)], IF:[<144>: Sw s0/fp(x8), 24(sp(x2))], ID:[<140>: Sw ra(x1), 28(sp(x2))], EX:[<136>: Addi sp(x2), sp(x2), -32], MEM:[<132>: Addi t6(x31), zero(x0), 0], WB:[<128>: Addi t5(x30), zero(x0), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[38], pc:[140(8c)], IF:[<148>: Addi s0/fp(x8), sp(x2), 32], ID:[<144>: Sw s0/fp(x8), 24(sp(x2))], EX:[<140>: Sw ra(x1), 28(sp(x2))], MEM:[<136>: Addi sp(x2), sp(x2), -32], WB:[<132>: Addi t6(x31), zero(x0), 0], 
	Forwarding: sp(x2):[67108832(3ffffe0)]
	Stall occurs until cycle: 39
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108864(4000000)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[40], pc:[144(90)], IF:[<152>: Addi a5(x15), zero(x0), 2], ID:[<148>: Addi s0/fp(x8), sp(x2), 32], EX:[<144>: Sw s0/fp(x8), 24(sp(x2))], MEM:[<140>: Sw ra(x1), 28(sp(x2))], WB:[<136>: Addi sp(x2), sp(x2), -32], 
	Memory acsess: [Sw ra(x1), 28(sp(x2))]
	Memory address: [3fffffc]
	Last write cycle: 0
	Cache miss occurs, stall until cycle: 92
	Forwarding: sp(x2):[67108832(3ffffe0)]
	Stall occurs until cycle: 93
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Cache miss---------------------------------------------------------


cycle:[94], pc:[148(94)], IF:[<156>: Sw a5(x15), -20(s0/fp(x8))], ID:[<152>: Addi a5(x15), zero(x0), 2], EX:[<148>: Addi s0/fp(x8), sp(x2), 32], MEM:[<144>: Sw s0/fp(x8), 24(sp(x2))], WB:[<140>: Sw ra(x1), 28(sp(x2))], 
	Memory acsess: [Sw s0/fp(x8), 24(sp(x2))]
	Memory address: [3fffff8]
	Last write cycle: 0
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[95], pc:[152(98)], IF:[<160>: Addi a5(x15), zero(x0), 1], ID:[<156>: Sw a5(x15), -20(s0/fp(x8))], EX:[<152>: Addi a5(x15), zero(x0), 2], MEM:[<148>: Addi s0/fp(x8), sp(x2), 32], WB:[<144>: Sw s0/fp(x8), 24(sp(x2))], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[0(0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[96], pc:[156(9c)], IF:[<164>: Sw a5(x15), -24(s0/fp(x8))], ID:[<160>: Addi a5(x15), zero(x0), 1], EX:[<156>: Sw a5(x15), -20(s0/fp(x8))], MEM:[<152>: Addi a5(x15), zero(x0), 2], WB:[<148>: Addi s0/fp(x8), sp(x2), 32], 
	Forwarding: s0/fp(x8):[67108864(4000000)]
	Forwarding: a5(x15):[2(2)]
	Stall occurs until cycle: 97
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[98], pc:[160(a0)], IF:[<168>: Lui a5(x15), 64], ID:[<164>: Sw a5(x15), -24(s0/fp(x8))], EX:[<160>: Addi a5(x15), zero(x0), 1], MEM:[<156>: Sw a5(x15), -20(s0/fp(x8))], WB:[<152>: Addi a5(x15), zero(x0), 2], 
	Memory acsess: [Sw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffffec]
	Last write cycle: 0
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[99], pc:[164(a4)], IF:[<172>: Sw zero(x0), 0(a5(x15))], ID:[<168>: Lui a5(x15), 64], EX:[<164>: Sw a5(x15), -24(s0/fp(x8))], MEM:[<160>: Addi a5(x15), zero(x0), 1], WB:[<156>: Sw a5(x15), -20(s0/fp(x8))], 
	Forwarding: a5(x15):[1(1)]
	Stall occurs until cycle: 100
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[101], pc:[168(a8)], IF:[<176>: Lw a1(x11), -24(s0/fp(x8))], ID:[<172>: Sw zero(x0), 0(a5(x15))], EX:[<168>: Lui a5(x15), 64], MEM:[<164>: Sw a5(x15), -24(s0/fp(x8))], WB:[<160>: Addi a5(x15), zero(x0), 1], 
	Memory acsess: [Sw a5(x15), -24(s0/fp(x8))]
	Memory address: [3ffffe8]
	Last write cycle: 0
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[102], pc:[172(ac)], IF:[<180>: Lw a0(x10), -20(s0/fp(x8))], ID:[<176>: Lw a1(x11), -24(s0/fp(x8))], EX:[<172>: Sw zero(x0), 0(a5(x15))], MEM:[<168>: Lui a5(x15), 64], WB:[<164>: Sw a5(x15), -24(s0/fp(x8))], 
	Forwarding: a5(x15):[262144(40000)]
	Stall occurs until cycle: 103
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[104], pc:[176(b0)], IF:[<184>: Jal ra(x1), 56], ID:[<180>: Lw a0(x10), -20(s0/fp(x8))], EX:[<176>: Lw a1(x11), -24(s0/fp(x8))], MEM:[<172>: Sw zero(x0), 0(a5(x15))], WB:[<168>: Lui a5(x15), 64], 
	Memory acsess: [Sw zero(x0), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 0
	Stall occurs until cycle: 105
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[106], pc:[180(b4)], IF:[<188>: Sw a0(x10), -28(s0/fp(x8))], ID:[<184>: Jal ra(x1), 56], EX:[<180>: Lw a0(x10), -20(s0/fp(x8))], MEM:[<176>: Lw a1(x11), -24(s0/fp(x8))], WB:[<172>: Sw zero(x0), 0(a5(x15))], 
	Memory acsess: [Lw a1(x11), -24(s0/fp(x8))]
	Memory address: [3ffffe8]
	Last write cycle: 101
	Stall occurs until cycle: 107
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[108], pc:[184(b8)], IF:[<192>: Lw a0(x10), -28(s0/fp(x8))], ID:[<188>: Sw a0(x10), -28(s0/fp(x8))], EX:[<184>: Jal ra(x1), 56], MEM:[<180>: Lw a0(x10), -20(s0/fp(x8))], WB:[<176>: Lw a1(x11), -24(s0/fp(x8))], 
	Memory acsess: [Lw a0(x10), -20(s0/fp(x8))]
	Memory address: [3ffffec]
	Last write cycle: 98
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[109], pc:[240(f0)], IF:[], ID:[], EX:[], MEM:[<184>: Jal ra(x1), 56], WB:[<180>: Lw a0(x10), -20(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[-1(ffffffff)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[110], pc:[240(f0)], IF:[<240>: Addi sp(x2), sp(x2), -32], ID:[], EX:[], MEM:[], WB:[<184>: Jal ra(x1), 56], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[111], pc:[240(f0)], IF:[<244>: Sw ra(x1), 28(sp(x2))], ID:[<240>: Addi sp(x2), sp(x2), -32], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[112], pc:[240(f0)], IF:[<248>: Sw s0/fp(x8), 24(sp(x2))], ID:[<244>: Sw ra(x1), 28(sp(x2))], EX:[<240>: Addi sp(x2), sp(x2), -32], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[113], pc:[244(f4)], IF:[<252>: Sw s1(x9), 20(sp(x2))], ID:[<248>: Sw s0/fp(x8), 24(sp(x2))], EX:[<244>: Sw ra(x1), 28(sp(x2))], MEM:[<240>: Addi sp(x2), sp(x2), -32], WB:[], 
	Forwarding: sp(x2):[67108800(3ffffc0)]
	Stall occurs until cycle: 114
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[115], pc:[248(f8)], IF:[<256>: Addi s0/fp(x8), sp(x2), 32], ID:[<252>: Sw s1(x9), 20(sp(x2))], EX:[<248>: Sw s0/fp(x8), 24(sp(x2))], MEM:[<244>: Sw ra(x1), 28(sp(x2))], WB:[<240>: Addi sp(x2), sp(x2), -32], 
	Memory acsess: [Sw ra(x1), 28(sp(x2))]
	Memory address: [3ffffdc]
	Last write cycle: 0
	Forwarding: sp(x2):[67108800(3ffffc0)]
	Stall occurs until cycle: 116
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[117], pc:[252(fc)], IF:[<260>: Sw a0(x10), -20(s0/fp(x8))], ID:[<256>: Addi s0/fp(x8), sp(x2), 32], EX:[<252>: Sw s1(x9), 20(sp(x2))], MEM:[<248>: Sw s0/fp(x8), 24(sp(x2))], WB:[<244>: Sw ra(x1), 28(sp(x2))], 
	Memory acsess: [Sw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffffd8]
	Last write cycle: 0
	Stall occurs until cycle: 118
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[119], pc:[256(100)], IF:[<264>: Sw a1(x11), -24(s0/fp(x8))], ID:[<260>: Sw a0(x10), -20(s0/fp(x8))], EX:[<256>: Addi s0/fp(x8), sp(x2), 32], MEM:[<252>: Sw s1(x9), 20(sp(x2))], WB:[<248>: Sw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Sw s1(x9), 20(sp(x2))]
	Memory address: [3ffffd4]
	Last write cycle: 0
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[120], pc:[260(104)], IF:[<268>: Lui a5(x15), 64], ID:[<264>: Sw a1(x11), -24(s0/fp(x8))], EX:[<260>: Sw a0(x10), -20(s0/fp(x8))], MEM:[<256>: Addi s0/fp(x8), sp(x2), 32], WB:[<252>: Sw s1(x9), 20(sp(x2))], 
	Forwarding: s0/fp(x8):[67108832(3ffffe0)]
	Stall occurs until cycle: 121
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[122], pc:[264(108)], IF:[<272>: Lw a5(x15), 0(a5(x15))], ID:[<268>: Lui a5(x15), 64], EX:[<264>: Sw a1(x11), -24(s0/fp(x8))], MEM:[<260>: Sw a0(x10), -20(s0/fp(x8))], WB:[<256>: Addi s0/fp(x8), sp(x2), 32], 
	Memory acsess: [Sw a0(x10), -20(s0/fp(x8))]
	Memory address: [3ffffcc]
	Last write cycle: 0
	Forwarding: s0/fp(x8):[67108832(3ffffe0)]
	Stall occurs until cycle: 123
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[124], pc:[268(10c)], IF:[<276>: Addi a4(x14), a5(x15), 1], ID:[<272>: Lw a5(x15), 0(a5(x15))], EX:[<268>: Lui a5(x15), 64], MEM:[<264>: Sw a1(x11), -24(s0/fp(x8))], WB:[<260>: Sw a0(x10), -20(s0/fp(x8))], 
	Memory acsess: [Sw a1(x11), -24(s0/fp(x8))]
	Memory address: [3ffffc8]
	Last write cycle: 0
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[125], pc:[272(110)], IF:[<280>: Lui a5(x15), 64], ID:[<276>: Addi a4(x14), a5(x15), 1], EX:[<272>: Lw a5(x15), 0(a5(x15))], MEM:[<268>: Lui a5(x15), 64], WB:[<264>: Sw a1(x11), -24(s0/fp(x8))], 
	Forwarding: a5(x15):[262144(40000)]
	Stall occurs until cycle: 126
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[127], pc:[276(114)], IF:[<284>: Sw a4(x14), 0(a5(x15))], ID:[<280>: Lui a5(x15), 64], EX:[<276>: Addi a4(x14), a5(x15), 1], MEM:[<272>: Lw a5(x15), 0(a5(x15))], WB:[<268>: Lui a5(x15), 64], 
	Memory acsess: [Lw a5(x15), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 104
	Forwarding: a5(x15):[0(0)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[128], pc:[280(118)], IF:[<288>: Lw a5(x15), -20(s0/fp(x8))], ID:[<284>: Sw a4(x14), 0(a5(x15))], EX:[<280>: Lui a5(x15), 64], MEM:[<276>: Addi a4(x14), a5(x15), 1], WB:[<272>: Lw a5(x15), 0(a5(x15))], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[0(0)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[129], pc:[284(11c)], IF:[<292>: Bne a5(x15), zero(x0), 16], ID:[<288>: Lw a5(x15), -20(s0/fp(x8))], EX:[<284>: Sw a4(x14), 0(a5(x15))], MEM:[<280>: Lui a5(x15), 64], WB:[<276>: Addi a4(x14), a5(x15), 1], 
	Forwarding: a5(x15):[262144(40000)]
	Forwarding: a4(x14):[1(1)]
	Stall occurs until cycle: 130
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[131], pc:[288(120)], IF:[<296>: Lw a5(x15), -24(s0/fp(x8))], ID:[<292>: Bne a5(x15), zero(x0), 16], EX:[<288>: Lw a5(x15), -20(s0/fp(x8))], MEM:[<284>: Sw a4(x14), 0(a5(x15))], WB:[<280>: Lui a5(x15), 64], 
	Memory acsess: [Sw a4(x14), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 104
	Stall occurs until cycle: 132
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[133], pc:[292(124)], IF:[<300>: Addi a5(x15), a5(x15), 1], ID:[<296>: Lw a5(x15), -24(s0/fp(x8))], EX:[<292>: Bne a5(x15), zero(x0), 16], MEM:[<288>: Lw a5(x15), -20(s0/fp(x8))], WB:[<284>: Sw a4(x14), 0(a5(x15))], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffffcc]
	Last write cycle: 122
	Forwarding: a5(x15):[2(2)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------



---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[134], pc:[308(134)], IF:[], ID:[], EX:[], MEM:[<292>: Bne a5(x15), zero(x0), 16], WB:[<288>: Lw a5(x15), -20(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[135], pc:[308(134)], IF:[<308>: Lw a5(x15), -24(s0/fp(x8))], ID:[], EX:[], MEM:[], WB:[<292>: Bne a5(x15), zero(x0), 16], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[136], pc:[308(134)], IF:[<312>: Bne a5(x15), zero(x0), 32], ID:[<308>: Lw a5(x15), -24(s0/fp(x8))], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[137], pc:[308(134)], IF:[<316>: Lw a5(x15), -20(s0/fp(x8))], ID:[<312>: Bne a5(x15), zero(x0), 32], EX:[<308>: Lw a5(x15), -24(s0/fp(x8))], MEM:[], WB:[], 
	Stall occurs until cycle: 138
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[139], pc:[312(138)], IF:[<320>: Addi a5(x15), a5(x15), -1], ID:[<316>: Lw a5(x15), -20(s0/fp(x8))], EX:[<312>: Bne a5(x15), zero(x0), 32], MEM:[<308>: Lw a5(x15), -24(s0/fp(x8))], WB:[], 
	Memory acsess: [Lw a5(x15), -24(s0/fp(x8))]
	Memory address: [3ffffc8]
	Last write cycle: 124
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------



---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[140], pc:[344(158)], IF:[], ID:[], EX:[], MEM:[<312>: Bne a5(x15), zero(x0), 32], WB:[<308>: Lw a5(x15), -24(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[141], pc:[344(158)], IF:[<344>: Lw a5(x15), -20(s0/fp(x8))], ID:[], EX:[], MEM:[], WB:[<312>: Bne a5(x15), zero(x0), 32], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[142], pc:[344(158)], IF:[<348>: Addi s1(x9), a5(x15), -1], ID:[<344>: Lw a5(x15), -20(s0/fp(x8))], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[143], pc:[344(158)], IF:[<352>: Lw a5(x15), -24(s0/fp(x8))], ID:[<348>: Addi s1(x9), a5(x15), -1], EX:[<344>: Lw a5(x15), -20(s0/fp(x8))], MEM:[], WB:[], 
	Stall occurs until cycle: 144
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[145], pc:[348(15c)], IF:[<356>: Addi a5(x15), a5(x15), -1], ID:[<352>: Lw a5(x15), -24(s0/fp(x8))], EX:[<348>: Addi s1(x9), a5(x15), -1], MEM:[<344>: Lw a5(x15), -20(s0/fp(x8))], WB:[], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffffcc]
	Last write cycle: 122
	Forwarding: a5(x15):[2(2)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[146], pc:[352(160)], IF:[<360>: Addi a1(x11), a5(x15), 0], ID:[<356>: Addi a5(x15), a5(x15), -1], EX:[<352>: Lw a5(x15), -24(s0/fp(x8))], MEM:[<348>: Addi s1(x9), a5(x15), -1], WB:[<344>: Lw a5(x15), -20(s0/fp(x8))], 
	Stall occurs until cycle: 147
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[148], pc:[356(164)], IF:[<364>: Lw a0(x10), -20(s0/fp(x8))], ID:[<360>: Addi a1(x11), a5(x15), 0], EX:[<356>: Addi a5(x15), a5(x15), -1], MEM:[<352>: Lw a5(x15), -24(s0/fp(x8))], WB:[<348>: Addi s1(x9), a5(x15), -1], 
	Memory acsess: [Lw a5(x15), -24(s0/fp(x8))]
	Memory address: [3ffffc8]
	Last write cycle: 124
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[149], pc:[360(168)], IF:[<368>: Jal ra(x1), -128], ID:[<364>: Lw a0(x10), -20(s0/fp(x8))], EX:[<360>: Addi a1(x11), a5(x15), 0], MEM:[<356>: Addi a5(x15), a5(x15), -1], WB:[<352>: Lw a5(x15), -24(s0/fp(x8))], 
	Forwarding: a5(x15):[0(0)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[150], pc:[364(16c)], IF:[<372>: Addi a5(x15), a0(x10), 0], ID:[<368>: Jal ra(x1), -128], EX:[<364>: Lw a0(x10), -20(s0/fp(x8))], MEM:[<360>: Addi a1(x11), a5(x15), 0], WB:[<356>: Addi a5(x15), a5(x15), -1], 
	Stall occurs until cycle: 151
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[152], pc:[368(170)], IF:[<376>: Addi a1(x11), a5(x15), 0], ID:[<372>: Addi a5(x15), a0(x10), 0], EX:[<368>: Jal ra(x1), -128], MEM:[<364>: Lw a0(x10), -20(s0/fp(x8))], WB:[<360>: Addi a1(x11), a5(x15), 0], 
	Memory acsess: [Lw a0(x10), -20(s0/fp(x8))]
	Memory address: [3ffffcc]
	Last write cycle: 122
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[153], pc:[240(f0)], IF:[], ID:[], EX:[], MEM:[<368>: Jal ra(x1), -128], WB:[<364>: Lw a0(x10), -20(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[154], pc:[240(f0)], IF:[<240>: Addi sp(x2), sp(x2), -32], ID:[], EX:[], MEM:[], WB:[<368>: Jal ra(x1), -128], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[155], pc:[240(f0)], IF:[<244>: Sw ra(x1), 28(sp(x2))], ID:[<240>: Addi sp(x2), sp(x2), -32], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[156], pc:[240(f0)], IF:[<248>: Sw s0/fp(x8), 24(sp(x2))], ID:[<244>: Sw ra(x1), 28(sp(x2))], EX:[<240>: Addi sp(x2), sp(x2), -32], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[157], pc:[244(f4)], IF:[<252>: Sw s1(x9), 20(sp(x2))], ID:[<248>: Sw s0/fp(x8), 24(sp(x2))], EX:[<244>: Sw ra(x1), 28(sp(x2))], MEM:[<240>: Addi sp(x2), sp(x2), -32], WB:[], 
	Forwarding: sp(x2):[67108768(3ffffa0)]
	Stall occurs until cycle: 158
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[159], pc:[248(f8)], IF:[<256>: Addi s0/fp(x8), sp(x2), 32], ID:[<252>: Sw s1(x9), 20(sp(x2))], EX:[<248>: Sw s0/fp(x8), 24(sp(x2))], MEM:[<244>: Sw ra(x1), 28(sp(x2))], WB:[<240>: Addi sp(x2), sp(x2), -32], 
	Memory acsess: [Sw ra(x1), 28(sp(x2))]
	Memory address: [3ffffbc]
	Last write cycle: 0
	Cache miss occurs, stall until cycle: 211
	Forwarding: sp(x2):[67108768(3ffffa0)]
	Stall occurs until cycle: 212
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Cache miss---------------------------------------------------------


cycle:[213], pc:[252(fc)], IF:[<260>: Sw a0(x10), -20(s0/fp(x8))], ID:[<256>: Addi s0/fp(x8), sp(x2), 32], EX:[<252>: Sw s1(x9), 20(sp(x2))], MEM:[<248>: Sw s0/fp(x8), 24(sp(x2))], WB:[<244>: Sw ra(x1), 28(sp(x2))], 
	Memory acsess: [Sw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffffb8]
	Last write cycle: 0
	Stall occurs until cycle: 214
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[215], pc:[256(100)], IF:[<264>: Sw a1(x11), -24(s0/fp(x8))], ID:[<260>: Sw a0(x10), -20(s0/fp(x8))], EX:[<256>: Addi s0/fp(x8), sp(x2), 32], MEM:[<252>: Sw s1(x9), 20(sp(x2))], WB:[<248>: Sw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Sw s1(x9), 20(sp(x2))]
	Memory address: [3ffffb4]
	Last write cycle: 0
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[216], pc:[260(104)], IF:[<268>: Lui a5(x15), 64], ID:[<264>: Sw a1(x11), -24(s0/fp(x8))], EX:[<260>: Sw a0(x10), -20(s0/fp(x8))], MEM:[<256>: Addi s0/fp(x8), sp(x2), 32], WB:[<252>: Sw s1(x9), 20(sp(x2))], 
	Forwarding: s0/fp(x8):[67108800(3ffffc0)]
	Stall occurs until cycle: 217
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[218], pc:[264(108)], IF:[<272>: Lw a5(x15), 0(a5(x15))], ID:[<268>: Lui a5(x15), 64], EX:[<264>: Sw a1(x11), -24(s0/fp(x8))], MEM:[<260>: Sw a0(x10), -20(s0/fp(x8))], WB:[<256>: Addi s0/fp(x8), sp(x2), 32], 
	Memory acsess: [Sw a0(x10), -20(s0/fp(x8))]
	Memory address: [3ffffac]
	Last write cycle: 0
	Forwarding: s0/fp(x8):[67108800(3ffffc0)]
	Stall occurs until cycle: 219
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[220], pc:[268(10c)], IF:[<276>: Addi a4(x14), a5(x15), 1], ID:[<272>: Lw a5(x15), 0(a5(x15))], EX:[<268>: Lui a5(x15), 64], MEM:[<264>: Sw a1(x11), -24(s0/fp(x8))], WB:[<260>: Sw a0(x10), -20(s0/fp(x8))], 
	Memory acsess: [Sw a1(x11), -24(s0/fp(x8))]
	Memory address: [3ffffa8]
	Last write cycle: 0
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[221], pc:[272(110)], IF:[<280>: Lui a5(x15), 64], ID:[<276>: Addi a4(x14), a5(x15), 1], EX:[<272>: Lw a5(x15), 0(a5(x15))], MEM:[<268>: Lui a5(x15), 64], WB:[<264>: Sw a1(x11), -24(s0/fp(x8))], 
	Forwarding: a5(x15):[262144(40000)]
	Stall occurs until cycle: 222
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[223], pc:[276(114)], IF:[<284>: Sw a4(x14), 0(a5(x15))], ID:[<280>: Lui a5(x15), 64], EX:[<276>: Addi a4(x14), a5(x15), 1], MEM:[<272>: Lw a5(x15), 0(a5(x15))], WB:[<268>: Lui a5(x15), 64], 
	Memory acsess: [Lw a5(x15), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 131
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[224], pc:[280(118)], IF:[<288>: Lw a5(x15), -20(s0/fp(x8))], ID:[<284>: Sw a4(x14), 0(a5(x15))], EX:[<280>: Lui a5(x15), 64], MEM:[<276>: Addi a4(x14), a5(x15), 1], WB:[<272>: Lw a5(x15), 0(a5(x15))], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[1(1)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[225], pc:[284(11c)], IF:[<292>: Bne a5(x15), zero(x0), 16], ID:[<288>: Lw a5(x15), -20(s0/fp(x8))], EX:[<284>: Sw a4(x14), 0(a5(x15))], MEM:[<280>: Lui a5(x15), 64], WB:[<276>: Addi a4(x14), a5(x15), 1], 
	Forwarding: a5(x15):[262144(40000)]
	Forwarding: a4(x14):[2(2)]
	Stall occurs until cycle: 226
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[227], pc:[288(120)], IF:[<296>: Lw a5(x15), -24(s0/fp(x8))], ID:[<292>: Bne a5(x15), zero(x0), 16], EX:[<288>: Lw a5(x15), -20(s0/fp(x8))], MEM:[<284>: Sw a4(x14), 0(a5(x15))], WB:[<280>: Lui a5(x15), 64], 
	Memory acsess: [Sw a4(x14), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 131
	Stall occurs until cycle: 228
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[229], pc:[292(124)], IF:[<300>: Addi a5(x15), a5(x15), 1], ID:[<296>: Lw a5(x15), -24(s0/fp(x8))], EX:[<292>: Bne a5(x15), zero(x0), 16], MEM:[<288>: Lw a5(x15), -20(s0/fp(x8))], WB:[<284>: Sw a4(x14), 0(a5(x15))], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffffac]
	Last write cycle: 218
	Forwarding: a5(x15):[2(2)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------



---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[230], pc:[308(134)], IF:[], ID:[], EX:[], MEM:[<292>: Bne a5(x15), zero(x0), 16], WB:[<288>: Lw a5(x15), -20(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[231], pc:[308(134)], IF:[<308>: Lw a5(x15), -24(s0/fp(x8))], ID:[], EX:[], MEM:[], WB:[<292>: Bne a5(x15), zero(x0), 16], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[232], pc:[308(134)], IF:[<312>: Bne a5(x15), zero(x0), 32], ID:[<308>: Lw a5(x15), -24(s0/fp(x8))], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[233], pc:[308(134)], IF:[<316>: Lw a5(x15), -20(s0/fp(x8))], ID:[<312>: Bne a5(x15), zero(x0), 32], EX:[<308>: Lw a5(x15), -24(s0/fp(x8))], MEM:[], WB:[], 
	Stall occurs until cycle: 234
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[235], pc:[312(138)], IF:[<320>: Addi a5(x15), a5(x15), -1], ID:[<316>: Lw a5(x15), -20(s0/fp(x8))], EX:[<312>: Bne a5(x15), zero(x0), 32], MEM:[<308>: Lw a5(x15), -24(s0/fp(x8))], WB:[], 
	Memory acsess: [Lw a5(x15), -24(s0/fp(x8))]
	Memory address: [3ffffa8]
	Last write cycle: 220
	Forwarding: a5(x15):[0(0)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[236], pc:[316(13c)], IF:[<324>: Addi a1(x11), zero(x0), 1], ID:[<320>: Addi a5(x15), a5(x15), -1], EX:[<316>: Lw a5(x15), -20(s0/fp(x8))], MEM:[<312>: Bne a5(x15), zero(x0), 32], WB:[<308>: Lw a5(x15), -24(s0/fp(x8))], 
	Stall occurs until cycle: 237
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[238], pc:[320(140)], IF:[<328>: Addi a0(x10), a5(x15), 0], ID:[<324>: Addi a1(x11), zero(x0), 1], EX:[<320>: Addi a5(x15), a5(x15), -1], MEM:[<316>: Lw a5(x15), -20(s0/fp(x8))], WB:[<312>: Bne a5(x15), zero(x0), 32], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffffac]
	Last write cycle: 218
	Forwarding: a5(x15):[2(2)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[239], pc:[324(144)], IF:[<332>: Jal ra(x1), -92], ID:[<328>: Addi a0(x10), a5(x15), 0], EX:[<324>: Addi a1(x11), zero(x0), 1], MEM:[<320>: Addi a5(x15), a5(x15), -1], WB:[<316>: Lw a5(x15), -20(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[240], pc:[328(148)], IF:[<336>: Addi a5(x15), a0(x10), 0], ID:[<332>: Jal ra(x1), -92], EX:[<328>: Addi a0(x10), a5(x15), 0], MEM:[<324>: Addi a1(x11), zero(x0), 1], WB:[<320>: Addi a5(x15), a5(x15), -1], 
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[241], pc:[332(14c)], IF:[<340>: Jal zero(x0), 52], ID:[<336>: Addi a5(x15), a0(x10), 0], EX:[<332>: Jal ra(x1), -92], MEM:[<328>: Addi a0(x10), a5(x15), 0], WB:[<324>: Addi a1(x11), zero(x0), 1], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[242], pc:[240(f0)], IF:[], ID:[], EX:[], MEM:[<332>: Jal ra(x1), -92], WB:[<328>: Addi a0(x10), a5(x15), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[243], pc:[240(f0)], IF:[<240>: Addi sp(x2), sp(x2), -32], ID:[], EX:[], MEM:[], WB:[<332>: Jal ra(x1), -92], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[244], pc:[240(f0)], IF:[<244>: Sw ra(x1), 28(sp(x2))], ID:[<240>: Addi sp(x2), sp(x2), -32], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[245], pc:[240(f0)], IF:[<248>: Sw s0/fp(x8), 24(sp(x2))], ID:[<244>: Sw ra(x1), 28(sp(x2))], EX:[<240>: Addi sp(x2), sp(x2), -32], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[246], pc:[244(f4)], IF:[<252>: Sw s1(x9), 20(sp(x2))], ID:[<248>: Sw s0/fp(x8), 24(sp(x2))], EX:[<244>: Sw ra(x1), 28(sp(x2))], MEM:[<240>: Addi sp(x2), sp(x2), -32], WB:[], 
	Forwarding: sp(x2):[67108736(3ffff80)]
	Stall occurs until cycle: 247
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[248], pc:[248(f8)], IF:[<256>: Addi s0/fp(x8), sp(x2), 32], ID:[<252>: Sw s1(x9), 20(sp(x2))], EX:[<248>: Sw s0/fp(x8), 24(sp(x2))], MEM:[<244>: Sw ra(x1), 28(sp(x2))], WB:[<240>: Addi sp(x2), sp(x2), -32], 
	Memory acsess: [Sw ra(x1), 28(sp(x2))]
	Memory address: [3ffff9c]
	Last write cycle: 0
	Forwarding: sp(x2):[67108736(3ffff80)]
	Stall occurs until cycle: 249
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[250], pc:[252(fc)], IF:[<260>: Sw a0(x10), -20(s0/fp(x8))], ID:[<256>: Addi s0/fp(x8), sp(x2), 32], EX:[<252>: Sw s1(x9), 20(sp(x2))], MEM:[<248>: Sw s0/fp(x8), 24(sp(x2))], WB:[<244>: Sw ra(x1), 28(sp(x2))], 
	Memory acsess: [Sw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff98]
	Last write cycle: 0
	Stall occurs until cycle: 251
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[252], pc:[256(100)], IF:[<264>: Sw a1(x11), -24(s0/fp(x8))], ID:[<260>: Sw a0(x10), -20(s0/fp(x8))], EX:[<256>: Addi s0/fp(x8), sp(x2), 32], MEM:[<252>: Sw s1(x9), 20(sp(x2))], WB:[<248>: Sw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Sw s1(x9), 20(sp(x2))]
	Memory address: [3ffff94]
	Last write cycle: 0
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[253], pc:[260(104)], IF:[<268>: Lui a5(x15), 64], ID:[<264>: Sw a1(x11), -24(s0/fp(x8))], EX:[<260>: Sw a0(x10), -20(s0/fp(x8))], MEM:[<256>: Addi s0/fp(x8), sp(x2), 32], WB:[<252>: Sw s1(x9), 20(sp(x2))], 
	Forwarding: s0/fp(x8):[67108768(3ffffa0)]
	Stall occurs until cycle: 254
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[255], pc:[264(108)], IF:[<272>: Lw a5(x15), 0(a5(x15))], ID:[<268>: Lui a5(x15), 64], EX:[<264>: Sw a1(x11), -24(s0/fp(x8))], MEM:[<260>: Sw a0(x10), -20(s0/fp(x8))], WB:[<256>: Addi s0/fp(x8), sp(x2), 32], 
	Memory acsess: [Sw a0(x10), -20(s0/fp(x8))]
	Memory address: [3ffff8c]
	Last write cycle: 0
	Forwarding: s0/fp(x8):[67108768(3ffffa0)]
	Stall occurs until cycle: 256
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[257], pc:[268(10c)], IF:[<276>: Addi a4(x14), a5(x15), 1], ID:[<272>: Lw a5(x15), 0(a5(x15))], EX:[<268>: Lui a5(x15), 64], MEM:[<264>: Sw a1(x11), -24(s0/fp(x8))], WB:[<260>: Sw a0(x10), -20(s0/fp(x8))], 
	Memory acsess: [Sw a1(x11), -24(s0/fp(x8))]
	Memory address: [3ffff88]
	Last write cycle: 0
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[258], pc:[272(110)], IF:[<280>: Lui a5(x15), 64], ID:[<276>: Addi a4(x14), a5(x15), 1], EX:[<272>: Lw a5(x15), 0(a5(x15))], MEM:[<268>: Lui a5(x15), 64], WB:[<264>: Sw a1(x11), -24(s0/fp(x8))], 
	Forwarding: a5(x15):[262144(40000)]
	Stall occurs until cycle: 259
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[260], pc:[276(114)], IF:[<284>: Sw a4(x14), 0(a5(x15))], ID:[<280>: Lui a5(x15), 64], EX:[<276>: Addi a4(x14), a5(x15), 1], MEM:[<272>: Lw a5(x15), 0(a5(x15))], WB:[<268>: Lui a5(x15), 64], 
	Memory acsess: [Lw a5(x15), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 227
	Forwarding: a5(x15):[2(2)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[261], pc:[280(118)], IF:[<288>: Lw a5(x15), -20(s0/fp(x8))], ID:[<284>: Sw a4(x14), 0(a5(x15))], EX:[<280>: Lui a5(x15), 64], MEM:[<276>: Addi a4(x14), a5(x15), 1], WB:[<272>: Lw a5(x15), 0(a5(x15))], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[2(2)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[262], pc:[284(11c)], IF:[<292>: Bne a5(x15), zero(x0), 16], ID:[<288>: Lw a5(x15), -20(s0/fp(x8))], EX:[<284>: Sw a4(x14), 0(a5(x15))], MEM:[<280>: Lui a5(x15), 64], WB:[<276>: Addi a4(x14), a5(x15), 1], 
	Forwarding: a5(x15):[262144(40000)]
	Forwarding: a4(x14):[3(3)]
	Stall occurs until cycle: 263
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[264], pc:[288(120)], IF:[<296>: Lw a5(x15), -24(s0/fp(x8))], ID:[<292>: Bne a5(x15), zero(x0), 16], EX:[<288>: Lw a5(x15), -20(s0/fp(x8))], MEM:[<284>: Sw a4(x14), 0(a5(x15))], WB:[<280>: Lui a5(x15), 64], 
	Memory acsess: [Sw a4(x14), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 227
	Stall occurs until cycle: 265
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[266], pc:[292(124)], IF:[<300>: Addi a5(x15), a5(x15), 1], ID:[<296>: Lw a5(x15), -24(s0/fp(x8))], EX:[<292>: Bne a5(x15), zero(x0), 16], MEM:[<288>: Lw a5(x15), -20(s0/fp(x8))], WB:[<284>: Sw a4(x14), 0(a5(x15))], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffff8c]
	Last write cycle: 255
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------



---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[267], pc:[308(134)], IF:[], ID:[], EX:[], MEM:[<292>: Bne a5(x15), zero(x0), 16], WB:[<288>: Lw a5(x15), -20(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[268], pc:[308(134)], IF:[<308>: Lw a5(x15), -24(s0/fp(x8))], ID:[], EX:[], MEM:[], WB:[<292>: Bne a5(x15), zero(x0), 16], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[269], pc:[308(134)], IF:[<312>: Bne a5(x15), zero(x0), 32], ID:[<308>: Lw a5(x15), -24(s0/fp(x8))], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[270], pc:[308(134)], IF:[<316>: Lw a5(x15), -20(s0/fp(x8))], ID:[<312>: Bne a5(x15), zero(x0), 32], EX:[<308>: Lw a5(x15), -24(s0/fp(x8))], MEM:[], WB:[], 
	Stall occurs until cycle: 271
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[272], pc:[312(138)], IF:[<320>: Addi a5(x15), a5(x15), -1], ID:[<316>: Lw a5(x15), -20(s0/fp(x8))], EX:[<312>: Bne a5(x15), zero(x0), 32], MEM:[<308>: Lw a5(x15), -24(s0/fp(x8))], WB:[], 
	Memory acsess: [Lw a5(x15), -24(s0/fp(x8))]
	Memory address: [3ffff88]
	Last write cycle: 257
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------



---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[273], pc:[344(158)], IF:[], ID:[], EX:[], MEM:[<312>: Bne a5(x15), zero(x0), 32], WB:[<308>: Lw a5(x15), -24(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[274], pc:[344(158)], IF:[<344>: Lw a5(x15), -20(s0/fp(x8))], ID:[], EX:[], MEM:[], WB:[<312>: Bne a5(x15), zero(x0), 32], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[275], pc:[344(158)], IF:[<348>: Addi s1(x9), a5(x15), -1], ID:[<344>: Lw a5(x15), -20(s0/fp(x8))], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[276], pc:[344(158)], IF:[<352>: Lw a5(x15), -24(s0/fp(x8))], ID:[<348>: Addi s1(x9), a5(x15), -1], EX:[<344>: Lw a5(x15), -20(s0/fp(x8))], MEM:[], WB:[], 
	Stall occurs until cycle: 277
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[278], pc:[348(15c)], IF:[<356>: Addi a5(x15), a5(x15), -1], ID:[<352>: Lw a5(x15), -24(s0/fp(x8))], EX:[<348>: Addi s1(x9), a5(x15), -1], MEM:[<344>: Lw a5(x15), -20(s0/fp(x8))], WB:[], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffff8c]
	Last write cycle: 255
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[279], pc:[352(160)], IF:[<360>: Addi a1(x11), a5(x15), 0], ID:[<356>: Addi a5(x15), a5(x15), -1], EX:[<352>: Lw a5(x15), -24(s0/fp(x8))], MEM:[<348>: Addi s1(x9), a5(x15), -1], WB:[<344>: Lw a5(x15), -20(s0/fp(x8))], 
	Stall occurs until cycle: 280
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[281], pc:[356(164)], IF:[<364>: Lw a0(x10), -20(s0/fp(x8))], ID:[<360>: Addi a1(x11), a5(x15), 0], EX:[<356>: Addi a5(x15), a5(x15), -1], MEM:[<352>: Lw a5(x15), -24(s0/fp(x8))], WB:[<348>: Addi s1(x9), a5(x15), -1], 
	Memory acsess: [Lw a5(x15), -24(s0/fp(x8))]
	Memory address: [3ffff88]
	Last write cycle: 257
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[282], pc:[360(168)], IF:[<368>: Jal ra(x1), -128], ID:[<364>: Lw a0(x10), -20(s0/fp(x8))], EX:[<360>: Addi a1(x11), a5(x15), 0], MEM:[<356>: Addi a5(x15), a5(x15), -1], WB:[<352>: Lw a5(x15), -24(s0/fp(x8))], 
	Forwarding: a5(x15):[0(0)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[283], pc:[364(16c)], IF:[<372>: Addi a5(x15), a0(x10), 0], ID:[<368>: Jal ra(x1), -128], EX:[<364>: Lw a0(x10), -20(s0/fp(x8))], MEM:[<360>: Addi a1(x11), a5(x15), 0], WB:[<356>: Addi a5(x15), a5(x15), -1], 
	Stall occurs until cycle: 284
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[285], pc:[368(170)], IF:[<376>: Addi a1(x11), a5(x15), 0], ID:[<372>: Addi a5(x15), a0(x10), 0], EX:[<368>: Jal ra(x1), -128], MEM:[<364>: Lw a0(x10), -20(s0/fp(x8))], WB:[<360>: Addi a1(x11), a5(x15), 0], 
	Memory acsess: [Lw a0(x10), -20(s0/fp(x8))]
	Memory address: [3ffff8c]
	Last write cycle: 255
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[286], pc:[240(f0)], IF:[], ID:[], EX:[], MEM:[<368>: Jal ra(x1), -128], WB:[<364>: Lw a0(x10), -20(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[287], pc:[240(f0)], IF:[<240>: Addi sp(x2), sp(x2), -32], ID:[], EX:[], MEM:[], WB:[<368>: Jal ra(x1), -128], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[288], pc:[240(f0)], IF:[<244>: Sw ra(x1), 28(sp(x2))], ID:[<240>: Addi sp(x2), sp(x2), -32], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[289], pc:[240(f0)], IF:[<248>: Sw s0/fp(x8), 24(sp(x2))], ID:[<244>: Sw ra(x1), 28(sp(x2))], EX:[<240>: Addi sp(x2), sp(x2), -32], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[290], pc:[244(f4)], IF:[<252>: Sw s1(x9), 20(sp(x2))], ID:[<248>: Sw s0/fp(x8), 24(sp(x2))], EX:[<244>: Sw ra(x1), 28(sp(x2))], MEM:[<240>: Addi sp(x2), sp(x2), -32], WB:[], 
	Forwarding: sp(x2):[67108704(3ffff60)]
	Stall occurs until cycle: 291
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[292], pc:[248(f8)], IF:[<256>: Addi s0/fp(x8), sp(x2), 32], ID:[<252>: Sw s1(x9), 20(sp(x2))], EX:[<248>: Sw s0/fp(x8), 24(sp(x2))], MEM:[<244>: Sw ra(x1), 28(sp(x2))], WB:[<240>: Addi sp(x2), sp(x2), -32], 
	Memory acsess: [Sw ra(x1), 28(sp(x2))]
	Memory address: [3ffff7c]
	Last write cycle: 0
	Cache miss occurs, stall until cycle: 344
	Forwarding: sp(x2):[67108704(3ffff60)]
	Stall occurs until cycle: 345
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Cache miss---------------------------------------------------------


cycle:[346], pc:[252(fc)], IF:[<260>: Sw a0(x10), -20(s0/fp(x8))], ID:[<256>: Addi s0/fp(x8), sp(x2), 32], EX:[<252>: Sw s1(x9), 20(sp(x2))], MEM:[<248>: Sw s0/fp(x8), 24(sp(x2))], WB:[<244>: Sw ra(x1), 28(sp(x2))], 
	Memory acsess: [Sw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff78]
	Last write cycle: 0
	Stall occurs until cycle: 347
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[348], pc:[256(100)], IF:[<264>: Sw a1(x11), -24(s0/fp(x8))], ID:[<260>: Sw a0(x10), -20(s0/fp(x8))], EX:[<256>: Addi s0/fp(x8), sp(x2), 32], MEM:[<252>: Sw s1(x9), 20(sp(x2))], WB:[<248>: Sw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Sw s1(x9), 20(sp(x2))]
	Memory address: [3ffff74]
	Last write cycle: 0
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[349], pc:[260(104)], IF:[<268>: Lui a5(x15), 64], ID:[<264>: Sw a1(x11), -24(s0/fp(x8))], EX:[<260>: Sw a0(x10), -20(s0/fp(x8))], MEM:[<256>: Addi s0/fp(x8), sp(x2), 32], WB:[<252>: Sw s1(x9), 20(sp(x2))], 
	Forwarding: s0/fp(x8):[67108736(3ffff80)]
	Stall occurs until cycle: 350
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[351], pc:[264(108)], IF:[<272>: Lw a5(x15), 0(a5(x15))], ID:[<268>: Lui a5(x15), 64], EX:[<264>: Sw a1(x11), -24(s0/fp(x8))], MEM:[<260>: Sw a0(x10), -20(s0/fp(x8))], WB:[<256>: Addi s0/fp(x8), sp(x2), 32], 
	Memory acsess: [Sw a0(x10), -20(s0/fp(x8))]
	Memory address: [3ffff6c]
	Last write cycle: 0
	Forwarding: s0/fp(x8):[67108736(3ffff80)]
	Stall occurs until cycle: 352
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[353], pc:[268(10c)], IF:[<276>: Addi a4(x14), a5(x15), 1], ID:[<272>: Lw a5(x15), 0(a5(x15))], EX:[<268>: Lui a5(x15), 64], MEM:[<264>: Sw a1(x11), -24(s0/fp(x8))], WB:[<260>: Sw a0(x10), -20(s0/fp(x8))], 
	Memory acsess: [Sw a1(x11), -24(s0/fp(x8))]
	Memory address: [3ffff68]
	Last write cycle: 0
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[354], pc:[272(110)], IF:[<280>: Lui a5(x15), 64], ID:[<276>: Addi a4(x14), a5(x15), 1], EX:[<272>: Lw a5(x15), 0(a5(x15))], MEM:[<268>: Lui a5(x15), 64], WB:[<264>: Sw a1(x11), -24(s0/fp(x8))], 
	Forwarding: a5(x15):[262144(40000)]
	Stall occurs until cycle: 355
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[356], pc:[276(114)], IF:[<284>: Sw a4(x14), 0(a5(x15))], ID:[<280>: Lui a5(x15), 64], EX:[<276>: Addi a4(x14), a5(x15), 1], MEM:[<272>: Lw a5(x15), 0(a5(x15))], WB:[<268>: Lui a5(x15), 64], 
	Memory acsess: [Lw a5(x15), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 264
	Forwarding: a5(x15):[3(3)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[357], pc:[280(118)], IF:[<288>: Lw a5(x15), -20(s0/fp(x8))], ID:[<284>: Sw a4(x14), 0(a5(x15))], EX:[<280>: Lui a5(x15), 64], MEM:[<276>: Addi a4(x14), a5(x15), 1], WB:[<272>: Lw a5(x15), 0(a5(x15))], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[3(3)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[358], pc:[284(11c)], IF:[<292>: Bne a5(x15), zero(x0), 16], ID:[<288>: Lw a5(x15), -20(s0/fp(x8))], EX:[<284>: Sw a4(x14), 0(a5(x15))], MEM:[<280>: Lui a5(x15), 64], WB:[<276>: Addi a4(x14), a5(x15), 1], 
	Forwarding: a5(x15):[262144(40000)]
	Forwarding: a4(x14):[4(4)]
	Stall occurs until cycle: 359
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[360], pc:[288(120)], IF:[<296>: Lw a5(x15), -24(s0/fp(x8))], ID:[<292>: Bne a5(x15), zero(x0), 16], EX:[<288>: Lw a5(x15), -20(s0/fp(x8))], MEM:[<284>: Sw a4(x14), 0(a5(x15))], WB:[<280>: Lui a5(x15), 64], 
	Memory acsess: [Sw a4(x14), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 264
	Stall occurs until cycle: 361
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[362], pc:[292(124)], IF:[<300>: Addi a5(x15), a5(x15), 1], ID:[<296>: Lw a5(x15), -24(s0/fp(x8))], EX:[<292>: Bne a5(x15), zero(x0), 16], MEM:[<288>: Lw a5(x15), -20(s0/fp(x8))], WB:[<284>: Sw a4(x14), 0(a5(x15))], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffff6c]
	Last write cycle: 351
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------



---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[363], pc:[308(134)], IF:[], ID:[], EX:[], MEM:[<292>: Bne a5(x15), zero(x0), 16], WB:[<288>: Lw a5(x15), -20(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[364], pc:[308(134)], IF:[<308>: Lw a5(x15), -24(s0/fp(x8))], ID:[], EX:[], MEM:[], WB:[<292>: Bne a5(x15), zero(x0), 16], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[365], pc:[308(134)], IF:[<312>: Bne a5(x15), zero(x0), 32], ID:[<308>: Lw a5(x15), -24(s0/fp(x8))], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[366], pc:[308(134)], IF:[<316>: Lw a5(x15), -20(s0/fp(x8))], ID:[<312>: Bne a5(x15), zero(x0), 32], EX:[<308>: Lw a5(x15), -24(s0/fp(x8))], MEM:[], WB:[], 
	Stall occurs until cycle: 367
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[368], pc:[312(138)], IF:[<320>: Addi a5(x15), a5(x15), -1], ID:[<316>: Lw a5(x15), -20(s0/fp(x8))], EX:[<312>: Bne a5(x15), zero(x0), 32], MEM:[<308>: Lw a5(x15), -24(s0/fp(x8))], WB:[], 
	Memory acsess: [Lw a5(x15), -24(s0/fp(x8))]
	Memory address: [3ffff68]
	Last write cycle: 353
	Forwarding: a5(x15):[0(0)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[369], pc:[316(13c)], IF:[<324>: Addi a1(x11), zero(x0), 1], ID:[<320>: Addi a5(x15), a5(x15), -1], EX:[<316>: Lw a5(x15), -20(s0/fp(x8))], MEM:[<312>: Bne a5(x15), zero(x0), 32], WB:[<308>: Lw a5(x15), -24(s0/fp(x8))], 
	Stall occurs until cycle: 370
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[371], pc:[320(140)], IF:[<328>: Addi a0(x10), a5(x15), 0], ID:[<324>: Addi a1(x11), zero(x0), 1], EX:[<320>: Addi a5(x15), a5(x15), -1], MEM:[<316>: Lw a5(x15), -20(s0/fp(x8))], WB:[<312>: Bne a5(x15), zero(x0), 32], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffff6c]
	Last write cycle: 351
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[372], pc:[324(144)], IF:[<332>: Jal ra(x1), -92], ID:[<328>: Addi a0(x10), a5(x15), 0], EX:[<324>: Addi a1(x11), zero(x0), 1], MEM:[<320>: Addi a5(x15), a5(x15), -1], WB:[<316>: Lw a5(x15), -20(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[373], pc:[328(148)], IF:[<336>: Addi a5(x15), a0(x10), 0], ID:[<332>: Jal ra(x1), -92], EX:[<328>: Addi a0(x10), a5(x15), 0], MEM:[<324>: Addi a1(x11), zero(x0), 1], WB:[<320>: Addi a5(x15), a5(x15), -1], 
	Forwarding: a5(x15):[0(0)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[374], pc:[332(14c)], IF:[<340>: Jal zero(x0), 52], ID:[<336>: Addi a5(x15), a0(x10), 0], EX:[<332>: Jal ra(x1), -92], MEM:[<328>: Addi a0(x10), a5(x15), 0], WB:[<324>: Addi a1(x11), zero(x0), 1], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[375], pc:[240(f0)], IF:[], ID:[], EX:[], MEM:[<332>: Jal ra(x1), -92], WB:[<328>: Addi a0(x10), a5(x15), 0], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[376], pc:[240(f0)], IF:[<240>: Addi sp(x2), sp(x2), -32], ID:[], EX:[], MEM:[], WB:[<332>: Jal ra(x1), -92], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[377], pc:[240(f0)], IF:[<244>: Sw ra(x1), 28(sp(x2))], ID:[<240>: Addi sp(x2), sp(x2), -32], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[378], pc:[240(f0)], IF:[<248>: Sw s0/fp(x8), 24(sp(x2))], ID:[<244>: Sw ra(x1), 28(sp(x2))], EX:[<240>: Addi sp(x2), sp(x2), -32], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[379], pc:[244(f4)], IF:[<252>: Sw s1(x9), 20(sp(x2))], ID:[<248>: Sw s0/fp(x8), 24(sp(x2))], EX:[<244>: Sw ra(x1), 28(sp(x2))], MEM:[<240>: Addi sp(x2), sp(x2), -32], WB:[], 
	Forwarding: sp(x2):[67108672(3ffff40)]
	Stall occurs until cycle: 380
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[381], pc:[248(f8)], IF:[<256>: Addi s0/fp(x8), sp(x2), 32], ID:[<252>: Sw s1(x9), 20(sp(x2))], EX:[<248>: Sw s0/fp(x8), 24(sp(x2))], MEM:[<244>: Sw ra(x1), 28(sp(x2))], WB:[<240>: Addi sp(x2), sp(x2), -32], 
	Memory acsess: [Sw ra(x1), 28(sp(x2))]
	Memory address: [3ffff5c]
	Last write cycle: 0
	Forwarding: sp(x2):[67108672(3ffff40)]
	Stall occurs until cycle: 382
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[383], pc:[252(fc)], IF:[<260>: Sw a0(x10), -20(s0/fp(x8))], ID:[<256>: Addi s0/fp(x8), sp(x2), 32], EX:[<252>: Sw s1(x9), 20(sp(x2))], MEM:[<248>: Sw s0/fp(x8), 24(sp(x2))], WB:[<244>: Sw ra(x1), 28(sp(x2))], 
	Memory acsess: [Sw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff58]
	Last write cycle: 0
	Stall occurs until cycle: 384
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[385], pc:[256(100)], IF:[<264>: Sw a1(x11), -24(s0/fp(x8))], ID:[<260>: Sw a0(x10), -20(s0/fp(x8))], EX:[<256>: Addi s0/fp(x8), sp(x2), 32], MEM:[<252>: Sw s1(x9), 20(sp(x2))], WB:[<248>: Sw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Sw s1(x9), 20(sp(x2))]
	Memory address: [3ffff54]
	Last write cycle: 0
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[386], pc:[260(104)], IF:[<268>: Lui a5(x15), 64], ID:[<264>: Sw a1(x11), -24(s0/fp(x8))], EX:[<260>: Sw a0(x10), -20(s0/fp(x8))], MEM:[<256>: Addi s0/fp(x8), sp(x2), 32], WB:[<252>: Sw s1(x9), 20(sp(x2))], 
	Forwarding: s0/fp(x8):[67108704(3ffff60)]
	Stall occurs until cycle: 387
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[388], pc:[264(108)], IF:[<272>: Lw a5(x15), 0(a5(x15))], ID:[<268>: Lui a5(x15), 64], EX:[<264>: Sw a1(x11), -24(s0/fp(x8))], MEM:[<260>: Sw a0(x10), -20(s0/fp(x8))], WB:[<256>: Addi s0/fp(x8), sp(x2), 32], 
	Memory acsess: [Sw a0(x10), -20(s0/fp(x8))]
	Memory address: [3ffff4c]
	Last write cycle: 0
	Forwarding: s0/fp(x8):[67108704(3ffff60)]
	Stall occurs until cycle: 389
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[390], pc:[268(10c)], IF:[<276>: Addi a4(x14), a5(x15), 1], ID:[<272>: Lw a5(x15), 0(a5(x15))], EX:[<268>: Lui a5(x15), 64], MEM:[<264>: Sw a1(x11), -24(s0/fp(x8))], WB:[<260>: Sw a0(x10), -20(s0/fp(x8))], 
	Memory acsess: [Sw a1(x11), -24(s0/fp(x8))]
	Memory address: [3ffff48]
	Last write cycle: 0
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[391], pc:[272(110)], IF:[<280>: Lui a5(x15), 64], ID:[<276>: Addi a4(x14), a5(x15), 1], EX:[<272>: Lw a5(x15), 0(a5(x15))], MEM:[<268>: Lui a5(x15), 64], WB:[<264>: Sw a1(x11), -24(s0/fp(x8))], 
	Forwarding: a5(x15):[262144(40000)]
	Stall occurs until cycle: 392
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[393], pc:[276(114)], IF:[<284>: Sw a4(x14), 0(a5(x15))], ID:[<280>: Lui a5(x15), 64], EX:[<276>: Addi a4(x14), a5(x15), 1], MEM:[<272>: Lw a5(x15), 0(a5(x15))], WB:[<268>: Lui a5(x15), 64], 
	Memory acsess: [Lw a5(x15), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 360
	Forwarding: a5(x15):[4(4)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[394], pc:[280(118)], IF:[<288>: Lw a5(x15), -20(s0/fp(x8))], ID:[<284>: Sw a4(x14), 0(a5(x15))], EX:[<280>: Lui a5(x15), 64], MEM:[<276>: Addi a4(x14), a5(x15), 1], WB:[<272>: Lw a5(x15), 0(a5(x15))], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[4(4)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[395], pc:[284(11c)], IF:[<292>: Bne a5(x15), zero(x0), 16], ID:[<288>: Lw a5(x15), -20(s0/fp(x8))], EX:[<284>: Sw a4(x14), 0(a5(x15))], MEM:[<280>: Lui a5(x15), 64], WB:[<276>: Addi a4(x14), a5(x15), 1], 
	Forwarding: a5(x15):[262144(40000)]
	Forwarding: a4(x14):[5(5)]
	Stall occurs until cycle: 396
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[397], pc:[288(120)], IF:[<296>: Lw a5(x15), -24(s0/fp(x8))], ID:[<292>: Bne a5(x15), zero(x0), 16], EX:[<288>: Lw a5(x15), -20(s0/fp(x8))], MEM:[<284>: Sw a4(x14), 0(a5(x15))], WB:[<280>: Lui a5(x15), 64], 
	Memory acsess: [Sw a4(x14), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 360
	Stall occurs until cycle: 398
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[399], pc:[292(124)], IF:[<300>: Addi a5(x15), a5(x15), 1], ID:[<296>: Lw a5(x15), -24(s0/fp(x8))], EX:[<292>: Bne a5(x15), zero(x0), 16], MEM:[<288>: Lw a5(x15), -20(s0/fp(x8))], WB:[<284>: Sw a4(x14), 0(a5(x15))], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffff4c]
	Last write cycle: 388
	Forwarding: a5(x15):[0(0)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[400], pc:[296(128)], IF:[<304>: Jal zero(x0), 88], ID:[<300>: Addi a5(x15), a5(x15), 1], EX:[<296>: Lw a5(x15), -24(s0/fp(x8))], MEM:[<292>: Bne a5(x15), zero(x0), 16], WB:[<288>: Lw a5(x15), -20(s0/fp(x8))], 
	Stall occurs until cycle: 401
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[402], pc:[300(12c)], IF:[<308>: Lw a5(x15), -24(s0/fp(x8))], ID:[<304>: Jal zero(x0), 88], EX:[<300>: Addi a5(x15), a5(x15), 1], MEM:[<296>: Lw a5(x15), -24(s0/fp(x8))], WB:[<292>: Bne a5(x15), zero(x0), 16], 
	Memory acsess: [Lw a5(x15), -24(s0/fp(x8))]
	Memory address: [3ffff48]
	Last write cycle: 390
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[403], pc:[304(130)], IF:[<312>: Bne a5(x15), zero(x0), 32], ID:[<308>: Lw a5(x15), -24(s0/fp(x8))], EX:[<304>: Jal zero(x0), 88], MEM:[<300>: Addi a5(x15), a5(x15), 1], WB:[<296>: Lw a5(x15), -24(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[404], pc:[392(188)], IF:[], ID:[], EX:[], MEM:[<304>: Jal zero(x0), 88], WB:[<300>: Addi a5(x15), a5(x15), 1], 
IntRegisters_WB:{
		  zero(x0):[0(0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[405], pc:[392(188)], IF:[<392>: Addi a0(x10), a5(x15), 0], ID:[], EX:[], MEM:[], WB:[<304>: Jal zero(x0), 88], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[406], pc:[392(188)], IF:[<396>: Lw ra(x1), 28(sp(x2))], ID:[<392>: Addi a0(x10), a5(x15), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[407], pc:[392(188)], IF:[<400>: Lw s0/fp(x8), 24(sp(x2))], ID:[<396>: Lw ra(x1), 28(sp(x2))], EX:[<392>: Addi a0(x10), a5(x15), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[408], pc:[396(18c)], IF:[<404>: Lw s1(x9), 20(sp(x2))], ID:[<400>: Lw s0/fp(x8), 24(sp(x2))], EX:[<396>: Lw ra(x1), 28(sp(x2))], MEM:[<392>: Addi a0(x10), a5(x15), 0], WB:[], 
	Stall occurs until cycle: 409
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[410], pc:[400(190)], IF:[<408>: Addi sp(x2), sp(x2), 32], ID:[<404>: Lw s1(x9), 20(sp(x2))], EX:[<400>: Lw s0/fp(x8), 24(sp(x2))], MEM:[<396>: Lw ra(x1), 28(sp(x2))], WB:[<392>: Addi a0(x10), a5(x15), 0], 
	Memory acsess: [Lw ra(x1), 28(sp(x2))]
	Memory address: [3ffff5c]
	Last write cycle: 381
	Stall occurs until cycle: 411
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[412], pc:[404(194)], IF:[<412>: Jalr zero(x0), ra(x1), 0], ID:[<408>: Addi sp(x2), sp(x2), 32], EX:[<404>: Lw s1(x9), 20(sp(x2))], MEM:[<400>: Lw s0/fp(x8), 24(sp(x2))], WB:[<396>: Lw ra(x1), 28(sp(x2))], 
	Memory acsess: [Lw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff58]
	Last write cycle: 383
	Stall occurs until cycle: 413
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[414], pc:[408(198)], IF:[], ID:[<412>: Jalr zero(x0), ra(x1), 0], EX:[<408>: Addi sp(x2), sp(x2), 32], MEM:[<404>: Lw s1(x9), 20(sp(x2))], WB:[<400>: Lw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Lw s1(x9), 20(sp(x2))]
	Memory address: [3ffff54]
	Last write cycle: 385
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[415], pc:[412(19c)], IF:[], ID:[], EX:[<412>: Jalr zero(x0), ra(x1), 0], MEM:[<408>: Addi sp(x2), sp(x2), 32], WB:[<404>: Lw s1(x9), 20(sp(x2))], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[416], pc:[336(150)], IF:[], ID:[], EX:[], MEM:[<412>: Jalr zero(x0), ra(x1), 0], WB:[<408>: Addi sp(x2), sp(x2), 32], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[336(150)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[417], pc:[336(150)], IF:[<336>: Addi a5(x15), a0(x10), 0], ID:[], EX:[], MEM:[], WB:[<412>: Jalr zero(x0), ra(x1), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[418], pc:[336(150)], IF:[<340>: Jal zero(x0), 52], ID:[<336>: Addi a5(x15), a0(x10), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[419], pc:[336(150)], IF:[<344>: Lw a5(x15), -20(s0/fp(x8))], ID:[<340>: Jal zero(x0), 52], EX:[<336>: Addi a5(x15), a0(x10), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[420], pc:[340(154)], IF:[<348>: Addi s1(x9), a5(x15), -1], ID:[<344>: Lw a5(x15), -20(s0/fp(x8))], EX:[<340>: Jal zero(x0), 52], MEM:[<336>: Addi a5(x15), a0(x10), 0], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[421], pc:[392(188)], IF:[], ID:[], EX:[], MEM:[<340>: Jal zero(x0), 52], WB:[<336>: Addi a5(x15), a0(x10), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[422], pc:[392(188)], IF:[<392>: Addi a0(x10), a5(x15), 0], ID:[], EX:[], MEM:[], WB:[<340>: Jal zero(x0), 52], 
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[336(150)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[423], pc:[392(188)], IF:[<396>: Lw ra(x1), 28(sp(x2))], ID:[<392>: Addi a0(x10), a5(x15), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[336(150)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[424], pc:[392(188)], IF:[<400>: Lw s0/fp(x8), 24(sp(x2))], ID:[<396>: Lw ra(x1), 28(sp(x2))], EX:[<392>: Addi a0(x10), a5(x15), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[336(150)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[425], pc:[396(18c)], IF:[<404>: Lw s1(x9), 20(sp(x2))], ID:[<400>: Lw s0/fp(x8), 24(sp(x2))], EX:[<396>: Lw ra(x1), 28(sp(x2))], MEM:[<392>: Addi a0(x10), a5(x15), 0], WB:[], 
	Stall occurs until cycle: 426
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[336(150)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[427], pc:[400(190)], IF:[<408>: Addi sp(x2), sp(x2), 32], ID:[<404>: Lw s1(x9), 20(sp(x2))], EX:[<400>: Lw s0/fp(x8), 24(sp(x2))], MEM:[<396>: Lw ra(x1), 28(sp(x2))], WB:[<392>: Addi a0(x10), a5(x15), 0], 
	Memory acsess: [Lw ra(x1), 28(sp(x2))]
	Memory address: [3ffff7c]
	Last write cycle: 292
	Stall occurs until cycle: 428
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[336(150)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[429], pc:[404(194)], IF:[<412>: Jalr zero(x0), ra(x1), 0], ID:[<408>: Addi sp(x2), sp(x2), 32], EX:[<404>: Lw s1(x9), 20(sp(x2))], MEM:[<400>: Lw s0/fp(x8), 24(sp(x2))], WB:[<396>: Lw ra(x1), 28(sp(x2))], 
	Memory acsess: [Lw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff78]
	Last write cycle: 346
	Stall occurs until cycle: 430
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[336(150)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[431], pc:[408(198)], IF:[], ID:[<412>: Jalr zero(x0), ra(x1), 0], EX:[<408>: Addi sp(x2), sp(x2), 32], MEM:[<404>: Lw s1(x9), 20(sp(x2))], WB:[<400>: Lw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Lw s1(x9), 20(sp(x2))]
	Memory address: [3ffff74]
	Last write cycle: 348
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[432], pc:[412(19c)], IF:[], ID:[], EX:[<412>: Jalr zero(x0), ra(x1), 0], MEM:[<408>: Addi sp(x2), sp(x2), 32], WB:[<404>: Lw s1(x9), 20(sp(x2))], 
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[433], pc:[372(174)], IF:[], ID:[], EX:[], MEM:[<412>: Jalr zero(x0), ra(x1), 0], WB:[<408>: Addi sp(x2), sp(x2), 32], 
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[434], pc:[372(174)], IF:[<372>: Addi a5(x15), a0(x10), 0], ID:[], EX:[], MEM:[], WB:[<412>: Jalr zero(x0), ra(x1), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[435], pc:[372(174)], IF:[<376>: Addi a1(x11), a5(x15), 0], ID:[<372>: Addi a5(x15), a0(x10), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[436], pc:[372(174)], IF:[<380>: Addi a0(x10), s1(x9), 0], ID:[<376>: Addi a1(x11), a5(x15), 0], EX:[<372>: Addi a5(x15), a0(x10), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[437], pc:[376(178)], IF:[<384>: Jal ra(x1), -144], ID:[<380>: Addi a0(x10), s1(x9), 0], EX:[<376>: Addi a1(x11), a5(x15), 0], MEM:[<372>: Addi a5(x15), a0(x10), 0], WB:[], 
	Forwarding: a5(x15):[2(2)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[438], pc:[380(17c)], IF:[<388>: Addi a5(x15), a0(x10), 0], ID:[<384>: Jal ra(x1), -144], EX:[<380>: Addi a0(x10), s1(x9), 0], MEM:[<376>: Addi a1(x11), a5(x15), 0], WB:[<372>: Addi a5(x15), a0(x10), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[439], pc:[384(180)], IF:[<392>: Addi a0(x10), a5(x15), 0], ID:[<388>: Addi a5(x15), a0(x10), 0], EX:[<384>: Jal ra(x1), -144], MEM:[<380>: Addi a0(x10), s1(x9), 0], WB:[<376>: Addi a1(x11), a5(x15), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[440], pc:[240(f0)], IF:[], ID:[], EX:[], MEM:[<384>: Jal ra(x1), -144], WB:[<380>: Addi a0(x10), s1(x9), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[441], pc:[240(f0)], IF:[<240>: Addi sp(x2), sp(x2), -32], ID:[], EX:[], MEM:[], WB:[<384>: Jal ra(x1), -144], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[442], pc:[240(f0)], IF:[<244>: Sw ra(x1), 28(sp(x2))], ID:[<240>: Addi sp(x2), sp(x2), -32], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[443], pc:[240(f0)], IF:[<248>: Sw s0/fp(x8), 24(sp(x2))], ID:[<244>: Sw ra(x1), 28(sp(x2))], EX:[<240>: Addi sp(x2), sp(x2), -32], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[444], pc:[244(f4)], IF:[<252>: Sw s1(x9), 20(sp(x2))], ID:[<248>: Sw s0/fp(x8), 24(sp(x2))], EX:[<244>: Sw ra(x1), 28(sp(x2))], MEM:[<240>: Addi sp(x2), sp(x2), -32], WB:[], 
	Forwarding: sp(x2):[67108704(3ffff60)]
	Stall occurs until cycle: 445
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[446], pc:[248(f8)], IF:[<256>: Addi s0/fp(x8), sp(x2), 32], ID:[<252>: Sw s1(x9), 20(sp(x2))], EX:[<248>: Sw s0/fp(x8), 24(sp(x2))], MEM:[<244>: Sw ra(x1), 28(sp(x2))], WB:[<240>: Addi sp(x2), sp(x2), -32], 
	Memory acsess: [Sw ra(x1), 28(sp(x2))]
	Memory address: [3ffff7c]
	Last write cycle: 292
	Forwarding: sp(x2):[67108704(3ffff60)]
	Stall occurs until cycle: 447
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[448], pc:[252(fc)], IF:[<260>: Sw a0(x10), -20(s0/fp(x8))], ID:[<256>: Addi s0/fp(x8), sp(x2), 32], EX:[<252>: Sw s1(x9), 20(sp(x2))], MEM:[<248>: Sw s0/fp(x8), 24(sp(x2))], WB:[<244>: Sw ra(x1), 28(sp(x2))], 
	Memory acsess: [Sw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff78]
	Last write cycle: 346
	Stall occurs until cycle: 449
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[450], pc:[256(100)], IF:[<264>: Sw a1(x11), -24(s0/fp(x8))], ID:[<260>: Sw a0(x10), -20(s0/fp(x8))], EX:[<256>: Addi s0/fp(x8), sp(x2), 32], MEM:[<252>: Sw s1(x9), 20(sp(x2))], WB:[<248>: Sw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Sw s1(x9), 20(sp(x2))]
	Memory address: [3ffff74]
	Last write cycle: 348
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[451], pc:[260(104)], IF:[<268>: Lui a5(x15), 64], ID:[<264>: Sw a1(x11), -24(s0/fp(x8))], EX:[<260>: Sw a0(x10), -20(s0/fp(x8))], MEM:[<256>: Addi s0/fp(x8), sp(x2), 32], WB:[<252>: Sw s1(x9), 20(sp(x2))], 
	Forwarding: s0/fp(x8):[67108736(3ffff80)]
	Stall occurs until cycle: 452
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[453], pc:[264(108)], IF:[<272>: Lw a5(x15), 0(a5(x15))], ID:[<268>: Lui a5(x15), 64], EX:[<264>: Sw a1(x11), -24(s0/fp(x8))], MEM:[<260>: Sw a0(x10), -20(s0/fp(x8))], WB:[<256>: Addi s0/fp(x8), sp(x2), 32], 
	Memory acsess: [Sw a0(x10), -20(s0/fp(x8))]
	Memory address: [3ffff6c]
	Last write cycle: 351
	Forwarding: s0/fp(x8):[67108736(3ffff80)]
	Stall occurs until cycle: 454
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[455], pc:[268(10c)], IF:[<276>: Addi a4(x14), a5(x15), 1], ID:[<272>: Lw a5(x15), 0(a5(x15))], EX:[<268>: Lui a5(x15), 64], MEM:[<264>: Sw a1(x11), -24(s0/fp(x8))], WB:[<260>: Sw a0(x10), -20(s0/fp(x8))], 
	Memory acsess: [Sw a1(x11), -24(s0/fp(x8))]
	Memory address: [3ffff68]
	Last write cycle: 353
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[456], pc:[272(110)], IF:[<280>: Lui a5(x15), 64], ID:[<276>: Addi a4(x14), a5(x15), 1], EX:[<272>: Lw a5(x15), 0(a5(x15))], MEM:[<268>: Lui a5(x15), 64], WB:[<264>: Sw a1(x11), -24(s0/fp(x8))], 
	Forwarding: a5(x15):[262144(40000)]
	Stall occurs until cycle: 457
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[458], pc:[276(114)], IF:[<284>: Sw a4(x14), 0(a5(x15))], ID:[<280>: Lui a5(x15), 64], EX:[<276>: Addi a4(x14), a5(x15), 1], MEM:[<272>: Lw a5(x15), 0(a5(x15))], WB:[<268>: Lui a5(x15), 64], 
	Memory acsess: [Lw a5(x15), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 397
	Forwarding: a5(x15):[5(5)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[459], pc:[280(118)], IF:[<288>: Lw a5(x15), -20(s0/fp(x8))], ID:[<284>: Sw a4(x14), 0(a5(x15))], EX:[<280>: Lui a5(x15), 64], MEM:[<276>: Addi a4(x14), a5(x15), 1], WB:[<272>: Lw a5(x15), 0(a5(x15))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[5(5)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[460], pc:[284(11c)], IF:[<292>: Bne a5(x15), zero(x0), 16], ID:[<288>: Lw a5(x15), -20(s0/fp(x8))], EX:[<284>: Sw a4(x14), 0(a5(x15))], MEM:[<280>: Lui a5(x15), 64], WB:[<276>: Addi a4(x14), a5(x15), 1], 
	Forwarding: a5(x15):[262144(40000)]
	Forwarding: a4(x14):[6(6)]
	Stall occurs until cycle: 461
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[462], pc:[288(120)], IF:[<296>: Lw a5(x15), -24(s0/fp(x8))], ID:[<292>: Bne a5(x15), zero(x0), 16], EX:[<288>: Lw a5(x15), -20(s0/fp(x8))], MEM:[<284>: Sw a4(x14), 0(a5(x15))], WB:[<280>: Lui a5(x15), 64], 
	Memory acsess: [Sw a4(x14), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 397
	Stall occurs until cycle: 463
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[464], pc:[292(124)], IF:[<300>: Addi a5(x15), a5(x15), 1], ID:[<296>: Lw a5(x15), -24(s0/fp(x8))], EX:[<292>: Bne a5(x15), zero(x0), 16], MEM:[<288>: Lw a5(x15), -20(s0/fp(x8))], WB:[<284>: Sw a4(x14), 0(a5(x15))], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffff6c]
	Last write cycle: 453
	Forwarding: a5(x15):[0(0)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[465], pc:[296(128)], IF:[<304>: Jal zero(x0), 88], ID:[<300>: Addi a5(x15), a5(x15), 1], EX:[<296>: Lw a5(x15), -24(s0/fp(x8))], MEM:[<292>: Bne a5(x15), zero(x0), 16], WB:[<288>: Lw a5(x15), -20(s0/fp(x8))], 
	Stall occurs until cycle: 466
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[467], pc:[300(12c)], IF:[<308>: Lw a5(x15), -24(s0/fp(x8))], ID:[<304>: Jal zero(x0), 88], EX:[<300>: Addi a5(x15), a5(x15), 1], MEM:[<296>: Lw a5(x15), -24(s0/fp(x8))], WB:[<292>: Bne a5(x15), zero(x0), 16], 
	Memory acsess: [Lw a5(x15), -24(s0/fp(x8))]
	Memory address: [3ffff68]
	Last write cycle: 455
	Forwarding: a5(x15):[2(2)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[468], pc:[304(130)], IF:[<312>: Bne a5(x15), zero(x0), 32], ID:[<308>: Lw a5(x15), -24(s0/fp(x8))], EX:[<304>: Jal zero(x0), 88], MEM:[<300>: Addi a5(x15), a5(x15), 1], WB:[<296>: Lw a5(x15), -24(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[469], pc:[392(188)], IF:[], ID:[], EX:[], MEM:[<304>: Jal zero(x0), 88], WB:[<300>: Addi a5(x15), a5(x15), 1], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[470], pc:[392(188)], IF:[<392>: Addi a0(x10), a5(x15), 0], ID:[], EX:[], MEM:[], WB:[<304>: Jal zero(x0), 88], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[471], pc:[392(188)], IF:[<396>: Lw ra(x1), 28(sp(x2))], ID:[<392>: Addi a0(x10), a5(x15), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[472], pc:[392(188)], IF:[<400>: Lw s0/fp(x8), 24(sp(x2))], ID:[<396>: Lw ra(x1), 28(sp(x2))], EX:[<392>: Addi a0(x10), a5(x15), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[473], pc:[396(18c)], IF:[<404>: Lw s1(x9), 20(sp(x2))], ID:[<400>: Lw s0/fp(x8), 24(sp(x2))], EX:[<396>: Lw ra(x1), 28(sp(x2))], MEM:[<392>: Addi a0(x10), a5(x15), 0], WB:[], 
	Stall occurs until cycle: 474
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[475], pc:[400(190)], IF:[<408>: Addi sp(x2), sp(x2), 32], ID:[<404>: Lw s1(x9), 20(sp(x2))], EX:[<400>: Lw s0/fp(x8), 24(sp(x2))], MEM:[<396>: Lw ra(x1), 28(sp(x2))], WB:[<392>: Addi a0(x10), a5(x15), 0], 
	Memory acsess: [Lw ra(x1), 28(sp(x2))]
	Memory address: [3ffff7c]
	Last write cycle: 446
	Stall occurs until cycle: 476
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[477], pc:[404(194)], IF:[<412>: Jalr zero(x0), ra(x1), 0], ID:[<408>: Addi sp(x2), sp(x2), 32], EX:[<404>: Lw s1(x9), 20(sp(x2))], MEM:[<400>: Lw s0/fp(x8), 24(sp(x2))], WB:[<396>: Lw ra(x1), 28(sp(x2))], 
	Memory acsess: [Lw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff78]
	Last write cycle: 448
	Stall occurs until cycle: 478
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[479], pc:[408(198)], IF:[], ID:[<412>: Jalr zero(x0), ra(x1), 0], EX:[<408>: Addi sp(x2), sp(x2), 32], MEM:[<404>: Lw s1(x9), 20(sp(x2))], WB:[<400>: Lw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Lw s1(x9), 20(sp(x2))]
	Memory address: [3ffff74]
	Last write cycle: 450
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[480], pc:[412(19c)], IF:[], ID:[], EX:[<412>: Jalr zero(x0), ra(x1), 0], MEM:[<408>: Addi sp(x2), sp(x2), 32], WB:[<404>: Lw s1(x9), 20(sp(x2))], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[481], pc:[388(184)], IF:[], ID:[], EX:[], MEM:[<412>: Jalr zero(x0), ra(x1), 0], WB:[<408>: Addi sp(x2), sp(x2), 32], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[482], pc:[388(184)], IF:[<388>: Addi a5(x15), a0(x10), 0], ID:[], EX:[], MEM:[], WB:[<412>: Jalr zero(x0), ra(x1), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[483], pc:[388(184)], IF:[<392>: Addi a0(x10), a5(x15), 0], ID:[<388>: Addi a5(x15), a0(x10), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[484], pc:[388(184)], IF:[<396>: Lw ra(x1), 28(sp(x2))], ID:[<392>: Addi a0(x10), a5(x15), 0], EX:[<388>: Addi a5(x15), a0(x10), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[485], pc:[392(188)], IF:[<400>: Lw s0/fp(x8), 24(sp(x2))], ID:[<396>: Lw ra(x1), 28(sp(x2))], EX:[<392>: Addi a0(x10), a5(x15), 0], MEM:[<388>: Addi a5(x15), a0(x10), 0], WB:[], 
	Forwarding: a5(x15):[3(3)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[486], pc:[396(18c)], IF:[<404>: Lw s1(x9), 20(sp(x2))], ID:[<400>: Lw s0/fp(x8), 24(sp(x2))], EX:[<396>: Lw ra(x1), 28(sp(x2))], MEM:[<392>: Addi a0(x10), a5(x15), 0], WB:[<388>: Addi a5(x15), a0(x10), 0], 
	Stall occurs until cycle: 487
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[488], pc:[400(190)], IF:[<408>: Addi sp(x2), sp(x2), 32], ID:[<404>: Lw s1(x9), 20(sp(x2))], EX:[<400>: Lw s0/fp(x8), 24(sp(x2))], MEM:[<396>: Lw ra(x1), 28(sp(x2))], WB:[<392>: Addi a0(x10), a5(x15), 0], 
	Memory acsess: [Lw ra(x1), 28(sp(x2))]
	Memory address: [3ffff9c]
	Last write cycle: 248
	Stall occurs until cycle: 489
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[490], pc:[404(194)], IF:[<412>: Jalr zero(x0), ra(x1), 0], ID:[<408>: Addi sp(x2), sp(x2), 32], EX:[<404>: Lw s1(x9), 20(sp(x2))], MEM:[<400>: Lw s0/fp(x8), 24(sp(x2))], WB:[<396>: Lw ra(x1), 28(sp(x2))], 
	Memory acsess: [Lw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff98]
	Last write cycle: 250
	Stall occurs until cycle: 491
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[492], pc:[408(198)], IF:[], ID:[<412>: Jalr zero(x0), ra(x1), 0], EX:[<408>: Addi sp(x2), sp(x2), 32], MEM:[<404>: Lw s1(x9), 20(sp(x2))], WB:[<400>: Lw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Lw s1(x9), 20(sp(x2))]
	Memory address: [3ffff94]
	Last write cycle: 252
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[493], pc:[412(19c)], IF:[], ID:[], EX:[<412>: Jalr zero(x0), ra(x1), 0], MEM:[<408>: Addi sp(x2), sp(x2), 32], WB:[<404>: Lw s1(x9), 20(sp(x2))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[494], pc:[336(150)], IF:[], ID:[], EX:[], MEM:[<412>: Jalr zero(x0), ra(x1), 0], WB:[<408>: Addi sp(x2), sp(x2), 32], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[495], pc:[336(150)], IF:[<336>: Addi a5(x15), a0(x10), 0], ID:[], EX:[], MEM:[], WB:[<412>: Jalr zero(x0), ra(x1), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[496], pc:[336(150)], IF:[<340>: Jal zero(x0), 52], ID:[<336>: Addi a5(x15), a0(x10), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[497], pc:[336(150)], IF:[<344>: Lw a5(x15), -20(s0/fp(x8))], ID:[<340>: Jal zero(x0), 52], EX:[<336>: Addi a5(x15), a0(x10), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[498], pc:[340(154)], IF:[<348>: Addi s1(x9), a5(x15), -1], ID:[<344>: Lw a5(x15), -20(s0/fp(x8))], EX:[<340>: Jal zero(x0), 52], MEM:[<336>: Addi a5(x15), a0(x10), 0], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[499], pc:[392(188)], IF:[], ID:[], EX:[], MEM:[<340>: Jal zero(x0), 52], WB:[<336>: Addi a5(x15), a0(x10), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[500], pc:[392(188)], IF:[<392>: Addi a0(x10), a5(x15), 0], ID:[], EX:[], MEM:[], WB:[<340>: Jal zero(x0), 52], 
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[336(150)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[501], pc:[392(188)], IF:[<396>: Lw ra(x1), 28(sp(x2))], ID:[<392>: Addi a0(x10), a5(x15), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[336(150)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[502], pc:[392(188)], IF:[<400>: Lw s0/fp(x8), 24(sp(x2))], ID:[<396>: Lw ra(x1), 28(sp(x2))], EX:[<392>: Addi a0(x10), a5(x15), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[336(150)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[503], pc:[396(18c)], IF:[<404>: Lw s1(x9), 20(sp(x2))], ID:[<400>: Lw s0/fp(x8), 24(sp(x2))], EX:[<396>: Lw ra(x1), 28(sp(x2))], MEM:[<392>: Addi a0(x10), a5(x15), 0], WB:[], 
	Stall occurs until cycle: 504
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[336(150)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[505], pc:[400(190)], IF:[<408>: Addi sp(x2), sp(x2), 32], ID:[<404>: Lw s1(x9), 20(sp(x2))], EX:[<400>: Lw s0/fp(x8), 24(sp(x2))], MEM:[<396>: Lw ra(x1), 28(sp(x2))], WB:[<392>: Addi a0(x10), a5(x15), 0], 
	Memory acsess: [Lw ra(x1), 28(sp(x2))]
	Memory address: [3ffffbc]
	Last write cycle: 159
	Stall occurs until cycle: 506
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[336(150)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[507], pc:[404(194)], IF:[<412>: Jalr zero(x0), ra(x1), 0], ID:[<408>: Addi sp(x2), sp(x2), 32], EX:[<404>: Lw s1(x9), 20(sp(x2))], MEM:[<400>: Lw s0/fp(x8), 24(sp(x2))], WB:[<396>: Lw ra(x1), 28(sp(x2))], 
	Memory acsess: [Lw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffffb8]
	Last write cycle: 213
	Stall occurs until cycle: 508
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[336(150)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[509], pc:[408(198)], IF:[], ID:[<412>: Jalr zero(x0), ra(x1), 0], EX:[<408>: Addi sp(x2), sp(x2), 32], MEM:[<404>: Lw s1(x9), 20(sp(x2))], WB:[<400>: Lw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Lw s1(x9), 20(sp(x2))]
	Memory address: [3ffffb4]
	Last write cycle: 215
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[510], pc:[412(19c)], IF:[], ID:[], EX:[<412>: Jalr zero(x0), ra(x1), 0], MEM:[<408>: Addi sp(x2), sp(x2), 32], WB:[<404>: Lw s1(x9), 20(sp(x2))], 
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[511], pc:[372(174)], IF:[], ID:[], EX:[], MEM:[<412>: Jalr zero(x0), ra(x1), 0], WB:[<408>: Addi sp(x2), sp(x2), 32], 
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[372(174)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[512], pc:[372(174)], IF:[<372>: Addi a5(x15), a0(x10), 0], ID:[], EX:[], MEM:[], WB:[<412>: Jalr zero(x0), ra(x1), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[513], pc:[372(174)], IF:[<376>: Addi a1(x11), a5(x15), 0], ID:[<372>: Addi a5(x15), a0(x10), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[514], pc:[372(174)], IF:[<380>: Addi a0(x10), s1(x9), 0], ID:[<376>: Addi a1(x11), a5(x15), 0], EX:[<372>: Addi a5(x15), a0(x10), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[515], pc:[376(178)], IF:[<384>: Jal ra(x1), -144], ID:[<380>: Addi a0(x10), s1(x9), 0], EX:[<376>: Addi a1(x11), a5(x15), 0], MEM:[<372>: Addi a5(x15), a0(x10), 0], WB:[], 
	Forwarding: a5(x15):[3(3)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[516], pc:[380(17c)], IF:[<388>: Addi a5(x15), a0(x10), 0], ID:[<384>: Jal ra(x1), -144], EX:[<380>: Addi a0(x10), s1(x9), 0], MEM:[<376>: Addi a1(x11), a5(x15), 0], WB:[<372>: Addi a5(x15), a0(x10), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[517], pc:[384(180)], IF:[<392>: Addi a0(x10), a5(x15), 0], ID:[<388>: Addi a5(x15), a0(x10), 0], EX:[<384>: Jal ra(x1), -144], MEM:[<380>: Addi a0(x10), s1(x9), 0], WB:[<376>: Addi a1(x11), a5(x15), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[3(3)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[518], pc:[240(f0)], IF:[], ID:[], EX:[], MEM:[<384>: Jal ra(x1), -144], WB:[<380>: Addi a0(x10), s1(x9), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[519], pc:[240(f0)], IF:[<240>: Addi sp(x2), sp(x2), -32], ID:[], EX:[], MEM:[], WB:[<384>: Jal ra(x1), -144], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[520], pc:[240(f0)], IF:[<244>: Sw ra(x1), 28(sp(x2))], ID:[<240>: Addi sp(x2), sp(x2), -32], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[521], pc:[240(f0)], IF:[<248>: Sw s0/fp(x8), 24(sp(x2))], ID:[<244>: Sw ra(x1), 28(sp(x2))], EX:[<240>: Addi sp(x2), sp(x2), -32], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[522], pc:[244(f4)], IF:[<252>: Sw s1(x9), 20(sp(x2))], ID:[<248>: Sw s0/fp(x8), 24(sp(x2))], EX:[<244>: Sw ra(x1), 28(sp(x2))], MEM:[<240>: Addi sp(x2), sp(x2), -32], WB:[], 
	Forwarding: sp(x2):[67108768(3ffffa0)]
	Stall occurs until cycle: 523
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[524], pc:[248(f8)], IF:[<256>: Addi s0/fp(x8), sp(x2), 32], ID:[<252>: Sw s1(x9), 20(sp(x2))], EX:[<248>: Sw s0/fp(x8), 24(sp(x2))], MEM:[<244>: Sw ra(x1), 28(sp(x2))], WB:[<240>: Addi sp(x2), sp(x2), -32], 
	Memory acsess: [Sw ra(x1), 28(sp(x2))]
	Memory address: [3ffffbc]
	Last write cycle: 159
	Forwarding: sp(x2):[67108768(3ffffa0)]
	Stall occurs until cycle: 525
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[526], pc:[252(fc)], IF:[<260>: Sw a0(x10), -20(s0/fp(x8))], ID:[<256>: Addi s0/fp(x8), sp(x2), 32], EX:[<252>: Sw s1(x9), 20(sp(x2))], MEM:[<248>: Sw s0/fp(x8), 24(sp(x2))], WB:[<244>: Sw ra(x1), 28(sp(x2))], 
	Memory acsess: [Sw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffffb8]
	Last write cycle: 213
	Stall occurs until cycle: 527
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[528], pc:[256(100)], IF:[<264>: Sw a1(x11), -24(s0/fp(x8))], ID:[<260>: Sw a0(x10), -20(s0/fp(x8))], EX:[<256>: Addi s0/fp(x8), sp(x2), 32], MEM:[<252>: Sw s1(x9), 20(sp(x2))], WB:[<248>: Sw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Sw s1(x9), 20(sp(x2))]
	Memory address: [3ffffb4]
	Last write cycle: 215
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[529], pc:[260(104)], IF:[<268>: Lui a5(x15), 64], ID:[<264>: Sw a1(x11), -24(s0/fp(x8))], EX:[<260>: Sw a0(x10), -20(s0/fp(x8))], MEM:[<256>: Addi s0/fp(x8), sp(x2), 32], WB:[<252>: Sw s1(x9), 20(sp(x2))], 
	Forwarding: s0/fp(x8):[67108800(3ffffc0)]
	Stall occurs until cycle: 530
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[531], pc:[264(108)], IF:[<272>: Lw a5(x15), 0(a5(x15))], ID:[<268>: Lui a5(x15), 64], EX:[<264>: Sw a1(x11), -24(s0/fp(x8))], MEM:[<260>: Sw a0(x10), -20(s0/fp(x8))], WB:[<256>: Addi s0/fp(x8), sp(x2), 32], 
	Memory acsess: [Sw a0(x10), -20(s0/fp(x8))]
	Memory address: [3ffffac]
	Last write cycle: 218
	Forwarding: s0/fp(x8):[67108800(3ffffc0)]
	Stall occurs until cycle: 532
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[533], pc:[268(10c)], IF:[<276>: Addi a4(x14), a5(x15), 1], ID:[<272>: Lw a5(x15), 0(a5(x15))], EX:[<268>: Lui a5(x15), 64], MEM:[<264>: Sw a1(x11), -24(s0/fp(x8))], WB:[<260>: Sw a0(x10), -20(s0/fp(x8))], 
	Memory acsess: [Sw a1(x11), -24(s0/fp(x8))]
	Memory address: [3ffffa8]
	Last write cycle: 220
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[534], pc:[272(110)], IF:[<280>: Lui a5(x15), 64], ID:[<276>: Addi a4(x14), a5(x15), 1], EX:[<272>: Lw a5(x15), 0(a5(x15))], MEM:[<268>: Lui a5(x15), 64], WB:[<264>: Sw a1(x11), -24(s0/fp(x8))], 
	Forwarding: a5(x15):[262144(40000)]
	Stall occurs until cycle: 535
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[536], pc:[276(114)], IF:[<284>: Sw a4(x14), 0(a5(x15))], ID:[<280>: Lui a5(x15), 64], EX:[<276>: Addi a4(x14), a5(x15), 1], MEM:[<272>: Lw a5(x15), 0(a5(x15))], WB:[<268>: Lui a5(x15), 64], 
	Memory acsess: [Lw a5(x15), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 462
	Forwarding: a5(x15):[6(6)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[537], pc:[280(118)], IF:[<288>: Lw a5(x15), -20(s0/fp(x8))], ID:[<284>: Sw a4(x14), 0(a5(x15))], EX:[<280>: Lui a5(x15), 64], MEM:[<276>: Addi a4(x14), a5(x15), 1], WB:[<272>: Lw a5(x15), 0(a5(x15))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[6(6)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[538], pc:[284(11c)], IF:[<292>: Bne a5(x15), zero(x0), 16], ID:[<288>: Lw a5(x15), -20(s0/fp(x8))], EX:[<284>: Sw a4(x14), 0(a5(x15))], MEM:[<280>: Lui a5(x15), 64], WB:[<276>: Addi a4(x14), a5(x15), 1], 
	Forwarding: a5(x15):[262144(40000)]
	Forwarding: a4(x14):[7(7)]
	Stall occurs until cycle: 539
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[6(6)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[540], pc:[288(120)], IF:[<296>: Lw a5(x15), -24(s0/fp(x8))], ID:[<292>: Bne a5(x15), zero(x0), 16], EX:[<288>: Lw a5(x15), -20(s0/fp(x8))], MEM:[<284>: Sw a4(x14), 0(a5(x15))], WB:[<280>: Lui a5(x15), 64], 
	Memory acsess: [Sw a4(x14), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 462
	Stall occurs until cycle: 541
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[542], pc:[292(124)], IF:[<300>: Addi a5(x15), a5(x15), 1], ID:[<296>: Lw a5(x15), -24(s0/fp(x8))], EX:[<292>: Bne a5(x15), zero(x0), 16], MEM:[<288>: Lw a5(x15), -20(s0/fp(x8))], WB:[<284>: Sw a4(x14), 0(a5(x15))], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffffac]
	Last write cycle: 531
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------



---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[543], pc:[308(134)], IF:[], ID:[], EX:[], MEM:[<292>: Bne a5(x15), zero(x0), 16], WB:[<288>: Lw a5(x15), -20(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[544], pc:[308(134)], IF:[<308>: Lw a5(x15), -24(s0/fp(x8))], ID:[], EX:[], MEM:[], WB:[<292>: Bne a5(x15), zero(x0), 16], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[545], pc:[308(134)], IF:[<312>: Bne a5(x15), zero(x0), 32], ID:[<308>: Lw a5(x15), -24(s0/fp(x8))], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[546], pc:[308(134)], IF:[<316>: Lw a5(x15), -20(s0/fp(x8))], ID:[<312>: Bne a5(x15), zero(x0), 32], EX:[<308>: Lw a5(x15), -24(s0/fp(x8))], MEM:[], WB:[], 
	Stall occurs until cycle: 547
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[548], pc:[312(138)], IF:[<320>: Addi a5(x15), a5(x15), -1], ID:[<316>: Lw a5(x15), -20(s0/fp(x8))], EX:[<312>: Bne a5(x15), zero(x0), 32], MEM:[<308>: Lw a5(x15), -24(s0/fp(x8))], WB:[], 
	Memory acsess: [Lw a5(x15), -24(s0/fp(x8))]
	Memory address: [3ffffa8]
	Last write cycle: 533
	Forwarding: a5(x15):[3(3)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------



---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[549], pc:[344(158)], IF:[], ID:[], EX:[], MEM:[<312>: Bne a5(x15), zero(x0), 32], WB:[<308>: Lw a5(x15), -24(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[550], pc:[344(158)], IF:[<344>: Lw a5(x15), -20(s0/fp(x8))], ID:[], EX:[], MEM:[], WB:[<312>: Bne a5(x15), zero(x0), 32], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[551], pc:[344(158)], IF:[<348>: Addi s1(x9), a5(x15), -1], ID:[<344>: Lw a5(x15), -20(s0/fp(x8))], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[552], pc:[344(158)], IF:[<352>: Lw a5(x15), -24(s0/fp(x8))], ID:[<348>: Addi s1(x9), a5(x15), -1], EX:[<344>: Lw a5(x15), -20(s0/fp(x8))], MEM:[], WB:[], 
	Stall occurs until cycle: 553
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[554], pc:[348(15c)], IF:[<356>: Addi a5(x15), a5(x15), -1], ID:[<352>: Lw a5(x15), -24(s0/fp(x8))], EX:[<348>: Addi s1(x9), a5(x15), -1], MEM:[<344>: Lw a5(x15), -20(s0/fp(x8))], WB:[], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffffac]
	Last write cycle: 531
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[555], pc:[352(160)], IF:[<360>: Addi a1(x11), a5(x15), 0], ID:[<356>: Addi a5(x15), a5(x15), -1], EX:[<352>: Lw a5(x15), -24(s0/fp(x8))], MEM:[<348>: Addi s1(x9), a5(x15), -1], WB:[<344>: Lw a5(x15), -20(s0/fp(x8))], 
	Stall occurs until cycle: 556
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[1(1)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[557], pc:[356(164)], IF:[<364>: Lw a0(x10), -20(s0/fp(x8))], ID:[<360>: Addi a1(x11), a5(x15), 0], EX:[<356>: Addi a5(x15), a5(x15), -1], MEM:[<352>: Lw a5(x15), -24(s0/fp(x8))], WB:[<348>: Addi s1(x9), a5(x15), -1], 
	Memory acsess: [Lw a5(x15), -24(s0/fp(x8))]
	Memory address: [3ffffa8]
	Last write cycle: 533
	Forwarding: a5(x15):[3(3)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[558], pc:[360(168)], IF:[<368>: Jal ra(x1), -128], ID:[<364>: Lw a0(x10), -20(s0/fp(x8))], EX:[<360>: Addi a1(x11), a5(x15), 0], MEM:[<356>: Addi a5(x15), a5(x15), -1], WB:[<352>: Lw a5(x15), -24(s0/fp(x8))], 
	Forwarding: a5(x15):[2(2)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[559], pc:[364(16c)], IF:[<372>: Addi a5(x15), a0(x10), 0], ID:[<368>: Jal ra(x1), -128], EX:[<364>: Lw a0(x10), -20(s0/fp(x8))], MEM:[<360>: Addi a1(x11), a5(x15), 0], WB:[<356>: Addi a5(x15), a5(x15), -1], 
	Stall occurs until cycle: 560
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[561], pc:[368(170)], IF:[<376>: Addi a1(x11), a5(x15), 0], ID:[<372>: Addi a5(x15), a0(x10), 0], EX:[<368>: Jal ra(x1), -128], MEM:[<364>: Lw a0(x10), -20(s0/fp(x8))], WB:[<360>: Addi a1(x11), a5(x15), 0], 
	Memory acsess: [Lw a0(x10), -20(s0/fp(x8))]
	Memory address: [3ffffac]
	Last write cycle: 531
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[562], pc:[240(f0)], IF:[], ID:[], EX:[], MEM:[<368>: Jal ra(x1), -128], WB:[<364>: Lw a0(x10), -20(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[563], pc:[240(f0)], IF:[<240>: Addi sp(x2), sp(x2), -32], ID:[], EX:[], MEM:[], WB:[<368>: Jal ra(x1), -128], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[564], pc:[240(f0)], IF:[<244>: Sw ra(x1), 28(sp(x2))], ID:[<240>: Addi sp(x2), sp(x2), -32], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[565], pc:[240(f0)], IF:[<248>: Sw s0/fp(x8), 24(sp(x2))], ID:[<244>: Sw ra(x1), 28(sp(x2))], EX:[<240>: Addi sp(x2), sp(x2), -32], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[566], pc:[244(f4)], IF:[<252>: Sw s1(x9), 20(sp(x2))], ID:[<248>: Sw s0/fp(x8), 24(sp(x2))], EX:[<244>: Sw ra(x1), 28(sp(x2))], MEM:[<240>: Addi sp(x2), sp(x2), -32], WB:[], 
	Forwarding: sp(x2):[67108736(3ffff80)]
	Stall occurs until cycle: 567
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[568], pc:[248(f8)], IF:[<256>: Addi s0/fp(x8), sp(x2), 32], ID:[<252>: Sw s1(x9), 20(sp(x2))], EX:[<248>: Sw s0/fp(x8), 24(sp(x2))], MEM:[<244>: Sw ra(x1), 28(sp(x2))], WB:[<240>: Addi sp(x2), sp(x2), -32], 
	Memory acsess: [Sw ra(x1), 28(sp(x2))]
	Memory address: [3ffff9c]
	Last write cycle: 248
	Forwarding: sp(x2):[67108736(3ffff80)]
	Stall occurs until cycle: 569
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[570], pc:[252(fc)], IF:[<260>: Sw a0(x10), -20(s0/fp(x8))], ID:[<256>: Addi s0/fp(x8), sp(x2), 32], EX:[<252>: Sw s1(x9), 20(sp(x2))], MEM:[<248>: Sw s0/fp(x8), 24(sp(x2))], WB:[<244>: Sw ra(x1), 28(sp(x2))], 
	Memory acsess: [Sw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff98]
	Last write cycle: 250
	Stall occurs until cycle: 571
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[572], pc:[256(100)], IF:[<264>: Sw a1(x11), -24(s0/fp(x8))], ID:[<260>: Sw a0(x10), -20(s0/fp(x8))], EX:[<256>: Addi s0/fp(x8), sp(x2), 32], MEM:[<252>: Sw s1(x9), 20(sp(x2))], WB:[<248>: Sw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Sw s1(x9), 20(sp(x2))]
	Memory address: [3ffff94]
	Last write cycle: 252
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[573], pc:[260(104)], IF:[<268>: Lui a5(x15), 64], ID:[<264>: Sw a1(x11), -24(s0/fp(x8))], EX:[<260>: Sw a0(x10), -20(s0/fp(x8))], MEM:[<256>: Addi s0/fp(x8), sp(x2), 32], WB:[<252>: Sw s1(x9), 20(sp(x2))], 
	Forwarding: s0/fp(x8):[67108768(3ffffa0)]
	Stall occurs until cycle: 574
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[575], pc:[264(108)], IF:[<272>: Lw a5(x15), 0(a5(x15))], ID:[<268>: Lui a5(x15), 64], EX:[<264>: Sw a1(x11), -24(s0/fp(x8))], MEM:[<260>: Sw a0(x10), -20(s0/fp(x8))], WB:[<256>: Addi s0/fp(x8), sp(x2), 32], 
	Memory acsess: [Sw a0(x10), -20(s0/fp(x8))]
	Memory address: [3ffff8c]
	Last write cycle: 255
	Forwarding: s0/fp(x8):[67108768(3ffffa0)]
	Stall occurs until cycle: 576
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[577], pc:[268(10c)], IF:[<276>: Addi a4(x14), a5(x15), 1], ID:[<272>: Lw a5(x15), 0(a5(x15))], EX:[<268>: Lui a5(x15), 64], MEM:[<264>: Sw a1(x11), -24(s0/fp(x8))], WB:[<260>: Sw a0(x10), -20(s0/fp(x8))], 
	Memory acsess: [Sw a1(x11), -24(s0/fp(x8))]
	Memory address: [3ffff88]
	Last write cycle: 257
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[578], pc:[272(110)], IF:[<280>: Lui a5(x15), 64], ID:[<276>: Addi a4(x14), a5(x15), 1], EX:[<272>: Lw a5(x15), 0(a5(x15))], MEM:[<268>: Lui a5(x15), 64], WB:[<264>: Sw a1(x11), -24(s0/fp(x8))], 
	Forwarding: a5(x15):[262144(40000)]
	Stall occurs until cycle: 579
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[580], pc:[276(114)], IF:[<284>: Sw a4(x14), 0(a5(x15))], ID:[<280>: Lui a5(x15), 64], EX:[<276>: Addi a4(x14), a5(x15), 1], MEM:[<272>: Lw a5(x15), 0(a5(x15))], WB:[<268>: Lui a5(x15), 64], 
	Memory acsess: [Lw a5(x15), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 540
	Forwarding: a5(x15):[7(7)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[581], pc:[280(118)], IF:[<288>: Lw a5(x15), -20(s0/fp(x8))], ID:[<284>: Sw a4(x14), 0(a5(x15))], EX:[<280>: Lui a5(x15), 64], MEM:[<276>: Addi a4(x14), a5(x15), 1], WB:[<272>: Lw a5(x15), 0(a5(x15))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[7(7)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[582], pc:[284(11c)], IF:[<292>: Bne a5(x15), zero(x0), 16], ID:[<288>: Lw a5(x15), -20(s0/fp(x8))], EX:[<284>: Sw a4(x14), 0(a5(x15))], MEM:[<280>: Lui a5(x15), 64], WB:[<276>: Addi a4(x14), a5(x15), 1], 
	Forwarding: a5(x15):[262144(40000)]
	Forwarding: a4(x14):[8(8)]
	Stall occurs until cycle: 583
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[7(7)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[584], pc:[288(120)], IF:[<296>: Lw a5(x15), -24(s0/fp(x8))], ID:[<292>: Bne a5(x15), zero(x0), 16], EX:[<288>: Lw a5(x15), -20(s0/fp(x8))], MEM:[<284>: Sw a4(x14), 0(a5(x15))], WB:[<280>: Lui a5(x15), 64], 
	Memory acsess: [Sw a4(x14), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 540
	Stall occurs until cycle: 585
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[586], pc:[292(124)], IF:[<300>: Addi a5(x15), a5(x15), 1], ID:[<296>: Lw a5(x15), -24(s0/fp(x8))], EX:[<292>: Bne a5(x15), zero(x0), 16], MEM:[<288>: Lw a5(x15), -20(s0/fp(x8))], WB:[<284>: Sw a4(x14), 0(a5(x15))], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffff8c]
	Last write cycle: 575
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------



---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[587], pc:[308(134)], IF:[], ID:[], EX:[], MEM:[<292>: Bne a5(x15), zero(x0), 16], WB:[<288>: Lw a5(x15), -20(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[588], pc:[308(134)], IF:[<308>: Lw a5(x15), -24(s0/fp(x8))], ID:[], EX:[], MEM:[], WB:[<292>: Bne a5(x15), zero(x0), 16], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[589], pc:[308(134)], IF:[<312>: Bne a5(x15), zero(x0), 32], ID:[<308>: Lw a5(x15), -24(s0/fp(x8))], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[590], pc:[308(134)], IF:[<316>: Lw a5(x15), -20(s0/fp(x8))], ID:[<312>: Bne a5(x15), zero(x0), 32], EX:[<308>: Lw a5(x15), -24(s0/fp(x8))], MEM:[], WB:[], 
	Stall occurs until cycle: 591
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[592], pc:[312(138)], IF:[<320>: Addi a5(x15), a5(x15), -1], ID:[<316>: Lw a5(x15), -20(s0/fp(x8))], EX:[<312>: Bne a5(x15), zero(x0), 32], MEM:[<308>: Lw a5(x15), -24(s0/fp(x8))], WB:[], 
	Memory acsess: [Lw a5(x15), -24(s0/fp(x8))]
	Memory address: [3ffff88]
	Last write cycle: 577
	Forwarding: a5(x15):[2(2)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------



---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[593], pc:[344(158)], IF:[], ID:[], EX:[], MEM:[<312>: Bne a5(x15), zero(x0), 32], WB:[<308>: Lw a5(x15), -24(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[594], pc:[344(158)], IF:[<344>: Lw a5(x15), -20(s0/fp(x8))], ID:[], EX:[], MEM:[], WB:[<312>: Bne a5(x15), zero(x0), 32], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[595], pc:[344(158)], IF:[<348>: Addi s1(x9), a5(x15), -1], ID:[<344>: Lw a5(x15), -20(s0/fp(x8))], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[596], pc:[344(158)], IF:[<352>: Lw a5(x15), -24(s0/fp(x8))], ID:[<348>: Addi s1(x9), a5(x15), -1], EX:[<344>: Lw a5(x15), -20(s0/fp(x8))], MEM:[], WB:[], 
	Stall occurs until cycle: 597
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[598], pc:[348(15c)], IF:[<356>: Addi a5(x15), a5(x15), -1], ID:[<352>: Lw a5(x15), -24(s0/fp(x8))], EX:[<348>: Addi s1(x9), a5(x15), -1], MEM:[<344>: Lw a5(x15), -20(s0/fp(x8))], WB:[], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffff8c]
	Last write cycle: 575
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[599], pc:[352(160)], IF:[<360>: Addi a1(x11), a5(x15), 0], ID:[<356>: Addi a5(x15), a5(x15), -1], EX:[<352>: Lw a5(x15), -24(s0/fp(x8))], MEM:[<348>: Addi s1(x9), a5(x15), -1], WB:[<344>: Lw a5(x15), -20(s0/fp(x8))], 
	Stall occurs until cycle: 600
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[601], pc:[356(164)], IF:[<364>: Lw a0(x10), -20(s0/fp(x8))], ID:[<360>: Addi a1(x11), a5(x15), 0], EX:[<356>: Addi a5(x15), a5(x15), -1], MEM:[<352>: Lw a5(x15), -24(s0/fp(x8))], WB:[<348>: Addi s1(x9), a5(x15), -1], 
	Memory acsess: [Lw a5(x15), -24(s0/fp(x8))]
	Memory address: [3ffff88]
	Last write cycle: 577
	Forwarding: a5(x15):[2(2)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[602], pc:[360(168)], IF:[<368>: Jal ra(x1), -128], ID:[<364>: Lw a0(x10), -20(s0/fp(x8))], EX:[<360>: Addi a1(x11), a5(x15), 0], MEM:[<356>: Addi a5(x15), a5(x15), -1], WB:[<352>: Lw a5(x15), -24(s0/fp(x8))], 
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[603], pc:[364(16c)], IF:[<372>: Addi a5(x15), a0(x10), 0], ID:[<368>: Jal ra(x1), -128], EX:[<364>: Lw a0(x10), -20(s0/fp(x8))], MEM:[<360>: Addi a1(x11), a5(x15), 0], WB:[<356>: Addi a5(x15), a5(x15), -1], 
	Stall occurs until cycle: 604
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[605], pc:[368(170)], IF:[<376>: Addi a1(x11), a5(x15), 0], ID:[<372>: Addi a5(x15), a0(x10), 0], EX:[<368>: Jal ra(x1), -128], MEM:[<364>: Lw a0(x10), -20(s0/fp(x8))], WB:[<360>: Addi a1(x11), a5(x15), 0], 
	Memory acsess: [Lw a0(x10), -20(s0/fp(x8))]
	Memory address: [3ffff8c]
	Last write cycle: 575
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[606], pc:[240(f0)], IF:[], ID:[], EX:[], MEM:[<368>: Jal ra(x1), -128], WB:[<364>: Lw a0(x10), -20(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[607], pc:[240(f0)], IF:[<240>: Addi sp(x2), sp(x2), -32], ID:[], EX:[], MEM:[], WB:[<368>: Jal ra(x1), -128], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[608], pc:[240(f0)], IF:[<244>: Sw ra(x1), 28(sp(x2))], ID:[<240>: Addi sp(x2), sp(x2), -32], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[609], pc:[240(f0)], IF:[<248>: Sw s0/fp(x8), 24(sp(x2))], ID:[<244>: Sw ra(x1), 28(sp(x2))], EX:[<240>: Addi sp(x2), sp(x2), -32], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[610], pc:[244(f4)], IF:[<252>: Sw s1(x9), 20(sp(x2))], ID:[<248>: Sw s0/fp(x8), 24(sp(x2))], EX:[<244>: Sw ra(x1), 28(sp(x2))], MEM:[<240>: Addi sp(x2), sp(x2), -32], WB:[], 
	Forwarding: sp(x2):[67108704(3ffff60)]
	Stall occurs until cycle: 611
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[612], pc:[248(f8)], IF:[<256>: Addi s0/fp(x8), sp(x2), 32], ID:[<252>: Sw s1(x9), 20(sp(x2))], EX:[<248>: Sw s0/fp(x8), 24(sp(x2))], MEM:[<244>: Sw ra(x1), 28(sp(x2))], WB:[<240>: Addi sp(x2), sp(x2), -32], 
	Memory acsess: [Sw ra(x1), 28(sp(x2))]
	Memory address: [3ffff7c]
	Last write cycle: 446
	Forwarding: sp(x2):[67108704(3ffff60)]
	Stall occurs until cycle: 613
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[614], pc:[252(fc)], IF:[<260>: Sw a0(x10), -20(s0/fp(x8))], ID:[<256>: Addi s0/fp(x8), sp(x2), 32], EX:[<252>: Sw s1(x9), 20(sp(x2))], MEM:[<248>: Sw s0/fp(x8), 24(sp(x2))], WB:[<244>: Sw ra(x1), 28(sp(x2))], 
	Memory acsess: [Sw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff78]
	Last write cycle: 448
	Stall occurs until cycle: 615
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[616], pc:[256(100)], IF:[<264>: Sw a1(x11), -24(s0/fp(x8))], ID:[<260>: Sw a0(x10), -20(s0/fp(x8))], EX:[<256>: Addi s0/fp(x8), sp(x2), 32], MEM:[<252>: Sw s1(x9), 20(sp(x2))], WB:[<248>: Sw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Sw s1(x9), 20(sp(x2))]
	Memory address: [3ffff74]
	Last write cycle: 450
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[617], pc:[260(104)], IF:[<268>: Lui a5(x15), 64], ID:[<264>: Sw a1(x11), -24(s0/fp(x8))], EX:[<260>: Sw a0(x10), -20(s0/fp(x8))], MEM:[<256>: Addi s0/fp(x8), sp(x2), 32], WB:[<252>: Sw s1(x9), 20(sp(x2))], 
	Forwarding: s0/fp(x8):[67108736(3ffff80)]
	Stall occurs until cycle: 618
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[619], pc:[264(108)], IF:[<272>: Lw a5(x15), 0(a5(x15))], ID:[<268>: Lui a5(x15), 64], EX:[<264>: Sw a1(x11), -24(s0/fp(x8))], MEM:[<260>: Sw a0(x10), -20(s0/fp(x8))], WB:[<256>: Addi s0/fp(x8), sp(x2), 32], 
	Memory acsess: [Sw a0(x10), -20(s0/fp(x8))]
	Memory address: [3ffff6c]
	Last write cycle: 453
	Forwarding: s0/fp(x8):[67108736(3ffff80)]
	Stall occurs until cycle: 620
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[621], pc:[268(10c)], IF:[<276>: Addi a4(x14), a5(x15), 1], ID:[<272>: Lw a5(x15), 0(a5(x15))], EX:[<268>: Lui a5(x15), 64], MEM:[<264>: Sw a1(x11), -24(s0/fp(x8))], WB:[<260>: Sw a0(x10), -20(s0/fp(x8))], 
	Memory acsess: [Sw a1(x11), -24(s0/fp(x8))]
	Memory address: [3ffff68]
	Last write cycle: 455
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[622], pc:[272(110)], IF:[<280>: Lui a5(x15), 64], ID:[<276>: Addi a4(x14), a5(x15), 1], EX:[<272>: Lw a5(x15), 0(a5(x15))], MEM:[<268>: Lui a5(x15), 64], WB:[<264>: Sw a1(x11), -24(s0/fp(x8))], 
	Forwarding: a5(x15):[262144(40000)]
	Stall occurs until cycle: 623
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[624], pc:[276(114)], IF:[<284>: Sw a4(x14), 0(a5(x15))], ID:[<280>: Lui a5(x15), 64], EX:[<276>: Addi a4(x14), a5(x15), 1], MEM:[<272>: Lw a5(x15), 0(a5(x15))], WB:[<268>: Lui a5(x15), 64], 
	Memory acsess: [Lw a5(x15), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 584
	Forwarding: a5(x15):[8(8)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[625], pc:[280(118)], IF:[<288>: Lw a5(x15), -20(s0/fp(x8))], ID:[<284>: Sw a4(x14), 0(a5(x15))], EX:[<280>: Lui a5(x15), 64], MEM:[<276>: Addi a4(x14), a5(x15), 1], WB:[<272>: Lw a5(x15), 0(a5(x15))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[8(8)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[626], pc:[284(11c)], IF:[<292>: Bne a5(x15), zero(x0), 16], ID:[<288>: Lw a5(x15), -20(s0/fp(x8))], EX:[<284>: Sw a4(x14), 0(a5(x15))], MEM:[<280>: Lui a5(x15), 64], WB:[<276>: Addi a4(x14), a5(x15), 1], 
	Forwarding: a5(x15):[262144(40000)]
	Forwarding: a4(x14):[9(9)]
	Stall occurs until cycle: 627
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[8(8)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[628], pc:[288(120)], IF:[<296>: Lw a5(x15), -24(s0/fp(x8))], ID:[<292>: Bne a5(x15), zero(x0), 16], EX:[<288>: Lw a5(x15), -20(s0/fp(x8))], MEM:[<284>: Sw a4(x14), 0(a5(x15))], WB:[<280>: Lui a5(x15), 64], 
	Memory acsess: [Sw a4(x14), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 584
	Stall occurs until cycle: 629
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[630], pc:[292(124)], IF:[<300>: Addi a5(x15), a5(x15), 1], ID:[<296>: Lw a5(x15), -24(s0/fp(x8))], EX:[<292>: Bne a5(x15), zero(x0), 16], MEM:[<288>: Lw a5(x15), -20(s0/fp(x8))], WB:[<284>: Sw a4(x14), 0(a5(x15))], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffff6c]
	Last write cycle: 619
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------



---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[631], pc:[308(134)], IF:[], ID:[], EX:[], MEM:[<292>: Bne a5(x15), zero(x0), 16], WB:[<288>: Lw a5(x15), -20(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[632], pc:[308(134)], IF:[<308>: Lw a5(x15), -24(s0/fp(x8))], ID:[], EX:[], MEM:[], WB:[<292>: Bne a5(x15), zero(x0), 16], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[633], pc:[308(134)], IF:[<312>: Bne a5(x15), zero(x0), 32], ID:[<308>: Lw a5(x15), -24(s0/fp(x8))], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[634], pc:[308(134)], IF:[<316>: Lw a5(x15), -20(s0/fp(x8))], ID:[<312>: Bne a5(x15), zero(x0), 32], EX:[<308>: Lw a5(x15), -24(s0/fp(x8))], MEM:[], WB:[], 
	Stall occurs until cycle: 635
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[636], pc:[312(138)], IF:[<320>: Addi a5(x15), a5(x15), -1], ID:[<316>: Lw a5(x15), -20(s0/fp(x8))], EX:[<312>: Bne a5(x15), zero(x0), 32], MEM:[<308>: Lw a5(x15), -24(s0/fp(x8))], WB:[], 
	Memory acsess: [Lw a5(x15), -24(s0/fp(x8))]
	Memory address: [3ffff68]
	Last write cycle: 621
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------



---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[637], pc:[344(158)], IF:[], ID:[], EX:[], MEM:[<312>: Bne a5(x15), zero(x0), 32], WB:[<308>: Lw a5(x15), -24(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[638], pc:[344(158)], IF:[<344>: Lw a5(x15), -20(s0/fp(x8))], ID:[], EX:[], MEM:[], WB:[<312>: Bne a5(x15), zero(x0), 32], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[639], pc:[344(158)], IF:[<348>: Addi s1(x9), a5(x15), -1], ID:[<344>: Lw a5(x15), -20(s0/fp(x8))], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[640], pc:[344(158)], IF:[<352>: Lw a5(x15), -24(s0/fp(x8))], ID:[<348>: Addi s1(x9), a5(x15), -1], EX:[<344>: Lw a5(x15), -20(s0/fp(x8))], MEM:[], WB:[], 
	Stall occurs until cycle: 641
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[642], pc:[348(15c)], IF:[<356>: Addi a5(x15), a5(x15), -1], ID:[<352>: Lw a5(x15), -24(s0/fp(x8))], EX:[<348>: Addi s1(x9), a5(x15), -1], MEM:[<344>: Lw a5(x15), -20(s0/fp(x8))], WB:[], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffff6c]
	Last write cycle: 619
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[643], pc:[352(160)], IF:[<360>: Addi a1(x11), a5(x15), 0], ID:[<356>: Addi a5(x15), a5(x15), -1], EX:[<352>: Lw a5(x15), -24(s0/fp(x8))], MEM:[<348>: Addi s1(x9), a5(x15), -1], WB:[<344>: Lw a5(x15), -20(s0/fp(x8))], 
	Stall occurs until cycle: 644
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[645], pc:[356(164)], IF:[<364>: Lw a0(x10), -20(s0/fp(x8))], ID:[<360>: Addi a1(x11), a5(x15), 0], EX:[<356>: Addi a5(x15), a5(x15), -1], MEM:[<352>: Lw a5(x15), -24(s0/fp(x8))], WB:[<348>: Addi s1(x9), a5(x15), -1], 
	Memory acsess: [Lw a5(x15), -24(s0/fp(x8))]
	Memory address: [3ffff68]
	Last write cycle: 621
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[646], pc:[360(168)], IF:[<368>: Jal ra(x1), -128], ID:[<364>: Lw a0(x10), -20(s0/fp(x8))], EX:[<360>: Addi a1(x11), a5(x15), 0], MEM:[<356>: Addi a5(x15), a5(x15), -1], WB:[<352>: Lw a5(x15), -24(s0/fp(x8))], 
	Forwarding: a5(x15):[0(0)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[647], pc:[364(16c)], IF:[<372>: Addi a5(x15), a0(x10), 0], ID:[<368>: Jal ra(x1), -128], EX:[<364>: Lw a0(x10), -20(s0/fp(x8))], MEM:[<360>: Addi a1(x11), a5(x15), 0], WB:[<356>: Addi a5(x15), a5(x15), -1], 
	Stall occurs until cycle: 648
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[649], pc:[368(170)], IF:[<376>: Addi a1(x11), a5(x15), 0], ID:[<372>: Addi a5(x15), a0(x10), 0], EX:[<368>: Jal ra(x1), -128], MEM:[<364>: Lw a0(x10), -20(s0/fp(x8))], WB:[<360>: Addi a1(x11), a5(x15), 0], 
	Memory acsess: [Lw a0(x10), -20(s0/fp(x8))]
	Memory address: [3ffff6c]
	Last write cycle: 619
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[650], pc:[240(f0)], IF:[], ID:[], EX:[], MEM:[<368>: Jal ra(x1), -128], WB:[<364>: Lw a0(x10), -20(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[651], pc:[240(f0)], IF:[<240>: Addi sp(x2), sp(x2), -32], ID:[], EX:[], MEM:[], WB:[<368>: Jal ra(x1), -128], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[652], pc:[240(f0)], IF:[<244>: Sw ra(x1), 28(sp(x2))], ID:[<240>: Addi sp(x2), sp(x2), -32], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[653], pc:[240(f0)], IF:[<248>: Sw s0/fp(x8), 24(sp(x2))], ID:[<244>: Sw ra(x1), 28(sp(x2))], EX:[<240>: Addi sp(x2), sp(x2), -32], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[654], pc:[244(f4)], IF:[<252>: Sw s1(x9), 20(sp(x2))], ID:[<248>: Sw s0/fp(x8), 24(sp(x2))], EX:[<244>: Sw ra(x1), 28(sp(x2))], MEM:[<240>: Addi sp(x2), sp(x2), -32], WB:[], 
	Forwarding: sp(x2):[67108672(3ffff40)]
	Stall occurs until cycle: 655
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[656], pc:[248(f8)], IF:[<256>: Addi s0/fp(x8), sp(x2), 32], ID:[<252>: Sw s1(x9), 20(sp(x2))], EX:[<248>: Sw s0/fp(x8), 24(sp(x2))], MEM:[<244>: Sw ra(x1), 28(sp(x2))], WB:[<240>: Addi sp(x2), sp(x2), -32], 
	Memory acsess: [Sw ra(x1), 28(sp(x2))]
	Memory address: [3ffff5c]
	Last write cycle: 381
	Forwarding: sp(x2):[67108672(3ffff40)]
	Stall occurs until cycle: 657
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[658], pc:[252(fc)], IF:[<260>: Sw a0(x10), -20(s0/fp(x8))], ID:[<256>: Addi s0/fp(x8), sp(x2), 32], EX:[<252>: Sw s1(x9), 20(sp(x2))], MEM:[<248>: Sw s0/fp(x8), 24(sp(x2))], WB:[<244>: Sw ra(x1), 28(sp(x2))], 
	Memory acsess: [Sw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff58]
	Last write cycle: 383
	Stall occurs until cycle: 659
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[660], pc:[256(100)], IF:[<264>: Sw a1(x11), -24(s0/fp(x8))], ID:[<260>: Sw a0(x10), -20(s0/fp(x8))], EX:[<256>: Addi s0/fp(x8), sp(x2), 32], MEM:[<252>: Sw s1(x9), 20(sp(x2))], WB:[<248>: Sw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Sw s1(x9), 20(sp(x2))]
	Memory address: [3ffff54]
	Last write cycle: 385
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[661], pc:[260(104)], IF:[<268>: Lui a5(x15), 64], ID:[<264>: Sw a1(x11), -24(s0/fp(x8))], EX:[<260>: Sw a0(x10), -20(s0/fp(x8))], MEM:[<256>: Addi s0/fp(x8), sp(x2), 32], WB:[<252>: Sw s1(x9), 20(sp(x2))], 
	Forwarding: s0/fp(x8):[67108704(3ffff60)]
	Stall occurs until cycle: 662
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[663], pc:[264(108)], IF:[<272>: Lw a5(x15), 0(a5(x15))], ID:[<268>: Lui a5(x15), 64], EX:[<264>: Sw a1(x11), -24(s0/fp(x8))], MEM:[<260>: Sw a0(x10), -20(s0/fp(x8))], WB:[<256>: Addi s0/fp(x8), sp(x2), 32], 
	Memory acsess: [Sw a0(x10), -20(s0/fp(x8))]
	Memory address: [3ffff4c]
	Last write cycle: 388
	Forwarding: s0/fp(x8):[67108704(3ffff60)]
	Stall occurs until cycle: 664
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[665], pc:[268(10c)], IF:[<276>: Addi a4(x14), a5(x15), 1], ID:[<272>: Lw a5(x15), 0(a5(x15))], EX:[<268>: Lui a5(x15), 64], MEM:[<264>: Sw a1(x11), -24(s0/fp(x8))], WB:[<260>: Sw a0(x10), -20(s0/fp(x8))], 
	Memory acsess: [Sw a1(x11), -24(s0/fp(x8))]
	Memory address: [3ffff48]
	Last write cycle: 390
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[666], pc:[272(110)], IF:[<280>: Lui a5(x15), 64], ID:[<276>: Addi a4(x14), a5(x15), 1], EX:[<272>: Lw a5(x15), 0(a5(x15))], MEM:[<268>: Lui a5(x15), 64], WB:[<264>: Sw a1(x11), -24(s0/fp(x8))], 
	Forwarding: a5(x15):[262144(40000)]
	Stall occurs until cycle: 667
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[668], pc:[276(114)], IF:[<284>: Sw a4(x14), 0(a5(x15))], ID:[<280>: Lui a5(x15), 64], EX:[<276>: Addi a4(x14), a5(x15), 1], MEM:[<272>: Lw a5(x15), 0(a5(x15))], WB:[<268>: Lui a5(x15), 64], 
	Memory acsess: [Lw a5(x15), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 628
	Forwarding: a5(x15):[9(9)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[669], pc:[280(118)], IF:[<288>: Lw a5(x15), -20(s0/fp(x8))], ID:[<284>: Sw a4(x14), 0(a5(x15))], EX:[<280>: Lui a5(x15), 64], MEM:[<276>: Addi a4(x14), a5(x15), 1], WB:[<272>: Lw a5(x15), 0(a5(x15))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[9(9)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[670], pc:[284(11c)], IF:[<292>: Bne a5(x15), zero(x0), 16], ID:[<288>: Lw a5(x15), -20(s0/fp(x8))], EX:[<284>: Sw a4(x14), 0(a5(x15))], MEM:[<280>: Lui a5(x15), 64], WB:[<276>: Addi a4(x14), a5(x15), 1], 
	Forwarding: a5(x15):[262144(40000)]
	Forwarding: a4(x14):[10(a)]
	Stall occurs until cycle: 671
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[9(9)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[672], pc:[288(120)], IF:[<296>: Lw a5(x15), -24(s0/fp(x8))], ID:[<292>: Bne a5(x15), zero(x0), 16], EX:[<288>: Lw a5(x15), -20(s0/fp(x8))], MEM:[<284>: Sw a4(x14), 0(a5(x15))], WB:[<280>: Lui a5(x15), 64], 
	Memory acsess: [Sw a4(x14), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 628
	Stall occurs until cycle: 673
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[674], pc:[292(124)], IF:[<300>: Addi a5(x15), a5(x15), 1], ID:[<296>: Lw a5(x15), -24(s0/fp(x8))], EX:[<292>: Bne a5(x15), zero(x0), 16], MEM:[<288>: Lw a5(x15), -20(s0/fp(x8))], WB:[<284>: Sw a4(x14), 0(a5(x15))], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffff4c]
	Last write cycle: 663
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------



---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[675], pc:[308(134)], IF:[], ID:[], EX:[], MEM:[<292>: Bne a5(x15), zero(x0), 16], WB:[<288>: Lw a5(x15), -20(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[676], pc:[308(134)], IF:[<308>: Lw a5(x15), -24(s0/fp(x8))], ID:[], EX:[], MEM:[], WB:[<292>: Bne a5(x15), zero(x0), 16], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[677], pc:[308(134)], IF:[<312>: Bne a5(x15), zero(x0), 32], ID:[<308>: Lw a5(x15), -24(s0/fp(x8))], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[678], pc:[308(134)], IF:[<316>: Lw a5(x15), -20(s0/fp(x8))], ID:[<312>: Bne a5(x15), zero(x0), 32], EX:[<308>: Lw a5(x15), -24(s0/fp(x8))], MEM:[], WB:[], 
	Stall occurs until cycle: 679
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[680], pc:[312(138)], IF:[<320>: Addi a5(x15), a5(x15), -1], ID:[<316>: Lw a5(x15), -20(s0/fp(x8))], EX:[<312>: Bne a5(x15), zero(x0), 32], MEM:[<308>: Lw a5(x15), -24(s0/fp(x8))], WB:[], 
	Memory acsess: [Lw a5(x15), -24(s0/fp(x8))]
	Memory address: [3ffff48]
	Last write cycle: 665
	Forwarding: a5(x15):[0(0)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[681], pc:[316(13c)], IF:[<324>: Addi a1(x11), zero(x0), 1], ID:[<320>: Addi a5(x15), a5(x15), -1], EX:[<316>: Lw a5(x15), -20(s0/fp(x8))], MEM:[<312>: Bne a5(x15), zero(x0), 32], WB:[<308>: Lw a5(x15), -24(s0/fp(x8))], 
	Stall occurs until cycle: 682
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[1(1)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[683], pc:[320(140)], IF:[<328>: Addi a0(x10), a5(x15), 0], ID:[<324>: Addi a1(x11), zero(x0), 1], EX:[<320>: Addi a5(x15), a5(x15), -1], MEM:[<316>: Lw a5(x15), -20(s0/fp(x8))], WB:[<312>: Bne a5(x15), zero(x0), 32], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffff4c]
	Last write cycle: 663
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[684], pc:[324(144)], IF:[<332>: Jal ra(x1), -92], ID:[<328>: Addi a0(x10), a5(x15), 0], EX:[<324>: Addi a1(x11), zero(x0), 1], MEM:[<320>: Addi a5(x15), a5(x15), -1], WB:[<316>: Lw a5(x15), -20(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[685], pc:[328(148)], IF:[<336>: Addi a5(x15), a0(x10), 0], ID:[<332>: Jal ra(x1), -92], EX:[<328>: Addi a0(x10), a5(x15), 0], MEM:[<324>: Addi a1(x11), zero(x0), 1], WB:[<320>: Addi a5(x15), a5(x15), -1], 
	Forwarding: a5(x15):[0(0)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[0(0)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[686], pc:[332(14c)], IF:[<340>: Jal zero(x0), 52], ID:[<336>: Addi a5(x15), a0(x10), 0], EX:[<332>: Jal ra(x1), -92], MEM:[<328>: Addi a0(x10), a5(x15), 0], WB:[<324>: Addi a1(x11), zero(x0), 1], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[1(1)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[687], pc:[240(f0)], IF:[], ID:[], EX:[], MEM:[<332>: Jal ra(x1), -92], WB:[<328>: Addi a0(x10), a5(x15), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[688], pc:[240(f0)], IF:[<240>: Addi sp(x2), sp(x2), -32], ID:[], EX:[], MEM:[], WB:[<332>: Jal ra(x1), -92], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[689], pc:[240(f0)], IF:[<244>: Sw ra(x1), 28(sp(x2))], ID:[<240>: Addi sp(x2), sp(x2), -32], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[690], pc:[240(f0)], IF:[<248>: Sw s0/fp(x8), 24(sp(x2))], ID:[<244>: Sw ra(x1), 28(sp(x2))], EX:[<240>: Addi sp(x2), sp(x2), -32], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[691], pc:[244(f4)], IF:[<252>: Sw s1(x9), 20(sp(x2))], ID:[<248>: Sw s0/fp(x8), 24(sp(x2))], EX:[<244>: Sw ra(x1), 28(sp(x2))], MEM:[<240>: Addi sp(x2), sp(x2), -32], WB:[], 
	Forwarding: sp(x2):[67108640(3ffff20)]
	Stall occurs until cycle: 692
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[693], pc:[248(f8)], IF:[<256>: Addi s0/fp(x8), sp(x2), 32], ID:[<252>: Sw s1(x9), 20(sp(x2))], EX:[<248>: Sw s0/fp(x8), 24(sp(x2))], MEM:[<244>: Sw ra(x1), 28(sp(x2))], WB:[<240>: Addi sp(x2), sp(x2), -32], 
	Memory acsess: [Sw ra(x1), 28(sp(x2))]
	Memory address: [3ffff3c]
	Last write cycle: 0
	Cache miss occurs, stall until cycle: 745
	Forwarding: sp(x2):[67108640(3ffff20)]
	Stall occurs until cycle: 746
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Cache miss---------------------------------------------------------


cycle:[747], pc:[252(fc)], IF:[<260>: Sw a0(x10), -20(s0/fp(x8))], ID:[<256>: Addi s0/fp(x8), sp(x2), 32], EX:[<252>: Sw s1(x9), 20(sp(x2))], MEM:[<248>: Sw s0/fp(x8), 24(sp(x2))], WB:[<244>: Sw ra(x1), 28(sp(x2))], 
	Memory acsess: [Sw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff38]
	Last write cycle: 0
	Stall occurs until cycle: 748
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[749], pc:[256(100)], IF:[<264>: Sw a1(x11), -24(s0/fp(x8))], ID:[<260>: Sw a0(x10), -20(s0/fp(x8))], EX:[<256>: Addi s0/fp(x8), sp(x2), 32], MEM:[<252>: Sw s1(x9), 20(sp(x2))], WB:[<248>: Sw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Sw s1(x9), 20(sp(x2))]
	Memory address: [3ffff34]
	Last write cycle: 0
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[750], pc:[260(104)], IF:[<268>: Lui a5(x15), 64], ID:[<264>: Sw a1(x11), -24(s0/fp(x8))], EX:[<260>: Sw a0(x10), -20(s0/fp(x8))], MEM:[<256>: Addi s0/fp(x8), sp(x2), 32], WB:[<252>: Sw s1(x9), 20(sp(x2))], 
	Forwarding: s0/fp(x8):[67108672(3ffff40)]
	Stall occurs until cycle: 751
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[752], pc:[264(108)], IF:[<272>: Lw a5(x15), 0(a5(x15))], ID:[<268>: Lui a5(x15), 64], EX:[<264>: Sw a1(x11), -24(s0/fp(x8))], MEM:[<260>: Sw a0(x10), -20(s0/fp(x8))], WB:[<256>: Addi s0/fp(x8), sp(x2), 32], 
	Memory acsess: [Sw a0(x10), -20(s0/fp(x8))]
	Memory address: [3ffff2c]
	Last write cycle: 0
	Forwarding: s0/fp(x8):[67108672(3ffff40)]
	Stall occurs until cycle: 753
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108672(3ffff40)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[754], pc:[268(10c)], IF:[<276>: Addi a4(x14), a5(x15), 1], ID:[<272>: Lw a5(x15), 0(a5(x15))], EX:[<268>: Lui a5(x15), 64], MEM:[<264>: Sw a1(x11), -24(s0/fp(x8))], WB:[<260>: Sw a0(x10), -20(s0/fp(x8))], 
	Memory acsess: [Sw a1(x11), -24(s0/fp(x8))]
	Memory address: [3ffff28]
	Last write cycle: 0
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108672(3ffff40)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[755], pc:[272(110)], IF:[<280>: Lui a5(x15), 64], ID:[<276>: Addi a4(x14), a5(x15), 1], EX:[<272>: Lw a5(x15), 0(a5(x15))], MEM:[<268>: Lui a5(x15), 64], WB:[<264>: Sw a1(x11), -24(s0/fp(x8))], 
	Forwarding: a5(x15):[262144(40000)]
	Stall occurs until cycle: 756
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108672(3ffff40)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[757], pc:[276(114)], IF:[<284>: Sw a4(x14), 0(a5(x15))], ID:[<280>: Lui a5(x15), 64], EX:[<276>: Addi a4(x14), a5(x15), 1], MEM:[<272>: Lw a5(x15), 0(a5(x15))], WB:[<268>: Lui a5(x15), 64], 
	Memory acsess: [Lw a5(x15), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 672
	Forwarding: a5(x15):[10(a)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108672(3ffff40)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[758], pc:[280(118)], IF:[<288>: Lw a5(x15), -20(s0/fp(x8))], ID:[<284>: Sw a4(x14), 0(a5(x15))], EX:[<280>: Lui a5(x15), 64], MEM:[<276>: Addi a4(x14), a5(x15), 1], WB:[<272>: Lw a5(x15), 0(a5(x15))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108672(3ffff40)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[10(a)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[759], pc:[284(11c)], IF:[<292>: Bne a5(x15), zero(x0), 16], ID:[<288>: Lw a5(x15), -20(s0/fp(x8))], EX:[<284>: Sw a4(x14), 0(a5(x15))], MEM:[<280>: Lui a5(x15), 64], WB:[<276>: Addi a4(x14), a5(x15), 1], 
	Forwarding: a5(x15):[262144(40000)]
	Forwarding: a4(x14):[11(b)]
	Stall occurs until cycle: 760
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108672(3ffff40)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[10(a)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[761], pc:[288(120)], IF:[<296>: Lw a5(x15), -24(s0/fp(x8))], ID:[<292>: Bne a5(x15), zero(x0), 16], EX:[<288>: Lw a5(x15), -20(s0/fp(x8))], MEM:[<284>: Sw a4(x14), 0(a5(x15))], WB:[<280>: Lui a5(x15), 64], 
	Memory acsess: [Sw a4(x14), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 672
	Stall occurs until cycle: 762
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108672(3ffff40)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[763], pc:[292(124)], IF:[<300>: Addi a5(x15), a5(x15), 1], ID:[<296>: Lw a5(x15), -24(s0/fp(x8))], EX:[<292>: Bne a5(x15), zero(x0), 16], MEM:[<288>: Lw a5(x15), -20(s0/fp(x8))], WB:[<284>: Sw a4(x14), 0(a5(x15))], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffff2c]
	Last write cycle: 752
	Forwarding: a5(x15):[0(0)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108672(3ffff40)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[764], pc:[296(128)], IF:[<304>: Jal zero(x0), 88], ID:[<300>: Addi a5(x15), a5(x15), 1], EX:[<296>: Lw a5(x15), -24(s0/fp(x8))], MEM:[<292>: Bne a5(x15), zero(x0), 16], WB:[<288>: Lw a5(x15), -20(s0/fp(x8))], 
	Stall occurs until cycle: 765
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108672(3ffff40)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[766], pc:[300(12c)], IF:[<308>: Lw a5(x15), -24(s0/fp(x8))], ID:[<304>: Jal zero(x0), 88], EX:[<300>: Addi a5(x15), a5(x15), 1], MEM:[<296>: Lw a5(x15), -24(s0/fp(x8))], WB:[<292>: Bne a5(x15), zero(x0), 16], 
	Memory acsess: [Lw a5(x15), -24(s0/fp(x8))]
	Memory address: [3ffff28]
	Last write cycle: 754
	Forwarding: a5(x15):[1(1)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108672(3ffff40)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[767], pc:[304(130)], IF:[<312>: Bne a5(x15), zero(x0), 32], ID:[<308>: Lw a5(x15), -24(s0/fp(x8))], EX:[<304>: Jal zero(x0), 88], MEM:[<300>: Addi a5(x15), a5(x15), 1], WB:[<296>: Lw a5(x15), -24(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108672(3ffff40)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[768], pc:[392(188)], IF:[], ID:[], EX:[], MEM:[<304>: Jal zero(x0), 88], WB:[<300>: Addi a5(x15), a5(x15), 1], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108672(3ffff40)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[769], pc:[392(188)], IF:[<392>: Addi a0(x10), a5(x15), 0], ID:[], EX:[], MEM:[], WB:[<304>: Jal zero(x0), 88], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108672(3ffff40)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[770], pc:[392(188)], IF:[<396>: Lw ra(x1), 28(sp(x2))], ID:[<392>: Addi a0(x10), a5(x15), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108672(3ffff40)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[771], pc:[392(188)], IF:[<400>: Lw s0/fp(x8), 24(sp(x2))], ID:[<396>: Lw ra(x1), 28(sp(x2))], EX:[<392>: Addi a0(x10), a5(x15), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108672(3ffff40)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[772], pc:[396(18c)], IF:[<404>: Lw s1(x9), 20(sp(x2))], ID:[<400>: Lw s0/fp(x8), 24(sp(x2))], EX:[<396>: Lw ra(x1), 28(sp(x2))], MEM:[<392>: Addi a0(x10), a5(x15), 0], WB:[], 
	Stall occurs until cycle: 773
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108672(3ffff40)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[774], pc:[400(190)], IF:[<408>: Addi sp(x2), sp(x2), 32], ID:[<404>: Lw s1(x9), 20(sp(x2))], EX:[<400>: Lw s0/fp(x8), 24(sp(x2))], MEM:[<396>: Lw ra(x1), 28(sp(x2))], WB:[<392>: Addi a0(x10), a5(x15), 0], 
	Memory acsess: [Lw ra(x1), 28(sp(x2))]
	Memory address: [3ffff3c]
	Last write cycle: 693
	Stall occurs until cycle: 775
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108672(3ffff40)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[776], pc:[404(194)], IF:[<412>: Jalr zero(x0), ra(x1), 0], ID:[<408>: Addi sp(x2), sp(x2), 32], EX:[<404>: Lw s1(x9), 20(sp(x2))], MEM:[<400>: Lw s0/fp(x8), 24(sp(x2))], WB:[<396>: Lw ra(x1), 28(sp(x2))], 
	Memory acsess: [Lw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff38]
	Last write cycle: 747
	Stall occurs until cycle: 777
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108672(3ffff40)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[778], pc:[408(198)], IF:[], ID:[<412>: Jalr zero(x0), ra(x1), 0], EX:[<408>: Addi sp(x2), sp(x2), 32], MEM:[<404>: Lw s1(x9), 20(sp(x2))], WB:[<400>: Lw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Lw s1(x9), 20(sp(x2))]
	Memory address: [3ffff34]
	Last write cycle: 749
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108672(3ffff40)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[779], pc:[412(19c)], IF:[], ID:[], EX:[<412>: Jalr zero(x0), ra(x1), 0], MEM:[<408>: Addi sp(x2), sp(x2), 32], WB:[<404>: Lw s1(x9), 20(sp(x2))], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[336(150)], sp(x2):[67108640(3ffff20)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[780], pc:[336(150)], IF:[], ID:[], EX:[], MEM:[<412>: Jalr zero(x0), ra(x1), 0], WB:[<408>: Addi sp(x2), sp(x2), 32], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[781], pc:[336(150)], IF:[<336>: Addi a5(x15), a0(x10), 0], ID:[], EX:[], MEM:[], WB:[<412>: Jalr zero(x0), ra(x1), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[782], pc:[336(150)], IF:[<340>: Jal zero(x0), 52], ID:[<336>: Addi a5(x15), a0(x10), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[783], pc:[336(150)], IF:[<344>: Lw a5(x15), -20(s0/fp(x8))], ID:[<340>: Jal zero(x0), 52], EX:[<336>: Addi a5(x15), a0(x10), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[784], pc:[340(154)], IF:[<348>: Addi s1(x9), a5(x15), -1], ID:[<344>: Lw a5(x15), -20(s0/fp(x8))], EX:[<340>: Jal zero(x0), 52], MEM:[<336>: Addi a5(x15), a0(x10), 0], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[785], pc:[392(188)], IF:[], ID:[], EX:[], MEM:[<340>: Jal zero(x0), 52], WB:[<336>: Addi a5(x15), a0(x10), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[786], pc:[392(188)], IF:[<392>: Addi a0(x10), a5(x15), 0], ID:[], EX:[], MEM:[], WB:[<340>: Jal zero(x0), 52], 
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[787], pc:[392(188)], IF:[<396>: Lw ra(x1), 28(sp(x2))], ID:[<392>: Addi a0(x10), a5(x15), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[788], pc:[392(188)], IF:[<400>: Lw s0/fp(x8), 24(sp(x2))], ID:[<396>: Lw ra(x1), 28(sp(x2))], EX:[<392>: Addi a0(x10), a5(x15), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[789], pc:[396(18c)], IF:[<404>: Lw s1(x9), 20(sp(x2))], ID:[<400>: Lw s0/fp(x8), 24(sp(x2))], EX:[<396>: Lw ra(x1), 28(sp(x2))], MEM:[<392>: Addi a0(x10), a5(x15), 0], WB:[], 
	Stall occurs until cycle: 790
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[791], pc:[400(190)], IF:[<408>: Addi sp(x2), sp(x2), 32], ID:[<404>: Lw s1(x9), 20(sp(x2))], EX:[<400>: Lw s0/fp(x8), 24(sp(x2))], MEM:[<396>: Lw ra(x1), 28(sp(x2))], WB:[<392>: Addi a0(x10), a5(x15), 0], 
	Memory acsess: [Lw ra(x1), 28(sp(x2))]
	Memory address: [3ffff5c]
	Last write cycle: 656
	Stall occurs until cycle: 792
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[793], pc:[404(194)], IF:[<412>: Jalr zero(x0), ra(x1), 0], ID:[<408>: Addi sp(x2), sp(x2), 32], EX:[<404>: Lw s1(x9), 20(sp(x2))], MEM:[<400>: Lw s0/fp(x8), 24(sp(x2))], WB:[<396>: Lw ra(x1), 28(sp(x2))], 
	Memory acsess: [Lw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff58]
	Last write cycle: 658
	Stall occurs until cycle: 794
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[336(150)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[795], pc:[408(198)], IF:[], ID:[<412>: Jalr zero(x0), ra(x1), 0], EX:[<408>: Addi sp(x2), sp(x2), 32], MEM:[<404>: Lw s1(x9), 20(sp(x2))], WB:[<400>: Lw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Lw s1(x9), 20(sp(x2))]
	Memory address: [3ffff54]
	Last write cycle: 660
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[796], pc:[412(19c)], IF:[], ID:[], EX:[<412>: Jalr zero(x0), ra(x1), 0], MEM:[<408>: Addi sp(x2), sp(x2), 32], WB:[<404>: Lw s1(x9), 20(sp(x2))], 
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[372(174)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[797], pc:[372(174)], IF:[], ID:[], EX:[], MEM:[<412>: Jalr zero(x0), ra(x1), 0], WB:[<408>: Addi sp(x2), sp(x2), 32], 
IntRegisters_WB:{
		  zero(x0):[344(158)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[798], pc:[372(174)], IF:[<372>: Addi a5(x15), a0(x10), 0], ID:[], EX:[], MEM:[], WB:[<412>: Jalr zero(x0), ra(x1), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[799], pc:[372(174)], IF:[<376>: Addi a1(x11), a5(x15), 0], ID:[<372>: Addi a5(x15), a0(x10), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[800], pc:[372(174)], IF:[<380>: Addi a0(x10), s1(x9), 0], ID:[<376>: Addi a1(x11), a5(x15), 0], EX:[<372>: Addi a5(x15), a0(x10), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[801], pc:[376(178)], IF:[<384>: Jal ra(x1), -144], ID:[<380>: Addi a0(x10), s1(x9), 0], EX:[<376>: Addi a1(x11), a5(x15), 0], MEM:[<372>: Addi a5(x15), a0(x10), 0], WB:[], 
	Forwarding: a5(x15):[2(2)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[802], pc:[380(17c)], IF:[<388>: Addi a5(x15), a0(x10), 0], ID:[<384>: Jal ra(x1), -144], EX:[<380>: Addi a0(x10), s1(x9), 0], MEM:[<376>: Addi a1(x11), a5(x15), 0], WB:[<372>: Addi a5(x15), a0(x10), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[1(1)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[803], pc:[384(180)], IF:[<392>: Addi a0(x10), a5(x15), 0], ID:[<388>: Addi a5(x15), a0(x10), 0], EX:[<384>: Jal ra(x1), -144], MEM:[<380>: Addi a0(x10), s1(x9), 0], WB:[<376>: Addi a1(x11), a5(x15), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[2(2)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[804], pc:[240(f0)], IF:[], ID:[], EX:[], MEM:[<384>: Jal ra(x1), -144], WB:[<380>: Addi a0(x10), s1(x9), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[805], pc:[240(f0)], IF:[<240>: Addi sp(x2), sp(x2), -32], ID:[], EX:[], MEM:[], WB:[<384>: Jal ra(x1), -144], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[806], pc:[240(f0)], IF:[<244>: Sw ra(x1), 28(sp(x2))], ID:[<240>: Addi sp(x2), sp(x2), -32], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[807], pc:[240(f0)], IF:[<248>: Sw s0/fp(x8), 24(sp(x2))], ID:[<244>: Sw ra(x1), 28(sp(x2))], EX:[<240>: Addi sp(x2), sp(x2), -32], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[808], pc:[244(f4)], IF:[<252>: Sw s1(x9), 20(sp(x2))], ID:[<248>: Sw s0/fp(x8), 24(sp(x2))], EX:[<244>: Sw ra(x1), 28(sp(x2))], MEM:[<240>: Addi sp(x2), sp(x2), -32], WB:[], 
	Forwarding: sp(x2):[67108672(3ffff40)]
	Stall occurs until cycle: 809
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[810], pc:[248(f8)], IF:[<256>: Addi s0/fp(x8), sp(x2), 32], ID:[<252>: Sw s1(x9), 20(sp(x2))], EX:[<248>: Sw s0/fp(x8), 24(sp(x2))], MEM:[<244>: Sw ra(x1), 28(sp(x2))], WB:[<240>: Addi sp(x2), sp(x2), -32], 
	Memory acsess: [Sw ra(x1), 28(sp(x2))]
	Memory address: [3ffff5c]
	Last write cycle: 656
	Forwarding: sp(x2):[67108672(3ffff40)]
	Stall occurs until cycle: 811
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[812], pc:[252(fc)], IF:[<260>: Sw a0(x10), -20(s0/fp(x8))], ID:[<256>: Addi s0/fp(x8), sp(x2), 32], EX:[<252>: Sw s1(x9), 20(sp(x2))], MEM:[<248>: Sw s0/fp(x8), 24(sp(x2))], WB:[<244>: Sw ra(x1), 28(sp(x2))], 
	Memory acsess: [Sw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff58]
	Last write cycle: 658
	Stall occurs until cycle: 813
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[814], pc:[256(100)], IF:[<264>: Sw a1(x11), -24(s0/fp(x8))], ID:[<260>: Sw a0(x10), -20(s0/fp(x8))], EX:[<256>: Addi s0/fp(x8), sp(x2), 32], MEM:[<252>: Sw s1(x9), 20(sp(x2))], WB:[<248>: Sw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Sw s1(x9), 20(sp(x2))]
	Memory address: [3ffff54]
	Last write cycle: 660
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[815], pc:[260(104)], IF:[<268>: Lui a5(x15), 64], ID:[<264>: Sw a1(x11), -24(s0/fp(x8))], EX:[<260>: Sw a0(x10), -20(s0/fp(x8))], MEM:[<256>: Addi s0/fp(x8), sp(x2), 32], WB:[<252>: Sw s1(x9), 20(sp(x2))], 
	Forwarding: s0/fp(x8):[67108704(3ffff60)]
	Stall occurs until cycle: 816
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[817], pc:[264(108)], IF:[<272>: Lw a5(x15), 0(a5(x15))], ID:[<268>: Lui a5(x15), 64], EX:[<264>: Sw a1(x11), -24(s0/fp(x8))], MEM:[<260>: Sw a0(x10), -20(s0/fp(x8))], WB:[<256>: Addi s0/fp(x8), sp(x2), 32], 
	Memory acsess: [Sw a0(x10), -20(s0/fp(x8))]
	Memory address: [3ffff4c]
	Last write cycle: 663
	Forwarding: s0/fp(x8):[67108704(3ffff60)]
	Stall occurs until cycle: 818
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[819], pc:[268(10c)], IF:[<276>: Addi a4(x14), a5(x15), 1], ID:[<272>: Lw a5(x15), 0(a5(x15))], EX:[<268>: Lui a5(x15), 64], MEM:[<264>: Sw a1(x11), -24(s0/fp(x8))], WB:[<260>: Sw a0(x10), -20(s0/fp(x8))], 
	Memory acsess: [Sw a1(x11), -24(s0/fp(x8))]
	Memory address: [3ffff48]
	Last write cycle: 665
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[820], pc:[272(110)], IF:[<280>: Lui a5(x15), 64], ID:[<276>: Addi a4(x14), a5(x15), 1], EX:[<272>: Lw a5(x15), 0(a5(x15))], MEM:[<268>: Lui a5(x15), 64], WB:[<264>: Sw a1(x11), -24(s0/fp(x8))], 
	Forwarding: a5(x15):[262144(40000)]
	Stall occurs until cycle: 821
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[2(2)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[822], pc:[276(114)], IF:[<284>: Sw a4(x14), 0(a5(x15))], ID:[<280>: Lui a5(x15), 64], EX:[<276>: Addi a4(x14), a5(x15), 1], MEM:[<272>: Lw a5(x15), 0(a5(x15))], WB:[<268>: Lui a5(x15), 64], 
	Memory acsess: [Lw a5(x15), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 761
	Forwarding: a5(x15):[11(b)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[823], pc:[280(118)], IF:[<288>: Lw a5(x15), -20(s0/fp(x8))], ID:[<284>: Sw a4(x14), 0(a5(x15))], EX:[<280>: Lui a5(x15), 64], MEM:[<276>: Addi a4(x14), a5(x15), 1], WB:[<272>: Lw a5(x15), 0(a5(x15))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[11(b)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[824], pc:[284(11c)], IF:[<292>: Bne a5(x15), zero(x0), 16], ID:[<288>: Lw a5(x15), -20(s0/fp(x8))], EX:[<284>: Sw a4(x14), 0(a5(x15))], MEM:[<280>: Lui a5(x15), 64], WB:[<276>: Addi a4(x14), a5(x15), 1], 
	Forwarding: a5(x15):[262144(40000)]
	Forwarding: a4(x14):[12(c)]
	Stall occurs until cycle: 825
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[11(b)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[826], pc:[288(120)], IF:[<296>: Lw a5(x15), -24(s0/fp(x8))], ID:[<292>: Bne a5(x15), zero(x0), 16], EX:[<288>: Lw a5(x15), -20(s0/fp(x8))], MEM:[<284>: Sw a4(x14), 0(a5(x15))], WB:[<280>: Lui a5(x15), 64], 
	Memory acsess: [Sw a4(x14), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 761
	Stall occurs until cycle: 827
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[828], pc:[292(124)], IF:[<300>: Addi a5(x15), a5(x15), 1], ID:[<296>: Lw a5(x15), -24(s0/fp(x8))], EX:[<292>: Bne a5(x15), zero(x0), 16], MEM:[<288>: Lw a5(x15), -20(s0/fp(x8))], WB:[<284>: Sw a4(x14), 0(a5(x15))], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffff4c]
	Last write cycle: 817
	Forwarding: a5(x15):[0(0)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[829], pc:[296(128)], IF:[<304>: Jal zero(x0), 88], ID:[<300>: Addi a5(x15), a5(x15), 1], EX:[<296>: Lw a5(x15), -24(s0/fp(x8))], MEM:[<292>: Bne a5(x15), zero(x0), 16], WB:[<288>: Lw a5(x15), -20(s0/fp(x8))], 
	Stall occurs until cycle: 830
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[831], pc:[300(12c)], IF:[<308>: Lw a5(x15), -24(s0/fp(x8))], ID:[<304>: Jal zero(x0), 88], EX:[<300>: Addi a5(x15), a5(x15), 1], MEM:[<296>: Lw a5(x15), -24(s0/fp(x8))], WB:[<292>: Bne a5(x15), zero(x0), 16], 
	Memory acsess: [Lw a5(x15), -24(s0/fp(x8))]
	Memory address: [3ffff48]
	Last write cycle: 819
	Forwarding: a5(x15):[2(2)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[832], pc:[304(130)], IF:[<312>: Bne a5(x15), zero(x0), 32], ID:[<308>: Lw a5(x15), -24(s0/fp(x8))], EX:[<304>: Jal zero(x0), 88], MEM:[<300>: Addi a5(x15), a5(x15), 1], WB:[<296>: Lw a5(x15), -24(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[833], pc:[392(188)], IF:[], ID:[], EX:[], MEM:[<304>: Jal zero(x0), 88], WB:[<300>: Addi a5(x15), a5(x15), 1], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[834], pc:[392(188)], IF:[<392>: Addi a0(x10), a5(x15), 0], ID:[], EX:[], MEM:[], WB:[<304>: Jal zero(x0), 88], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[835], pc:[392(188)], IF:[<396>: Lw ra(x1), 28(sp(x2))], ID:[<392>: Addi a0(x10), a5(x15), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[836], pc:[392(188)], IF:[<400>: Lw s0/fp(x8), 24(sp(x2))], ID:[<396>: Lw ra(x1), 28(sp(x2))], EX:[<392>: Addi a0(x10), a5(x15), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[837], pc:[396(18c)], IF:[<404>: Lw s1(x9), 20(sp(x2))], ID:[<400>: Lw s0/fp(x8), 24(sp(x2))], EX:[<396>: Lw ra(x1), 28(sp(x2))], MEM:[<392>: Addi a0(x10), a5(x15), 0], WB:[], 
	Stall occurs until cycle: 838
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[839], pc:[400(190)], IF:[<408>: Addi sp(x2), sp(x2), 32], ID:[<404>: Lw s1(x9), 20(sp(x2))], EX:[<400>: Lw s0/fp(x8), 24(sp(x2))], MEM:[<396>: Lw ra(x1), 28(sp(x2))], WB:[<392>: Addi a0(x10), a5(x15), 0], 
	Memory acsess: [Lw ra(x1), 28(sp(x2))]
	Memory address: [3ffff5c]
	Last write cycle: 810
	Stall occurs until cycle: 840
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[841], pc:[404(194)], IF:[<412>: Jalr zero(x0), ra(x1), 0], ID:[<408>: Addi sp(x2), sp(x2), 32], EX:[<404>: Lw s1(x9), 20(sp(x2))], MEM:[<400>: Lw s0/fp(x8), 24(sp(x2))], WB:[<396>: Lw ra(x1), 28(sp(x2))], 
	Memory acsess: [Lw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff58]
	Last write cycle: 812
	Stall occurs until cycle: 842
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[843], pc:[408(198)], IF:[], ID:[<412>: Jalr zero(x0), ra(x1), 0], EX:[<408>: Addi sp(x2), sp(x2), 32], MEM:[<404>: Lw s1(x9), 20(sp(x2))], WB:[<400>: Lw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Lw s1(x9), 20(sp(x2))]
	Memory address: [3ffff54]
	Last write cycle: 814
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108704(3ffff60)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[844], pc:[412(19c)], IF:[], ID:[], EX:[<412>: Jalr zero(x0), ra(x1), 0], MEM:[<408>: Addi sp(x2), sp(x2), 32], WB:[<404>: Lw s1(x9), 20(sp(x2))], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108672(3ffff40)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[845], pc:[388(184)], IF:[], ID:[], EX:[], MEM:[<412>: Jalr zero(x0), ra(x1), 0], WB:[<408>: Addi sp(x2), sp(x2), 32], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[846], pc:[388(184)], IF:[<388>: Addi a5(x15), a0(x10), 0], ID:[], EX:[], MEM:[], WB:[<412>: Jalr zero(x0), ra(x1), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[847], pc:[388(184)], IF:[<392>: Addi a0(x10), a5(x15), 0], ID:[<388>: Addi a5(x15), a0(x10), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[848], pc:[388(184)], IF:[<396>: Lw ra(x1), 28(sp(x2))], ID:[<392>: Addi a0(x10), a5(x15), 0], EX:[<388>: Addi a5(x15), a0(x10), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[849], pc:[392(188)], IF:[<400>: Lw s0/fp(x8), 24(sp(x2))], ID:[<396>: Lw ra(x1), 28(sp(x2))], EX:[<392>: Addi a0(x10), a5(x15), 0], MEM:[<388>: Addi a5(x15), a0(x10), 0], WB:[], 
	Forwarding: a5(x15):[3(3)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[850], pc:[396(18c)], IF:[<404>: Lw s1(x9), 20(sp(x2))], ID:[<400>: Lw s0/fp(x8), 24(sp(x2))], EX:[<396>: Lw ra(x1), 28(sp(x2))], MEM:[<392>: Addi a0(x10), a5(x15), 0], WB:[<388>: Addi a5(x15), a0(x10), 0], 
	Stall occurs until cycle: 851
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[852], pc:[400(190)], IF:[<408>: Addi sp(x2), sp(x2), 32], ID:[<404>: Lw s1(x9), 20(sp(x2))], EX:[<400>: Lw s0/fp(x8), 24(sp(x2))], MEM:[<396>: Lw ra(x1), 28(sp(x2))], WB:[<392>: Addi a0(x10), a5(x15), 0], 
	Memory acsess: [Lw ra(x1), 28(sp(x2))]
	Memory address: [3ffff7c]
	Last write cycle: 612
	Stall occurs until cycle: 853
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[854], pc:[404(194)], IF:[<412>: Jalr zero(x0), ra(x1), 0], ID:[<408>: Addi sp(x2), sp(x2), 32], EX:[<404>: Lw s1(x9), 20(sp(x2))], MEM:[<400>: Lw s0/fp(x8), 24(sp(x2))], WB:[<396>: Lw ra(x1), 28(sp(x2))], 
	Memory acsess: [Lw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff78]
	Last write cycle: 614
	Stall occurs until cycle: 855
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[856], pc:[408(198)], IF:[], ID:[<412>: Jalr zero(x0), ra(x1), 0], EX:[<408>: Addi sp(x2), sp(x2), 32], MEM:[<404>: Lw s1(x9), 20(sp(x2))], WB:[<400>: Lw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Lw s1(x9), 20(sp(x2))]
	Memory address: [3ffff74]
	Last write cycle: 616
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[857], pc:[412(19c)], IF:[], ID:[], EX:[<412>: Jalr zero(x0), ra(x1), 0], MEM:[<408>: Addi sp(x2), sp(x2), 32], WB:[<404>: Lw s1(x9), 20(sp(x2))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[858], pc:[372(174)], IF:[], ID:[], EX:[], MEM:[<412>: Jalr zero(x0), ra(x1), 0], WB:[<408>: Addi sp(x2), sp(x2), 32], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[859], pc:[372(174)], IF:[<372>: Addi a5(x15), a0(x10), 0], ID:[], EX:[], MEM:[], WB:[<412>: Jalr zero(x0), ra(x1), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[860], pc:[372(174)], IF:[<376>: Addi a1(x11), a5(x15), 0], ID:[<372>: Addi a5(x15), a0(x10), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[861], pc:[372(174)], IF:[<380>: Addi a0(x10), s1(x9), 0], ID:[<376>: Addi a1(x11), a5(x15), 0], EX:[<372>: Addi a5(x15), a0(x10), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[862], pc:[376(178)], IF:[<384>: Jal ra(x1), -144], ID:[<380>: Addi a0(x10), s1(x9), 0], EX:[<376>: Addi a1(x11), a5(x15), 0], MEM:[<372>: Addi a5(x15), a0(x10), 0], WB:[], 
	Forwarding: a5(x15):[3(3)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[863], pc:[380(17c)], IF:[<388>: Addi a5(x15), a0(x10), 0], ID:[<384>: Jal ra(x1), -144], EX:[<380>: Addi a0(x10), s1(x9), 0], MEM:[<376>: Addi a1(x11), a5(x15), 0], WB:[<372>: Addi a5(x15), a0(x10), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[2(2)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[864], pc:[384(180)], IF:[<392>: Addi a0(x10), a5(x15), 0], ID:[<388>: Addi a5(x15), a0(x10), 0], EX:[<384>: Jal ra(x1), -144], MEM:[<380>: Addi a0(x10), s1(x9), 0], WB:[<376>: Addi a1(x11), a5(x15), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[3(3)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[865], pc:[240(f0)], IF:[], ID:[], EX:[], MEM:[<384>: Jal ra(x1), -144], WB:[<380>: Addi a0(x10), s1(x9), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[866], pc:[240(f0)], IF:[<240>: Addi sp(x2), sp(x2), -32], ID:[], EX:[], MEM:[], WB:[<384>: Jal ra(x1), -144], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[867], pc:[240(f0)], IF:[<244>: Sw ra(x1), 28(sp(x2))], ID:[<240>: Addi sp(x2), sp(x2), -32], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[868], pc:[240(f0)], IF:[<248>: Sw s0/fp(x8), 24(sp(x2))], ID:[<244>: Sw ra(x1), 28(sp(x2))], EX:[<240>: Addi sp(x2), sp(x2), -32], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[869], pc:[244(f4)], IF:[<252>: Sw s1(x9), 20(sp(x2))], ID:[<248>: Sw s0/fp(x8), 24(sp(x2))], EX:[<244>: Sw ra(x1), 28(sp(x2))], MEM:[<240>: Addi sp(x2), sp(x2), -32], WB:[], 
	Forwarding: sp(x2):[67108704(3ffff60)]
	Stall occurs until cycle: 870
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[871], pc:[248(f8)], IF:[<256>: Addi s0/fp(x8), sp(x2), 32], ID:[<252>: Sw s1(x9), 20(sp(x2))], EX:[<248>: Sw s0/fp(x8), 24(sp(x2))], MEM:[<244>: Sw ra(x1), 28(sp(x2))], WB:[<240>: Addi sp(x2), sp(x2), -32], 
	Memory acsess: [Sw ra(x1), 28(sp(x2))]
	Memory address: [3ffff7c]
	Last write cycle: 612
	Forwarding: sp(x2):[67108704(3ffff60)]
	Stall occurs until cycle: 872
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[873], pc:[252(fc)], IF:[<260>: Sw a0(x10), -20(s0/fp(x8))], ID:[<256>: Addi s0/fp(x8), sp(x2), 32], EX:[<252>: Sw s1(x9), 20(sp(x2))], MEM:[<248>: Sw s0/fp(x8), 24(sp(x2))], WB:[<244>: Sw ra(x1), 28(sp(x2))], 
	Memory acsess: [Sw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff78]
	Last write cycle: 614
	Stall occurs until cycle: 874
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[875], pc:[256(100)], IF:[<264>: Sw a1(x11), -24(s0/fp(x8))], ID:[<260>: Sw a0(x10), -20(s0/fp(x8))], EX:[<256>: Addi s0/fp(x8), sp(x2), 32], MEM:[<252>: Sw s1(x9), 20(sp(x2))], WB:[<248>: Sw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Sw s1(x9), 20(sp(x2))]
	Memory address: [3ffff74]
	Last write cycle: 616
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[876], pc:[260(104)], IF:[<268>: Lui a5(x15), 64], ID:[<264>: Sw a1(x11), -24(s0/fp(x8))], EX:[<260>: Sw a0(x10), -20(s0/fp(x8))], MEM:[<256>: Addi s0/fp(x8), sp(x2), 32], WB:[<252>: Sw s1(x9), 20(sp(x2))], 
	Forwarding: s0/fp(x8):[67108736(3ffff80)]
	Stall occurs until cycle: 877
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[878], pc:[264(108)], IF:[<272>: Lw a5(x15), 0(a5(x15))], ID:[<268>: Lui a5(x15), 64], EX:[<264>: Sw a1(x11), -24(s0/fp(x8))], MEM:[<260>: Sw a0(x10), -20(s0/fp(x8))], WB:[<256>: Addi s0/fp(x8), sp(x2), 32], 
	Memory acsess: [Sw a0(x10), -20(s0/fp(x8))]
	Memory address: [3ffff6c]
	Last write cycle: 619
	Forwarding: s0/fp(x8):[67108736(3ffff80)]
	Stall occurs until cycle: 879
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[880], pc:[268(10c)], IF:[<276>: Addi a4(x14), a5(x15), 1], ID:[<272>: Lw a5(x15), 0(a5(x15))], EX:[<268>: Lui a5(x15), 64], MEM:[<264>: Sw a1(x11), -24(s0/fp(x8))], WB:[<260>: Sw a0(x10), -20(s0/fp(x8))], 
	Memory acsess: [Sw a1(x11), -24(s0/fp(x8))]
	Memory address: [3ffff68]
	Last write cycle: 621
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[881], pc:[272(110)], IF:[<280>: Lui a5(x15), 64], ID:[<276>: Addi a4(x14), a5(x15), 1], EX:[<272>: Lw a5(x15), 0(a5(x15))], MEM:[<268>: Lui a5(x15), 64], WB:[<264>: Sw a1(x11), -24(s0/fp(x8))], 
	Forwarding: a5(x15):[262144(40000)]
	Stall occurs until cycle: 882
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[3(3)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[883], pc:[276(114)], IF:[<284>: Sw a4(x14), 0(a5(x15))], ID:[<280>: Lui a5(x15), 64], EX:[<276>: Addi a4(x14), a5(x15), 1], MEM:[<272>: Lw a5(x15), 0(a5(x15))], WB:[<268>: Lui a5(x15), 64], 
	Memory acsess: [Lw a5(x15), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 826
	Forwarding: a5(x15):[12(c)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[884], pc:[280(118)], IF:[<288>: Lw a5(x15), -20(s0/fp(x8))], ID:[<284>: Sw a4(x14), 0(a5(x15))], EX:[<280>: Lui a5(x15), 64], MEM:[<276>: Addi a4(x14), a5(x15), 1], WB:[<272>: Lw a5(x15), 0(a5(x15))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[12(c)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[885], pc:[284(11c)], IF:[<292>: Bne a5(x15), zero(x0), 16], ID:[<288>: Lw a5(x15), -20(s0/fp(x8))], EX:[<284>: Sw a4(x14), 0(a5(x15))], MEM:[<280>: Lui a5(x15), 64], WB:[<276>: Addi a4(x14), a5(x15), 1], 
	Forwarding: a5(x15):[262144(40000)]
	Forwarding: a4(x14):[13(d)]
	Stall occurs until cycle: 886
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[12(c)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[887], pc:[288(120)], IF:[<296>: Lw a5(x15), -24(s0/fp(x8))], ID:[<292>: Bne a5(x15), zero(x0), 16], EX:[<288>: Lw a5(x15), -20(s0/fp(x8))], MEM:[<284>: Sw a4(x14), 0(a5(x15))], WB:[<280>: Lui a5(x15), 64], 
	Memory acsess: [Sw a4(x14), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 826
	Stall occurs until cycle: 888
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[889], pc:[292(124)], IF:[<300>: Addi a5(x15), a5(x15), 1], ID:[<296>: Lw a5(x15), -24(s0/fp(x8))], EX:[<292>: Bne a5(x15), zero(x0), 16], MEM:[<288>: Lw a5(x15), -20(s0/fp(x8))], WB:[<284>: Sw a4(x14), 0(a5(x15))], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffff6c]
	Last write cycle: 878
	Forwarding: a5(x15):[0(0)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[890], pc:[296(128)], IF:[<304>: Jal zero(x0), 88], ID:[<300>: Addi a5(x15), a5(x15), 1], EX:[<296>: Lw a5(x15), -24(s0/fp(x8))], MEM:[<292>: Bne a5(x15), zero(x0), 16], WB:[<288>: Lw a5(x15), -20(s0/fp(x8))], 
	Stall occurs until cycle: 891
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[892], pc:[300(12c)], IF:[<308>: Lw a5(x15), -24(s0/fp(x8))], ID:[<304>: Jal zero(x0), 88], EX:[<300>: Addi a5(x15), a5(x15), 1], MEM:[<296>: Lw a5(x15), -24(s0/fp(x8))], WB:[<292>: Bne a5(x15), zero(x0), 16], 
	Memory acsess: [Lw a5(x15), -24(s0/fp(x8))]
	Memory address: [3ffff68]
	Last write cycle: 880
	Forwarding: a5(x15):[3(3)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[893], pc:[304(130)], IF:[<312>: Bne a5(x15), zero(x0), 32], ID:[<308>: Lw a5(x15), -24(s0/fp(x8))], EX:[<304>: Jal zero(x0), 88], MEM:[<300>: Addi a5(x15), a5(x15), 1], WB:[<296>: Lw a5(x15), -24(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[894], pc:[392(188)], IF:[], ID:[], EX:[], MEM:[<304>: Jal zero(x0), 88], WB:[<300>: Addi a5(x15), a5(x15), 1], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[895], pc:[392(188)], IF:[<392>: Addi a0(x10), a5(x15), 0], ID:[], EX:[], MEM:[], WB:[<304>: Jal zero(x0), 88], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[896], pc:[392(188)], IF:[<396>: Lw ra(x1), 28(sp(x2))], ID:[<392>: Addi a0(x10), a5(x15), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[897], pc:[392(188)], IF:[<400>: Lw s0/fp(x8), 24(sp(x2))], ID:[<396>: Lw ra(x1), 28(sp(x2))], EX:[<392>: Addi a0(x10), a5(x15), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[898], pc:[396(18c)], IF:[<404>: Lw s1(x9), 20(sp(x2))], ID:[<400>: Lw s0/fp(x8), 24(sp(x2))], EX:[<396>: Lw ra(x1), 28(sp(x2))], MEM:[<392>: Addi a0(x10), a5(x15), 0], WB:[], 
	Stall occurs until cycle: 899
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[900], pc:[400(190)], IF:[<408>: Addi sp(x2), sp(x2), 32], ID:[<404>: Lw s1(x9), 20(sp(x2))], EX:[<400>: Lw s0/fp(x8), 24(sp(x2))], MEM:[<396>: Lw ra(x1), 28(sp(x2))], WB:[<392>: Addi a0(x10), a5(x15), 0], 
	Memory acsess: [Lw ra(x1), 28(sp(x2))]
	Memory address: [3ffff7c]
	Last write cycle: 871
	Stall occurs until cycle: 901
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[902], pc:[404(194)], IF:[<412>: Jalr zero(x0), ra(x1), 0], ID:[<408>: Addi sp(x2), sp(x2), 32], EX:[<404>: Lw s1(x9), 20(sp(x2))], MEM:[<400>: Lw s0/fp(x8), 24(sp(x2))], WB:[<396>: Lw ra(x1), 28(sp(x2))], 
	Memory acsess: [Lw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff78]
	Last write cycle: 873
	Stall occurs until cycle: 903
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[904], pc:[408(198)], IF:[], ID:[<412>: Jalr zero(x0), ra(x1), 0], EX:[<408>: Addi sp(x2), sp(x2), 32], MEM:[<404>: Lw s1(x9), 20(sp(x2))], WB:[<400>: Lw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Lw s1(x9), 20(sp(x2))]
	Memory address: [3ffff74]
	Last write cycle: 875
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108736(3ffff80)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[905], pc:[412(19c)], IF:[], ID:[], EX:[<412>: Jalr zero(x0), ra(x1), 0], MEM:[<408>: Addi sp(x2), sp(x2), 32], WB:[<404>: Lw s1(x9), 20(sp(x2))], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108704(3ffff60)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[906], pc:[388(184)], IF:[], ID:[], EX:[], MEM:[<412>: Jalr zero(x0), ra(x1), 0], WB:[<408>: Addi sp(x2), sp(x2), 32], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[907], pc:[388(184)], IF:[<388>: Addi a5(x15), a0(x10), 0], ID:[], EX:[], MEM:[], WB:[<412>: Jalr zero(x0), ra(x1), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[908], pc:[388(184)], IF:[<392>: Addi a0(x10), a5(x15), 0], ID:[<388>: Addi a5(x15), a0(x10), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[909], pc:[388(184)], IF:[<396>: Lw ra(x1), 28(sp(x2))], ID:[<392>: Addi a0(x10), a5(x15), 0], EX:[<388>: Addi a5(x15), a0(x10), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[910], pc:[392(188)], IF:[<400>: Lw s0/fp(x8), 24(sp(x2))], ID:[<396>: Lw ra(x1), 28(sp(x2))], EX:[<392>: Addi a0(x10), a5(x15), 0], MEM:[<388>: Addi a5(x15), a0(x10), 0], WB:[], 
	Forwarding: a5(x15):[4(4)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[911], pc:[396(18c)], IF:[<404>: Lw s1(x9), 20(sp(x2))], ID:[<400>: Lw s0/fp(x8), 24(sp(x2))], EX:[<396>: Lw ra(x1), 28(sp(x2))], MEM:[<392>: Addi a0(x10), a5(x15), 0], WB:[<388>: Addi a5(x15), a0(x10), 0], 
	Stall occurs until cycle: 912
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[913], pc:[400(190)], IF:[<408>: Addi sp(x2), sp(x2), 32], ID:[<404>: Lw s1(x9), 20(sp(x2))], EX:[<400>: Lw s0/fp(x8), 24(sp(x2))], MEM:[<396>: Lw ra(x1), 28(sp(x2))], WB:[<392>: Addi a0(x10), a5(x15), 0], 
	Memory acsess: [Lw ra(x1), 28(sp(x2))]
	Memory address: [3ffff9c]
	Last write cycle: 568
	Stall occurs until cycle: 914
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[915], pc:[404(194)], IF:[<412>: Jalr zero(x0), ra(x1), 0], ID:[<408>: Addi sp(x2), sp(x2), 32], EX:[<404>: Lw s1(x9), 20(sp(x2))], MEM:[<400>: Lw s0/fp(x8), 24(sp(x2))], WB:[<396>: Lw ra(x1), 28(sp(x2))], 
	Memory acsess: [Lw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff98]
	Last write cycle: 570
	Stall occurs until cycle: 916
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[917], pc:[408(198)], IF:[], ID:[<412>: Jalr zero(x0), ra(x1), 0], EX:[<408>: Addi sp(x2), sp(x2), 32], MEM:[<404>: Lw s1(x9), 20(sp(x2))], WB:[<400>: Lw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Lw s1(x9), 20(sp(x2))]
	Memory address: [3ffff94]
	Last write cycle: 572
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[918], pc:[412(19c)], IF:[], ID:[], EX:[<412>: Jalr zero(x0), ra(x1), 0], MEM:[<408>: Addi sp(x2), sp(x2), 32], WB:[<404>: Lw s1(x9), 20(sp(x2))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[919], pc:[372(174)], IF:[], ID:[], EX:[], MEM:[<412>: Jalr zero(x0), ra(x1), 0], WB:[<408>: Addi sp(x2), sp(x2), 32], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[920], pc:[372(174)], IF:[<372>: Addi a5(x15), a0(x10), 0], ID:[], EX:[], MEM:[], WB:[<412>: Jalr zero(x0), ra(x1), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[921], pc:[372(174)], IF:[<376>: Addi a1(x11), a5(x15), 0], ID:[<372>: Addi a5(x15), a0(x10), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[922], pc:[372(174)], IF:[<380>: Addi a0(x10), s1(x9), 0], ID:[<376>: Addi a1(x11), a5(x15), 0], EX:[<372>: Addi a5(x15), a0(x10), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[923], pc:[376(178)], IF:[<384>: Jal ra(x1), -144], ID:[<380>: Addi a0(x10), s1(x9), 0], EX:[<376>: Addi a1(x11), a5(x15), 0], MEM:[<372>: Addi a5(x15), a0(x10), 0], WB:[], 
	Forwarding: a5(x15):[4(4)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[924], pc:[380(17c)], IF:[<388>: Addi a5(x15), a0(x10), 0], ID:[<384>: Jal ra(x1), -144], EX:[<380>: Addi a0(x10), s1(x9), 0], MEM:[<376>: Addi a1(x11), a5(x15), 0], WB:[<372>: Addi a5(x15), a0(x10), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[3(3)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[925], pc:[384(180)], IF:[<392>: Addi a0(x10), a5(x15), 0], ID:[<388>: Addi a5(x15), a0(x10), 0], EX:[<384>: Jal ra(x1), -144], MEM:[<380>: Addi a0(x10), s1(x9), 0], WB:[<376>: Addi a1(x11), a5(x15), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[4(4)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[926], pc:[240(f0)], IF:[], ID:[], EX:[], MEM:[<384>: Jal ra(x1), -144], WB:[<380>: Addi a0(x10), s1(x9), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[372(174)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[927], pc:[240(f0)], IF:[<240>: Addi sp(x2), sp(x2), -32], ID:[], EX:[], MEM:[], WB:[<384>: Jal ra(x1), -144], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[928], pc:[240(f0)], IF:[<244>: Sw ra(x1), 28(sp(x2))], ID:[<240>: Addi sp(x2), sp(x2), -32], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[929], pc:[240(f0)], IF:[<248>: Sw s0/fp(x8), 24(sp(x2))], ID:[<244>: Sw ra(x1), 28(sp(x2))], EX:[<240>: Addi sp(x2), sp(x2), -32], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[930], pc:[244(f4)], IF:[<252>: Sw s1(x9), 20(sp(x2))], ID:[<248>: Sw s0/fp(x8), 24(sp(x2))], EX:[<244>: Sw ra(x1), 28(sp(x2))], MEM:[<240>: Addi sp(x2), sp(x2), -32], WB:[], 
	Forwarding: sp(x2):[67108736(3ffff80)]
	Stall occurs until cycle: 931
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[932], pc:[248(f8)], IF:[<256>: Addi s0/fp(x8), sp(x2), 32], ID:[<252>: Sw s1(x9), 20(sp(x2))], EX:[<248>: Sw s0/fp(x8), 24(sp(x2))], MEM:[<244>: Sw ra(x1), 28(sp(x2))], WB:[<240>: Addi sp(x2), sp(x2), -32], 
	Memory acsess: [Sw ra(x1), 28(sp(x2))]
	Memory address: [3ffff9c]
	Last write cycle: 568
	Forwarding: sp(x2):[67108736(3ffff80)]
	Stall occurs until cycle: 933
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[934], pc:[252(fc)], IF:[<260>: Sw a0(x10), -20(s0/fp(x8))], ID:[<256>: Addi s0/fp(x8), sp(x2), 32], EX:[<252>: Sw s1(x9), 20(sp(x2))], MEM:[<248>: Sw s0/fp(x8), 24(sp(x2))], WB:[<244>: Sw ra(x1), 28(sp(x2))], 
	Memory acsess: [Sw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff98]
	Last write cycle: 570
	Stall occurs until cycle: 935
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[936], pc:[256(100)], IF:[<264>: Sw a1(x11), -24(s0/fp(x8))], ID:[<260>: Sw a0(x10), -20(s0/fp(x8))], EX:[<256>: Addi s0/fp(x8), sp(x2), 32], MEM:[<252>: Sw s1(x9), 20(sp(x2))], WB:[<248>: Sw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Sw s1(x9), 20(sp(x2))]
	Memory address: [3ffff94]
	Last write cycle: 572
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[937], pc:[260(104)], IF:[<268>: Lui a5(x15), 64], ID:[<264>: Sw a1(x11), -24(s0/fp(x8))], EX:[<260>: Sw a0(x10), -20(s0/fp(x8))], MEM:[<256>: Addi s0/fp(x8), sp(x2), 32], WB:[<252>: Sw s1(x9), 20(sp(x2))], 
	Forwarding: s0/fp(x8):[67108768(3ffffa0)]
	Stall occurs until cycle: 938
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[939], pc:[264(108)], IF:[<272>: Lw a5(x15), 0(a5(x15))], ID:[<268>: Lui a5(x15), 64], EX:[<264>: Sw a1(x11), -24(s0/fp(x8))], MEM:[<260>: Sw a0(x10), -20(s0/fp(x8))], WB:[<256>: Addi s0/fp(x8), sp(x2), 32], 
	Memory acsess: [Sw a0(x10), -20(s0/fp(x8))]
	Memory address: [3ffff8c]
	Last write cycle: 575
	Forwarding: s0/fp(x8):[67108768(3ffffa0)]
	Stall occurs until cycle: 940
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[941], pc:[268(10c)], IF:[<276>: Addi a4(x14), a5(x15), 1], ID:[<272>: Lw a5(x15), 0(a5(x15))], EX:[<268>: Lui a5(x15), 64], MEM:[<264>: Sw a1(x11), -24(s0/fp(x8))], WB:[<260>: Sw a0(x10), -20(s0/fp(x8))], 
	Memory acsess: [Sw a1(x11), -24(s0/fp(x8))]
	Memory address: [3ffff88]
	Last write cycle: 577
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[942], pc:[272(110)], IF:[<280>: Lui a5(x15), 64], ID:[<276>: Addi a4(x14), a5(x15), 1], EX:[<272>: Lw a5(x15), 0(a5(x15))], MEM:[<268>: Lui a5(x15), 64], WB:[<264>: Sw a1(x11), -24(s0/fp(x8))], 
	Forwarding: a5(x15):[262144(40000)]
	Stall occurs until cycle: 943
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[4(4)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[944], pc:[276(114)], IF:[<284>: Sw a4(x14), 0(a5(x15))], ID:[<280>: Lui a5(x15), 64], EX:[<276>: Addi a4(x14), a5(x15), 1], MEM:[<272>: Lw a5(x15), 0(a5(x15))], WB:[<268>: Lui a5(x15), 64], 
	Memory acsess: [Lw a5(x15), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 887
	Forwarding: a5(x15):[13(d)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[945], pc:[280(118)], IF:[<288>: Lw a5(x15), -20(s0/fp(x8))], ID:[<284>: Sw a4(x14), 0(a5(x15))], EX:[<280>: Lui a5(x15), 64], MEM:[<276>: Addi a4(x14), a5(x15), 1], WB:[<272>: Lw a5(x15), 0(a5(x15))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[13(d)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[946], pc:[284(11c)], IF:[<292>: Bne a5(x15), zero(x0), 16], ID:[<288>: Lw a5(x15), -20(s0/fp(x8))], EX:[<284>: Sw a4(x14), 0(a5(x15))], MEM:[<280>: Lui a5(x15), 64], WB:[<276>: Addi a4(x14), a5(x15), 1], 
	Forwarding: a5(x15):[262144(40000)]
	Forwarding: a4(x14):[14(e)]
	Stall occurs until cycle: 947
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[13(d)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[948], pc:[288(120)], IF:[<296>: Lw a5(x15), -24(s0/fp(x8))], ID:[<292>: Bne a5(x15), zero(x0), 16], EX:[<288>: Lw a5(x15), -20(s0/fp(x8))], MEM:[<284>: Sw a4(x14), 0(a5(x15))], WB:[<280>: Lui a5(x15), 64], 
	Memory acsess: [Sw a4(x14), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 887
	Stall occurs until cycle: 949
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[950], pc:[292(124)], IF:[<300>: Addi a5(x15), a5(x15), 1], ID:[<296>: Lw a5(x15), -24(s0/fp(x8))], EX:[<292>: Bne a5(x15), zero(x0), 16], MEM:[<288>: Lw a5(x15), -20(s0/fp(x8))], WB:[<284>: Sw a4(x14), 0(a5(x15))], 
	Memory acsess: [Lw a5(x15), -20(s0/fp(x8))]
	Memory address: [3ffff8c]
	Last write cycle: 939
	Forwarding: a5(x15):[0(0)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[951], pc:[296(128)], IF:[<304>: Jal zero(x0), 88], ID:[<300>: Addi a5(x15), a5(x15), 1], EX:[<296>: Lw a5(x15), -24(s0/fp(x8))], MEM:[<292>: Bne a5(x15), zero(x0), 16], WB:[<288>: Lw a5(x15), -20(s0/fp(x8))], 
	Stall occurs until cycle: 952
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[953], pc:[300(12c)], IF:[<308>: Lw a5(x15), -24(s0/fp(x8))], ID:[<304>: Jal zero(x0), 88], EX:[<300>: Addi a5(x15), a5(x15), 1], MEM:[<296>: Lw a5(x15), -24(s0/fp(x8))], WB:[<292>: Bne a5(x15), zero(x0), 16], 
	Memory acsess: [Lw a5(x15), -24(s0/fp(x8))]
	Memory address: [3ffff88]
	Last write cycle: 941
	Forwarding: a5(x15):[4(4)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[954], pc:[304(130)], IF:[<312>: Bne a5(x15), zero(x0), 32], ID:[<308>: Lw a5(x15), -24(s0/fp(x8))], EX:[<304>: Jal zero(x0), 88], MEM:[<300>: Addi a5(x15), a5(x15), 1], WB:[<296>: Lw a5(x15), -24(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[955], pc:[392(188)], IF:[], ID:[], EX:[], MEM:[<304>: Jal zero(x0), 88], WB:[<300>: Addi a5(x15), a5(x15), 1], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[956], pc:[392(188)], IF:[<392>: Addi a0(x10), a5(x15), 0], ID:[], EX:[], MEM:[], WB:[<304>: Jal zero(x0), 88], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[957], pc:[392(188)], IF:[<396>: Lw ra(x1), 28(sp(x2))], ID:[<392>: Addi a0(x10), a5(x15), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[958], pc:[392(188)], IF:[<400>: Lw s0/fp(x8), 24(sp(x2))], ID:[<396>: Lw ra(x1), 28(sp(x2))], EX:[<392>: Addi a0(x10), a5(x15), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[959], pc:[396(18c)], IF:[<404>: Lw s1(x9), 20(sp(x2))], ID:[<400>: Lw s0/fp(x8), 24(sp(x2))], EX:[<396>: Lw ra(x1), 28(sp(x2))], MEM:[<392>: Addi a0(x10), a5(x15), 0], WB:[], 
	Stall occurs until cycle: 960
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[961], pc:[400(190)], IF:[<408>: Addi sp(x2), sp(x2), 32], ID:[<404>: Lw s1(x9), 20(sp(x2))], EX:[<400>: Lw s0/fp(x8), 24(sp(x2))], MEM:[<396>: Lw ra(x1), 28(sp(x2))], WB:[<392>: Addi a0(x10), a5(x15), 0], 
	Memory acsess: [Lw ra(x1), 28(sp(x2))]
	Memory address: [3ffff9c]
	Last write cycle: 932
	Stall occurs until cycle: 962
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[963], pc:[404(194)], IF:[<412>: Jalr zero(x0), ra(x1), 0], ID:[<408>: Addi sp(x2), sp(x2), 32], EX:[<404>: Lw s1(x9), 20(sp(x2))], MEM:[<400>: Lw s0/fp(x8), 24(sp(x2))], WB:[<396>: Lw ra(x1), 28(sp(x2))], 
	Memory acsess: [Lw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffff98]
	Last write cycle: 934
	Stall occurs until cycle: 964
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[965], pc:[408(198)], IF:[], ID:[<412>: Jalr zero(x0), ra(x1), 0], EX:[<408>: Addi sp(x2), sp(x2), 32], MEM:[<404>: Lw s1(x9), 20(sp(x2))], WB:[<400>: Lw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Lw s1(x9), 20(sp(x2))]
	Memory address: [3ffff94]
	Last write cycle: 936
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108768(3ffffa0)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[966], pc:[412(19c)], IF:[], ID:[], EX:[<412>: Jalr zero(x0), ra(x1), 0], MEM:[<408>: Addi sp(x2), sp(x2), 32], WB:[<404>: Lw s1(x9), 20(sp(x2))], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108736(3ffff80)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[967], pc:[388(184)], IF:[], ID:[], EX:[], MEM:[<412>: Jalr zero(x0), ra(x1), 0], WB:[<408>: Addi sp(x2), sp(x2), 32], 
IntRegisters_WB:{
		  zero(x0):[308(134)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[968], pc:[388(184)], IF:[<388>: Addi a5(x15), a0(x10), 0], ID:[], EX:[], MEM:[], WB:[<412>: Jalr zero(x0), ra(x1), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[969], pc:[388(184)], IF:[<392>: Addi a0(x10), a5(x15), 0], ID:[<388>: Addi a5(x15), a0(x10), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[970], pc:[388(184)], IF:[<396>: Lw ra(x1), 28(sp(x2))], ID:[<392>: Addi a0(x10), a5(x15), 0], EX:[<388>: Addi a5(x15), a0(x10), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[971], pc:[392(188)], IF:[<400>: Lw s0/fp(x8), 24(sp(x2))], ID:[<396>: Lw ra(x1), 28(sp(x2))], EX:[<392>: Addi a0(x10), a5(x15), 0], MEM:[<388>: Addi a5(x15), a0(x10), 0], WB:[], 
	Forwarding: a5(x15):[5(5)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[972], pc:[396(18c)], IF:[<404>: Lw s1(x9), 20(sp(x2))], ID:[<400>: Lw s0/fp(x8), 24(sp(x2))], EX:[<396>: Lw ra(x1), 28(sp(x2))], MEM:[<392>: Addi a0(x10), a5(x15), 0], WB:[<388>: Addi a5(x15), a0(x10), 0], 
	Stall occurs until cycle: 973
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[974], pc:[400(190)], IF:[<408>: Addi sp(x2), sp(x2), 32], ID:[<404>: Lw s1(x9), 20(sp(x2))], EX:[<400>: Lw s0/fp(x8), 24(sp(x2))], MEM:[<396>: Lw ra(x1), 28(sp(x2))], WB:[<392>: Addi a0(x10), a5(x15), 0], 
	Memory acsess: [Lw ra(x1), 28(sp(x2))]
	Memory address: [3ffffbc]
	Last write cycle: 524
	Stall occurs until cycle: 975
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[976], pc:[404(194)], IF:[<412>: Jalr zero(x0), ra(x1), 0], ID:[<408>: Addi sp(x2), sp(x2), 32], EX:[<404>: Lw s1(x9), 20(sp(x2))], MEM:[<400>: Lw s0/fp(x8), 24(sp(x2))], WB:[<396>: Lw ra(x1), 28(sp(x2))], 
	Memory acsess: [Lw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffffb8]
	Last write cycle: 526
	Stall occurs until cycle: 977
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[978], pc:[408(198)], IF:[], ID:[<412>: Jalr zero(x0), ra(x1), 0], EX:[<408>: Addi sp(x2), sp(x2), 32], MEM:[<404>: Lw s1(x9), 20(sp(x2))], WB:[<400>: Lw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Lw s1(x9), 20(sp(x2))]
	Memory address: [3ffffb4]
	Last write cycle: 528
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108800(3ffffc0)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[979], pc:[412(19c)], IF:[], ID:[], EX:[<412>: Jalr zero(x0), ra(x1), 0], MEM:[<408>: Addi sp(x2), sp(x2), 32], WB:[<404>: Lw s1(x9), 20(sp(x2))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108768(3ffffa0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[980], pc:[388(184)], IF:[], ID:[], EX:[], MEM:[<412>: Jalr zero(x0), ra(x1), 0], WB:[<408>: Addi sp(x2), sp(x2), 32], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[981], pc:[388(184)], IF:[<388>: Addi a5(x15), a0(x10), 0], ID:[], EX:[], MEM:[], WB:[<412>: Jalr zero(x0), ra(x1), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[982], pc:[388(184)], IF:[<392>: Addi a0(x10), a5(x15), 0], ID:[<388>: Addi a5(x15), a0(x10), 0], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[983], pc:[388(184)], IF:[<396>: Lw ra(x1), 28(sp(x2))], ID:[<392>: Addi a0(x10), a5(x15), 0], EX:[<388>: Addi a5(x15), a0(x10), 0], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[984], pc:[392(188)], IF:[<400>: Lw s0/fp(x8), 24(sp(x2))], ID:[<396>: Lw ra(x1), 28(sp(x2))], EX:[<392>: Addi a0(x10), a5(x15), 0], MEM:[<388>: Addi a5(x15), a0(x10), 0], WB:[], 
	Forwarding: a5(x15):[5(5)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[985], pc:[396(18c)], IF:[<404>: Lw s1(x9), 20(sp(x2))], ID:[<400>: Lw s0/fp(x8), 24(sp(x2))], EX:[<396>: Lw ra(x1), 28(sp(x2))], MEM:[<392>: Addi a0(x10), a5(x15), 0], WB:[<388>: Addi a5(x15), a0(x10), 0], 
	Stall occurs until cycle: 986
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[987], pc:[400(190)], IF:[<408>: Addi sp(x2), sp(x2), 32], ID:[<404>: Lw s1(x9), 20(sp(x2))], EX:[<400>: Lw s0/fp(x8), 24(sp(x2))], MEM:[<396>: Lw ra(x1), 28(sp(x2))], WB:[<392>: Addi a0(x10), a5(x15), 0], 
	Memory acsess: [Lw ra(x1), 28(sp(x2))]
	Memory address: [3ffffdc]
	Last write cycle: 115
	Stall occurs until cycle: 988
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[989], pc:[404(194)], IF:[<412>: Jalr zero(x0), ra(x1), 0], ID:[<408>: Addi sp(x2), sp(x2), 32], EX:[<404>: Lw s1(x9), 20(sp(x2))], MEM:[<400>: Lw s0/fp(x8), 24(sp(x2))], WB:[<396>: Lw ra(x1), 28(sp(x2))], 
	Memory acsess: [Lw s0/fp(x8), 24(sp(x2))]
	Memory address: [3ffffd8]
	Last write cycle: 117
	Stall occurs until cycle: 990
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[388(184)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[991], pc:[408(198)], IF:[], ID:[<412>: Jalr zero(x0), ra(x1), 0], EX:[<408>: Addi sp(x2), sp(x2), 32], MEM:[<404>: Lw s1(x9), 20(sp(x2))], WB:[<400>: Lw s0/fp(x8), 24(sp(x2))], 
	Memory acsess: [Lw s1(x9), 20(sp(x2))]
	Memory address: [3ffffd4]
	Last write cycle: 119
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108832(3ffffe0)], s1(x9):[1(1)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[992], pc:[412(19c)], IF:[], ID:[], EX:[<412>: Jalr zero(x0), ra(x1), 0], MEM:[<408>: Addi sp(x2), sp(x2), 32], WB:[<404>: Lw s1(x9), 20(sp(x2))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[188(bc)], sp(x2):[67108800(3ffffc0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[1(1)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------


cycle:[993], pc:[188(bc)], IF:[], ID:[], EX:[], MEM:[<412>: Jalr zero(x0), ra(x1), 0], WB:[<408>: Addi sp(x2), sp(x2), 32], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[188(bc)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[994], pc:[188(bc)], IF:[<188>: Sw a0(x10), -28(s0/fp(x8))], ID:[], EX:[], MEM:[], WB:[<412>: Jalr zero(x0), ra(x1), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[188(bc)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[995], pc:[188(bc)], IF:[<192>: Lw a0(x10), -28(s0/fp(x8))], ID:[<188>: Sw a0(x10), -28(s0/fp(x8))], EX:[], MEM:[], WB:[], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[188(bc)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[996], pc:[188(bc)], IF:[<196>: Cout.int a0(x10)], ID:[<192>: Lw a0(x10), -28(s0/fp(x8))], EX:[<188>: Sw a0(x10), -28(s0/fp(x8))], MEM:[], WB:[], 
	Stall occurs until cycle: 997
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[188(bc)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[998], pc:[192(c0)], IF:[<200>: Lui a5(x15), 64], ID:[<196>: Cout.int a0(x10)], EX:[<192>: Lw a0(x10), -28(s0/fp(x8))], MEM:[<188>: Sw a0(x10), -28(s0/fp(x8))], WB:[], 
	Memory acsess: [Sw a0(x10), -28(s0/fp(x8))]
	Memory address: [3ffffe4]
	Last write cycle: 0
	Stall occurs until cycle: 999
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[188(bc)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[1000], pc:[196(c4)], IF:[<204>: Lw a5(x15), 0(a5(x15))], ID:[<200>: Lui a5(x15), 64], EX:[<196>: Cout.int a0(x10)], MEM:[<192>: Lw a0(x10), -28(s0/fp(x8))], WB:[<188>: Sw a0(x10), -28(s0/fp(x8))], 
	Memory acsess: [Lw a0(x10), -28(s0/fp(x8))]
	Memory address: [3ffffe4]
	Last write cycle: 998
	Forwarding: a0(x10):[5(5)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[188(bc)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[1001], pc:[200(c8)], IF:[<208>: Addi a0(x10), a5(x15), 0], ID:[<204>: Lw a5(x15), 0(a5(x15))], EX:[<200>: Lui a5(x15), 64], MEM:[<196>: Cout.int a0(x10)], WB:[<192>: Lw a0(x10), -28(s0/fp(x8))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[188(bc)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[1002], pc:[204(cc)], IF:[<212>: Cout.int a0(x10)], ID:[<208>: Addi a0(x10), a5(x15), 0], EX:[<204>: Lw a5(x15), 0(a5(x15))], MEM:[<200>: Lui a5(x15), 64], WB:[<196>: Cout.int a0(x10)], 
	Forwarding: a5(x15):[262144(40000)]
	Stall occurs until cycle: 1003
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[188(bc)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[5(5)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[1004], pc:[208(d0)], IF:[<216>: Addi a5(x15), zero(x0), 0], ID:[<212>: Cout.int a0(x10)], EX:[<208>: Addi a0(x10), a5(x15), 0], MEM:[<204>: Lw a5(x15), 0(a5(x15))], WB:[<200>: Lui a5(x15), 64], 
	Memory acsess: [Lw a5(x15), 0(a5(x15))]
	Memory address: [40000]
	Last write cycle: 948
	Forwarding: a5(x15):[14(e)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[188(bc)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Stalled by Memory---------------------------------------------------------


cycle:[1005], pc:[212(d4)], IF:[<220>: Addi a0(x10), a5(x15), 0], ID:[<216>: Addi a5(x15), zero(x0), 0], EX:[<212>: Cout.int a0(x10)], MEM:[<208>: Addi a0(x10), a5(x15), 0], WB:[<204>: Lw a5(x15), 0(a5(x15))], 
	Forwarding: a0(x10):[14(e)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[188(bc)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[5(5)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[262144(40000)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[1006], pc:[216(d8)], IF:[<224>: Lw ra(x1), 28(sp(x2))], ID:[<220>: Addi a0(x10), a5(x15), 0], EX:[<216>: Addi a5(x15), zero(x0), 0], MEM:[<212>: Cout.int a0(x10)], WB:[<208>: Addi a0(x10), a5(x15), 0], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[188(bc)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[14(e)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[14(e)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[1007], pc:[220(dc)], IF:[<228>: Lw s0/fp(x8), 24(sp(x2))], ID:[<224>: Lw ra(x1), 28(sp(x2))], EX:[<220>: Addi a0(x10), a5(x15), 0], MEM:[<216>: Addi a5(x15), zero(x0), 0], WB:[<212>: Cout.int a0(x10)], 
	Forwarding: a5(x15):[0(0)]
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[188(bc)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[14(e)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[14(e)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[1008], pc:[224(e0)], IF:[<232>: Addi sp(x2), sp(x2), 32], ID:[<228>: Lw s0/fp(x8), 24(sp(x2))], EX:[<224>: Lw ra(x1), 28(sp(x2))], MEM:[<220>: Addi a0(x10), a5(x15), 0], WB:[<216>: Addi a5(x15), zero(x0), 0], 
	Stall occurs until cycle: 1009
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[188(bc)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[14(e)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[1010], pc:[228(e4)], IF:[<236>: Jalr zero(x0), ra(x1), 0], ID:[<232>: Addi sp(x2), sp(x2), 32], EX:[<228>: Lw s0/fp(x8), 24(sp(x2))], MEM:[<224>: Lw ra(x1), 28(sp(x2))], WB:[<220>: Addi a0(x10), a5(x15), 0], 
	Memory acsess: [Lw ra(x1), 28(sp(x2))]
	Memory address: [3fffffc]
	Last write cycle: 40
	Stall occurs until cycle: 1011
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[188(bc)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[1012], pc:[232(e8)], IF:[<240>: Addi sp(x2), sp(x2), -32], ID:[<236>: Jalr zero(x0), ra(x1), 0], EX:[<232>: Addi sp(x2), sp(x2), 32], MEM:[<228>: Lw s0/fp(x8), 24(sp(x2))], WB:[<224>: Lw ra(x1), 28(sp(x2))], 
	Memory acsess: [Lw s0/fp(x8), 24(sp(x2))]
	Memory address: [3fffff8]
	Last write cycle: 94
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[188(bc)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}

cycle:[1013], pc:[236(ec)], IF:[<244>: Sw ra(x1), 28(sp(x2))], ID:[<240>: Addi sp(x2), sp(x2), -32], EX:[<236>: Jalr zero(x0), ra(x1), 0], MEM:[<232>: Addi sp(x2), sp(x2), 32], WB:[<228>: Lw s0/fp(x8), 24(sp(x2))], 
IntRegisters_WB:{
		  zero(x0):[416(1a0)], ra(x1):[-1(ffffffff)], sp(x2):[67108832(3ffffe0)], gp(x3):[0(0)], tp(x4):[16777216(1000000)], t0(x5):[0(0)], t1(x6):[0(0)], t2(x7):[0(0)], 
		  s0/fp(x8):[67108864(4000000)], s1(x9):[0(0)], a0(x10):[0(0)], a1(x11):[4(4)], a2(x12):[0(0)], a3(x13):[0(0)], a4(x14):[14(e)], a5(x15):[0(0)], 
		  a6(x16):[0(0)], a7(x17):[0(0)], s2(x18):[0(0)], s3(x19):[0(0)], s4(x20):[0(0)], s5(x21):[0(0)], s6(x22):[0(0)], s7(x23):[0(0)], 
		  s8(x24):[0(0)], s9(x25):[0(0)], s10(x26):[0(0)], s11(x27):[0(0)], t3(x28):[0(0)], t4(x29):[0(0)], t5(x30):[0(0)], t6(x31):[0(0)]}
FloatRegisters_WB:{
		  ft0(f0):[0(0)], ft1(f1):[0(0)], ft2(f2):[0(0)], ft3(f3):[0(0)], ft4(f4):[0(0)], ft5(f5):[0(0)], ft6(f6):[0(0)], ft7(f7):[0(0)], 
		  fs0(fp0):[0(0)], fs1(fp1):[0(0)], fa0(f10):[0(0)], fa1(f11):[0(0)], fa2(f12):[0(0)], fa3(f13):[0(0)], fa4(f14):[0(0)], fa5(f15):[0(0)], 
		  fa6(f16):[0(0)], fa7(f17):[0(0)], fs2(f18):[0(0)], fs3(f19):[0(0)], fs4(f20):[0(0)], fs5(f21):[0(0)], fs6(f22):[0(0)], fs7(f23):[0(0)], 
		  fs8(f24):[0(0)], fs9(f25):[0(0)], fs10(f26):[0(0)], fs11(f27):[0(0)], ft8(f28):[0(0)], ft9(f29):[0(0)], ft10(f30):[0(0)], ft11(f31):[0(0)]}


---------------------------------------------------------Flushed---------------------------------------------------------

cycle : 1014
hit: 194
miss: 5
