vendor_name = ModelSim
source_file = 1, D:/projects/Pipeline_RISCV/PIPELINE.vhd
source_file = 1, D:/projects/Pipeline_RISCV/X_REG.vhd
source_file = 1, D:/projects/Pipeline_RISCV/genImm32.vhd
source_file = 1, D:/projects/Pipeline_RISCV/PC.vhd
source_file = 1, D:/projects/Pipeline_RISCV/MD.vhd
source_file = 1, D:/projects/Pipeline_RISCV/MI.vhd
source_file = 1, D:/projects/Pipeline_RISCV/Mux21.vhd
source_file = 1, D:/projects/Pipeline_RISCV/Controle.vhd
source_file = 1, D:/projects/Pipeline_RISCV/ULA.vhd
source_file = 1, D:/projects/Pipeline_RISCV/PIPELINE_TB.vhd
source_file = 1, D:/projects/Pipeline_RISCV/Somador8bits.vhd
source_file = 1, D:/projects/Pipeline_RISCV/Mux21PC.vhd
source_file = 1, d:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf
design_name = PIPELINE
instance = comp, \clk~input\, clk~input, PIPELINE, 1
instance = comp, \reset~input\, reset~input, PIPELINE, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, PIPELINE, 1
