Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Tue Feb  3 23:44:32 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  316         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (90)
6. checking no_output_delay (214)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (90)
-------------------------------
 There are 90 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (214)
---------------------------------
 There are 214 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.585        0.000                      0                33022        0.024        0.000                      0                33022        4.427        0.000                       0                 24399  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.585        0.000                      0                33022        0.024        0.000                      0                33022        4.427        0.000                       0                 24399  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 0.159ns (3.002%)  route 5.137ns (96.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/ap_clk
    SLICE_X19Y159        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y159        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/Q
                         net (fo=101, routed)         1.086     1.220    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_fu_518_reg[23]_0
    SLICE_X20Y150        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     1.282 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1/O
                         net (fo=192, routed)         4.051     5.333    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U_n_17
    SLICE_X19Y173        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/ap_clk
    SLICE_X19Y173        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[4]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X19Y173        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[4]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 0.159ns (3.002%)  route 5.137ns (96.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/ap_clk
    SLICE_X19Y159        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y159        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/Q
                         net (fo=101, routed)         1.086     1.220    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_fu_518_reg[23]_0
    SLICE_X20Y150        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     1.282 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1/O
                         net (fo=192, routed)         4.051     5.333    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U_n_17
    SLICE_X19Y173        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/ap_clk
    SLICE_X19Y173        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[5]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X19Y173        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[5]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/rowC_7_U/ram_reg_0_7_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 3.344ns (63.584%)  route 1.915ns (36.416%))
  Logic Levels:           11  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 10.052 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.075     0.075    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/CLK
    DSP48E2_X2Y68        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X2Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X2Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.553     3.492    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/trunc_ln5_fu_1409_p4[7]
    SLICE_X28Y170        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     3.642 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     3.670    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9_n_3
    SLICE_X28Y171        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.693 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.721    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2_n_3
    SLICE_X28Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.867 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_6/O[7]
                         net (fo=24, routed)          0.461     4.328    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_5_fu_1445_p3
    SLICE_X27Y173        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.505 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_20_20_i_1/O
                         net (fo=8, routed)           0.830     5.334    bd_0_i/hls_inst/inst/rowC_7_U/ram_reg_0_7_20_20/D
    SLICE_X20Y174        RAMS32                                       r  bd_0_i/hls_inst/inst/rowC_7_U/ram_reg_0_7_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.052    10.052    bd_0_i/hls_inst/inst/rowC_7_U/ram_reg_0_7_20_20/WCLK
    SLICE_X20Y174        RAMS32                                       r  bd_0_i/hls_inst/inst/rowC_7_U/ram_reg_0_7_20_20/SP/CLK
                         clock pessimism              0.000    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X20Y174        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     9.930    bd_0_i/hls_inst/inst/rowC_7_U/ram_reg_0_7_20_20/SP
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 0.159ns (3.022%)  route 5.103ns (96.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/ap_clk
    SLICE_X19Y159        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y159        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/Q
                         net (fo=101, routed)         1.086     1.220    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_fu_518_reg[23]_0
    SLICE_X20Y150        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     1.282 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1/O
                         net (fo=192, routed)         4.017     5.299    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U_n_17
    SLICE_X16Y174        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/ap_clk
    SLICE_X16Y174        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[8]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X16Y174        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[8]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/rowC_6_U/ram_reg_0_7_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 3.344ns (64.150%)  route 1.869ns (35.850%))
  Logic Levels:           11  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 10.052 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.075     0.075    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/CLK
    DSP48E2_X2Y68        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X2Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X2Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.553     3.492    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/trunc_ln5_fu_1409_p4[7]
    SLICE_X28Y170        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     3.642 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     3.670    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9_n_3
    SLICE_X28Y171        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.693 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.721    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2_n_3
    SLICE_X28Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.867 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_6/O[7]
                         net (fo=24, routed)          0.461     4.328    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_5_fu_1445_p3
    SLICE_X27Y173        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.505 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_20_20_i_1/O
                         net (fo=8, routed)           0.783     5.288    bd_0_i/hls_inst/inst/rowC_6_U/ram_reg_0_7_20_20/D
    SLICE_X24Y177        RAMS32                                       r  bd_0_i/hls_inst/inst/rowC_6_U/ram_reg_0_7_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.052    10.052    bd_0_i/hls_inst/inst/rowC_6_U/ram_reg_0_7_20_20/WCLK
    SLICE_X24Y177        RAMS32                                       r  bd_0_i/hls_inst/inst/rowC_6_U/ram_reg_0_7_20_20/SP/CLK
                         clock pessimism              0.000    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X24Y177        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     9.930    bd_0_i/hls_inst/inst/rowC_6_U/ram_reg_0_7_20_20/SP
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/rowC_U/ram_reg_0_7_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 3.344ns (64.254%)  route 1.860ns (35.746%))
  Logic Levels:           11  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 10.052 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.075     0.075    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/CLK
    DSP48E2_X2Y68        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X2Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X2Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.553     3.492    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/trunc_ln5_fu_1409_p4[7]
    SLICE_X28Y170        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     3.642 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     3.670    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9_n_3
    SLICE_X28Y171        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.693 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.721    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2_n_3
    SLICE_X28Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.867 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_6/O[7]
                         net (fo=24, routed)          0.461     4.328    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_5_fu_1445_p3
    SLICE_X27Y173        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.505 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_20_20_i_1/O
                         net (fo=8, routed)           0.775     5.279    bd_0_i/hls_inst/inst/rowC_U/ram_reg_0_7_20_20/D
    SLICE_X20Y175        RAMS32                                       r  bd_0_i/hls_inst/inst/rowC_U/ram_reg_0_7_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.052    10.052    bd_0_i/hls_inst/inst/rowC_U/ram_reg_0_7_20_20/WCLK
    SLICE_X20Y175        RAMS32                                       r  bd_0_i/hls_inst/inst/rowC_U/ram_reg_0_7_20_20/SP/CLK
                         clock pessimism              0.000    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X20Y175        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     9.930    bd_0_i/hls_inst/inst/rowC_U/ram_reg_0_7_20_20/SP
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/rowC_1_U/ram_reg_0_7_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 3.344ns (64.260%)  route 1.860ns (35.740%))
  Logic Levels:           11  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 10.052 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.075     0.075    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/CLK
    DSP48E2_X2Y68        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X2Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X2Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.553     3.492    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/trunc_ln5_fu_1409_p4[7]
    SLICE_X28Y170        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     3.642 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     3.670    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9_n_3
    SLICE_X28Y171        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.693 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.721    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2_n_3
    SLICE_X28Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.867 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_6/O[7]
                         net (fo=24, routed)          0.461     4.328    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_5_fu_1445_p3
    SLICE_X27Y173        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.505 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_20_20_i_1/O
                         net (fo=8, routed)           0.774     5.279    bd_0_i/hls_inst/inst/rowC_1_U/ram_reg_0_7_20_20/D
    SLICE_X20Y176        RAMS32                                       r  bd_0_i/hls_inst/inst/rowC_1_U/ram_reg_0_7_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.052    10.052    bd_0_i/hls_inst/inst/rowC_1_U/ram_reg_0_7_20_20/WCLK
    SLICE_X20Y176        RAMS32                                       r  bd_0_i/hls_inst/inst/rowC_1_U/ram_reg_0_7_20_20/SP/CLK
                         clock pessimism              0.000    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X20Y176        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     9.930    bd_0_i/hls_inst/inst/rowC_1_U/ram_reg_0_7_20_20/SP
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/rowC_5_U/ram_reg_0_7_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 3.344ns (64.959%)  route 1.804ns (35.041%))
  Logic Levels:           11  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 10.052 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.075     0.075    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/CLK
    DSP48E2_X2Y68        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X2Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X2Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.553     3.492    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/trunc_ln5_fu_1409_p4[7]
    SLICE_X28Y170        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     3.642 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     3.670    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9_n_3
    SLICE_X28Y171        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.693 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.721    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2_n_3
    SLICE_X28Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.867 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_6/O[7]
                         net (fo=24, routed)          0.461     4.328    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_5_fu_1445_p3
    SLICE_X27Y173        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.505 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_20_20_i_1/O
                         net (fo=8, routed)           0.718     5.223    bd_0_i/hls_inst/inst/rowC_5_U/ram_reg_0_7_20_20/D
    SLICE_X20Y177        RAMS32                                       r  bd_0_i/hls_inst/inst/rowC_5_U/ram_reg_0_7_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.052    10.052    bd_0_i/hls_inst/inst/rowC_5_U/ram_reg_0_7_20_20/WCLK
    SLICE_X20Y177        RAMS32                                       r  bd_0_i/hls_inst/inst/rowC_5_U/ram_reg_0_7_20_20/SP/CLK
                         clock pessimism              0.000    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X20Y177        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     9.930    bd_0_i/hls_inst/inst/rowC_5_U/ram_reg_0_7_20_20/SP
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.159ns (3.092%)  route 4.984ns (96.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/ap_clk
    SLICE_X19Y159        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y159        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/Q
                         net (fo=101, routed)         1.086     1.220    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_fu_518_reg[23]_0
    SLICE_X20Y150        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     1.282 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1/O
                         net (fo=192, routed)         3.898     5.180    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U_n_17
    SLICE_X16Y171        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/ap_clk
    SLICE_X16Y171        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[0]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X16Y171        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[0]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -5.180    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.159ns (3.092%)  route 4.984ns (96.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/ap_clk
    SLICE_X19Y159        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y159        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/Q
                         net (fo=101, routed)         1.086     1.220    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_fu_518_reg[23]_0
    SLICE_X20Y150        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     1.282 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1/O
                         net (fo=192, routed)         3.898     5.180    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U_n_17
    SLICE_X16Y171        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/ap_clk
    SLICE_X16Y171        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[12]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X16Y171        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[12]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -5.180    
  -------------------------------------------------------------------
                         slack                                  4.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[13].divisor_tmp_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[14].divisor_tmp_reg[15][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.859%)  route 0.038ns (49.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X27Y111        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[13].divisor_tmp_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[13].divisor_tmp_reg[14][2]/Q
                         net (fo=2, routed)           0.038     0.089    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[13].divisor_tmp_reg[14]_65[1]
    SLICE_X27Y111        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[14].divisor_tmp_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X27Y111        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[14].divisor_tmp_reg[15][2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y111        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[14].divisor_tmp_reg[15][2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].divisor_tmp_reg[26][13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.859%)  route 0.038ns (49.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X35Y138        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][13]/Q
                         net (fo=2, routed)           0.038     0.089    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25]_307[12]
    SLICE_X35Y138        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].divisor_tmp_reg[26][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X35Y138        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].divisor_tmp_reg[26][13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y138        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].divisor_tmp_reg[26][13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[22].divisor_tmp_reg[23][9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[23].divisor_tmp_reg[24][9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.337%)  route 0.042ns (51.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X31Y140        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[22].divisor_tmp_reg[23][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y140        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[22].divisor_tmp_reg[23][9]/Q
                         net (fo=2, routed)           0.042     0.094    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[22].divisor_tmp_reg[23]_303[8]
    SLICE_X31Y140        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[23].divisor_tmp_reg[24][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X31Y140        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[23].divisor_tmp_reg[24][9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X31Y140        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[23].divisor_tmp_reg[24][9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[1].divisor_tmp_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[2].divisor_tmp_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.038ns (45.959%)  route 0.045ns (54.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X5Y141         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[1].divisor_tmp_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[1].divisor_tmp_reg[2][4]/Q
                         net (fo=2, routed)           0.045     0.096    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[1].divisor_tmp_reg[2]_443[3]
    SLICE_X5Y141         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[2].divisor_tmp_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X5Y141         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[2].divisor_tmp_reg[3][4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X5Y141         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[2].divisor_tmp_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[30].divisor_tmp_reg[31][15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[31].divisor_tmp_reg[32][15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.038ns (45.959%)  route 0.045ns (54.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X40Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[30].divisor_tmp_reg[31][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[30].divisor_tmp_reg[31][15]/Q
                         net (fo=2, routed)           0.045     0.096    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[30].divisor_tmp_reg[31]_831[14]
    SLICE_X40Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[31].divisor_tmp_reg[32][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X40Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[31].divisor_tmp_reg[32][15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y89         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[31].divisor_tmp_reg[32][15]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_C_DRAM_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/C_addr_reg_2597_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.012     0.012    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X22Y96         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C_DRAM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y96         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C_DRAM_reg[22]/Q
                         net (fo=3, routed)           0.045     0.096    bd_0_i/hls_inst/inst/C_DRAM[22]
    SLICE_X22Y96         FDRE                                         r  bd_0_i/hls_inst/inst/C_addr_reg_2597_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y96         FDRE                                         r  bd_0_i/hls_inst/inst/C_addr_reg_2597_reg[20]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y96         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/C_addr_reg_2597_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[11].divisor_tmp_reg[12][19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[12].divisor_tmp_reg[13][19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.039ns (44.478%)  route 0.049ns (55.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X25Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[11].divisor_tmp_reg[12][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[11].divisor_tmp_reg[12][19]/Q
                         net (fo=2, routed)           0.049     0.100    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[11].divisor_tmp_reg[12]_61[18]
    SLICE_X25Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[12].divisor_tmp_reg[13][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X25Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[12].divisor_tmp_reg[13][19]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y113        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[12].divisor_tmp_reg[13][19]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[11].divisor_tmp_reg[12][1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[12].divisor_tmp_reg[13][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.039ns (44.478%)  route 0.049ns (55.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X22Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[11].divisor_tmp_reg[12][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y150        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[11].divisor_tmp_reg[12][1]/Q
                         net (fo=2, routed)           0.049     0.100    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[11].divisor_tmp_reg[12]_281[0]
    SLICE_X22Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[12].divisor_tmp_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X22Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[12].divisor_tmp_reg[13][1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y150        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[12].divisor_tmp_reg[13][1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[30].divisor_tmp_reg[31][15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[31].divisor_tmp_reg[32][15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.039ns (44.478%)  route 0.049ns (55.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X22Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[30].divisor_tmp_reg[31][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[30].divisor_tmp_reg[31][15]/Q
                         net (fo=2, routed)           0.049     0.100    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[30].divisor_tmp_reg[31]_611[14]
    SLICE_X22Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[31].divisor_tmp_reg[32][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X22Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[31].divisor_tmp_reg[32][15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y44         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[31].divisor_tmp_reg[32][15]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/tmp_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.039ns (43.088%)  route 0.052ns (56.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.013     0.013    bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/ap_clk
    SLICE_X17Y98         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/tmp_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y98         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/tmp_addr_reg[24]/Q
                         net (fo=2, routed)           0.052     0.104    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p2_reg[81]_0[22]
    SLICE_X17Y98         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_clk
    SLICE_X17Y98         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p2_reg[24]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y98         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p2_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y48   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y48   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y70   bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y70   bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X1Y52   bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X1Y52   bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y13   bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y28   bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y12   bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y29   bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y107  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y107  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y94   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y94   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y94   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y94   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y94   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y94   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y94   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y94   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y107  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y107  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y94   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y94   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y94   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y94   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y94   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y94   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y94   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y94   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           214 Endpoints
Min Delay           214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.246ns  (logic 0.246ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.081     0.081    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/ap_clk
    RAMB18_X2Y70         RAMB18E2                                     r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y70         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[0])
                                                      0.246     0.327 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/DOUTBDOUT[0]
                         net (fo=0)                   0.000     0.327    m_axi_C_wdata[16]
                                                                      r  m_axi_C_wdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.246ns  (logic 0.246ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.081     0.081    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/ap_clk
    RAMB18_X2Y70         RAMB18E2                                     r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y70         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[1])
                                                      0.246     0.327 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/DOUTBDOUT[1]
                         net (fo=0)                   0.000     0.327    m_axi_C_wdata[17]
                                                                      r  m_axi_C_wdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.246ns  (logic 0.246ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.081     0.081    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/ap_clk
    RAMB18_X2Y70         RAMB18E2                                     r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y70         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[2])
                                                      0.246     0.327 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/DOUTBDOUT[2]
                         net (fo=0)                   0.000     0.327    m_axi_C_wdata[18]
                                                                      r  m_axi_C_wdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.246ns  (logic 0.246ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.081     0.081    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/ap_clk
    RAMB18_X2Y70         RAMB18E2                                     r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y70         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[8])
                                                      0.246     0.327 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/DOUTBDOUT[8]
                         net (fo=0)                   0.000     0.327    m_axi_C_wdata[24]
                                                                      r  m_axi_C_wdata[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.246ns  (logic 0.246ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.081     0.081    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/ap_clk
    RAMB18_X2Y70         RAMB18E2                                     r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y70         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[9])
                                                      0.246     0.327 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/DOUTBDOUT[9]
                         net (fo=0)                   0.000     0.327    m_axi_C_wdata[25]
                                                                      r  m_axi_C_wdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.245ns  (logic 0.245ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.081     0.081    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/ap_clk
    RAMB18_X2Y70         RAMB18E2                                     r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y70         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[10])
                                                      0.245     0.326 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/DOUTBDOUT[10]
                         net (fo=0)                   0.000     0.326    m_axi_C_wdata[26]
                                                                      r  m_axi_C_wdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.245ns  (logic 0.245ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.081     0.081    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/ap_clk
    RAMB18_X2Y70         RAMB18E2                                     r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y70         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[11])
                                                      0.245     0.326 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/DOUTBDOUT[11]
                         net (fo=0)                   0.000     0.326    m_axi_C_wdata[27]
                                                                      r  m_axi_C_wdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.244ns  (logic 0.244ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.081     0.081    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/ap_clk
    RAMB18_X2Y70         RAMB18E2                                     r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y70         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[3])
                                                      0.244     0.325 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/DOUTBDOUT[3]
                         net (fo=0)                   0.000     0.325    m_axi_C_wdata[19]
                                                                      r  m_axi_C_wdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wstrb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.244ns  (logic 0.244ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.081     0.081    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/ap_clk
    RAMB18_X2Y70         RAMB18E2                                     r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y70         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTPBDOUTP[0])
                                                      0.244     0.325 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/DOUTPBDOUTP[0]
                         net (fo=0)                   0.000     0.325    m_axi_C_wstrb[2]
                                                                      r  m_axi_C_wstrb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.243ns  (logic 0.243ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.081     0.081    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/ap_clk
    RAMB18_X2Y70         RAMB18E2                                     r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y70         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[4])
                                                      0.243     0.324 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/DOUTBDOUT[4]
                         net (fo=0)                   0.000     0.324    m_axi_C_wdata[20]
                                                                      r  m_axi_C_wdata[20] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X34Y92         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[29]/Q
                         net (fo=0)                   0.000     0.050    m_axi_C_awaddr[29]
                                                                      r  m_axi_C_awaddr[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X34Y89         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[2]/Q
                         net (fo=0)                   0.000     0.050    m_axi_C_awaddr[2]
                                                                      r  m_axi_C_awaddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X34Y91         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[5]/Q
                         net (fo=0)                   0.000     0.050    m_axi_C_awaddr[5]
                                                                      r  m_axi_C_awaddr[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X34Y89         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[10]
                                                                      r  m_axi_C_awaddr[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X31Y88         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[13]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[13]
                                                                      r  m_axi_C_awaddr[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X34Y92         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[37]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[37]
                                                                      r  m_axi_C_awaddr[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X34Y91         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[3]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[3]
                                                                      r  m_axi_C_awaddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X29Y102        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[42]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[42]
                                                                      r  m_axi_C_awaddr[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X28Y98         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[43]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[43]
                                                                      r  m_axi_C_awaddr[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X29Y102        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[46]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[46]
                                                                      r  m_axi_C_awaddr[46] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          1227 Endpoints
Min Delay          1227 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/first_sect_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.394ns  (logic 0.240ns (7.072%)  route 3.154ns (92.928%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X14Y102        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=100, routed)         0.974     1.090    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X14Y93         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     1.129 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2/O
                         net (fo=62, routed)          0.940     2.070    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X16Y104        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     2.155 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1/O
                         net (fo=104, routed)         1.239     3.394    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/next_req
    SLICE_X11Y93         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/first_sect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.025     0.025    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X11Y93         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/first_sect_reg/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.230ns  (logic 0.240ns (7.430%)  route 2.990ns (92.570%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X14Y102        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=100, routed)         0.974     1.090    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X14Y93         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     1.129 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2/O
                         net (fo=62, routed)          0.940     2.070    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X16Y104        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     2.155 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1/O
                         net (fo=104, routed)         1.076     3.230    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/next_req
    SLICE_X13Y93         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X13Y93         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[18]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.230ns  (logic 0.240ns (7.430%)  route 2.990ns (92.570%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X14Y102        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=100, routed)         0.974     1.090    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X14Y93         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     1.129 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2/O
                         net (fo=62, routed)          0.940     2.070    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X16Y104        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     2.155 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1/O
                         net (fo=104, routed)         1.076     3.230    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/next_req
    SLICE_X13Y93         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X13Y93         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[19]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.230ns  (logic 0.240ns (7.430%)  route 2.990ns (92.570%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X14Y102        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=100, routed)         0.974     1.090    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X14Y93         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     1.129 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2/O
                         net (fo=62, routed)          0.940     2.070    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X16Y104        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     2.155 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1/O
                         net (fo=104, routed)         1.076     3.230    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/next_req
    SLICE_X13Y93         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X13Y93         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[22]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.230ns  (logic 0.240ns (7.430%)  route 2.990ns (92.570%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X14Y102        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=100, routed)         0.974     1.090    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X14Y93         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     1.129 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2/O
                         net (fo=62, routed)          0.940     2.070    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X16Y104        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     2.155 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1/O
                         net (fo=104, routed)         1.076     3.230    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/next_req
    SLICE_X13Y93         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X13Y93         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[23]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_to_4k_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.228ns  (logic 0.240ns (7.435%)  route 2.988ns (92.565%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X14Y102        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=100, routed)         0.974     1.090    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X14Y93         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     1.129 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2/O
                         net (fo=62, routed)          0.940     2.070    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X16Y104        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     2.155 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1/O
                         net (fo=104, routed)         1.074     3.228    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/next_req
    SLICE_X15Y87         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_to_4k_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X15Y87         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_to_4k_reg[5]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_to_4k_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.228ns  (logic 0.240ns (7.435%)  route 2.988ns (92.565%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X14Y102        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=100, routed)         0.974     1.090    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X14Y93         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     1.129 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2/O
                         net (fo=62, routed)          0.940     2.070    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X16Y104        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     2.155 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1/O
                         net (fo=104, routed)         1.074     3.228    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/next_req
    SLICE_X15Y87         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_to_4k_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X15Y87         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_to_4k_reg[7]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/end_from_4k_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.192ns  (logic 0.240ns (7.518%)  route 2.952ns (92.482%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X14Y102        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=100, routed)         0.974     1.090    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X14Y93         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     1.129 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2/O
                         net (fo=62, routed)          0.940     2.070    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X16Y104        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     2.155 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1/O
                         net (fo=104, routed)         1.038     3.192    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/next_req
    SLICE_X15Y89         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/end_from_4k_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X15Y89         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/end_from_4k_reg[8]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/end_from_4k_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.192ns  (logic 0.240ns (7.518%)  route 2.952ns (92.482%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X14Y102        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=100, routed)         0.974     1.090    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X14Y93         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     1.129 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2/O
                         net (fo=62, routed)          0.940     2.070    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X16Y104        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     2.155 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1/O
                         net (fo=104, routed)         1.038     3.192    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/next_req
    SLICE_X15Y89         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/end_from_4k_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X15Y89         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/end_from_4k_reg[9]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/end_from_4k_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.185ns  (logic 0.240ns (7.535%)  route 2.945ns (92.465%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X14Y102        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=100, routed)         0.974     1.090    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X14Y93         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     1.129 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2/O
                         net (fo=62, routed)          0.940     2.070    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X16Y104        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     2.155 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1/O
                         net (fo=104, routed)         1.030     3.185    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/next_req
    SLICE_X15Y88         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/end_from_4k_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X15Y88         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/end_from_4k_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axi_A_rdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[10] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[10]
    SLICE_X19Y122        FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X19Y122        FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[13] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[13]
    SLICE_X22Y121        FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X22Y121        FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[14] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[14]
    SLICE_X22Y121        FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X22Y121        FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[16] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[16]
    SLICE_X20Y122        FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X20Y122        FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[16]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[1] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[1]
    SLICE_X22Y121        FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X22Y121        FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[1]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[25]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[25] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[25]
    SLICE_X22Y121        FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X22Y121        FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[25]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[27]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[27] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[27]
    SLICE_X13Y119        FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X13Y119        FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[27]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[28]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[28] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[28]
    SLICE_X13Y120        FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X13Y120        FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[28]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[3] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[3]
    SLICE_X13Y120        FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X13Y120        FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[3]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[9] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[9]
    SLICE_X13Y119        FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X13Y119        FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[9]/C





