/* Generated by Yosys 0.39 (git sha1 00338082b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "top.sv:368.1-426.10" *)
module lunarlander(hz100, reset, in, ss7, ss6, ss5, ss3, ss2, ss1, ss0, red, green);
  (* src = "top.sv:386.15-386.20" *)
  wire [15:0] alt_n;
  (* hdlname = "cl0 clk" *)
  (* src = "top.sv:26.30-26.33" *)
  wire \cl0.clk ;
  (* hdlname = "cl0 hzX" *)
  (* src = "top.sv:26.87-26.90" *)
  wire \cl0.hzX ;
  wire \cl0.hzX_SB_DFFER_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \cl0.hzX_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \cl0.hzX_SB_DFFER_Q_E_SB_LUT4_O_I2 ;
  (* hdlname = "cl0 lim" *)
  (* src = "top.sv:26.69-26.72" *)
  wire [7:0] \cl0.lim ;
  (* hdlname = "cl0 nextct" *)
  (* src = "top.sv:27.18-27.24" *)
  wire [7:0] \cl0.nextct ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:51.20-51.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cl0.nextct_SB_LUT4_O_1_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:51.20-51.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cl0.nextct_SB_LUT4_O_2_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:51.20-51.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cl0.nextct_SB_LUT4_O_3_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:51.20-51.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cl0.nextct_SB_LUT4_O_4_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \cl0.nextct_SB_LUT4_O_6_I2 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:51.20-51.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cl0.nextct_SB_LUT4_O_6_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:51.20-51.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire \cl0.nextct_SB_LUT4_O_7_I2 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:51.20-51.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cl0.nextct_SB_LUT4_O_I3 ;
  (* hdlname = "cl0 rst" *)
  (* src = "top.sv:26.47-26.50" *)
  wire \cl0.rst ;
  (* src = "top.sv:381.9-381.12" *)
  wire clk;
  (* hdlname = "cont bd0 bd bd0 ci" *)
  (* src = "top.sv:118.66-118.68" *)
  wire \cont.bd0.bd.bd0.ci ;
  (* hdlname = "cont bd0 bd bd0 fa_4 ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \cont.bd0.bd.bd0.fa_4.ci ;
  (* hdlname = "cont bd0 bd bd0 fa_4 fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \cont.bd0.bd.bd0.fa_4.fa0.ci ;
  (* hdlname = "cont bd0 bd bd0 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \cont.bd0.bd.bd0.fax.a ;
  (* hdlname = "cont bd0 bd bd0 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \cont.bd0.bd.bd0.fax.c1 ;
  (* hdlname = "cont bd0 bd bd0 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \cont.bd0.bd.bd0.fax.ci ;
  (* hdlname = "cont bd0 bd bd0 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \cont.bd0.bd.bd0.fax.fa0.a ;
  (* hdlname = "cont bd0 bd bd0 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \cont.bd0.bd.bd0.fax.fa0.ci ;
  (* hdlname = "cont bd0 bd bd0 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \cont.bd0.bd.bd0.fax.fa0.co ;
  (* hdlname = "cont bd0 bd bd0 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \cont.bd0.bd.bd0.fax.fa1.ci ;
  (* hdlname = "cont bd0 bd bd0 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \cont.bd0.bd.bd0.fax.fa3.a ;
  (* hdlname = "cont bd0 bd bd1 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \cont.bd0.bd.bd1.fax.a ;
  (* hdlname = "cont bd0 bd bd1 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \cont.bd0.bd.bd1.fax.c1 ;
  (* hdlname = "cont bd0 bd bd1 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \cont.bd0.bd.bd1.fax.ci ;
  (* hdlname = "cont bd0 bd bd1 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \cont.bd0.bd.bd1.fax.fa0.a ;
  (* hdlname = "cont bd0 bd bd1 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \cont.bd0.bd.bd1.fax.fa0.ci ;
  (* hdlname = "cont bd0 bd bd1 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \cont.bd0.bd.bd1.fax.fa0.co ;
  (* hdlname = "cont bd0 bd bd1 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \cont.bd0.bd.bd1.fax.fa1.ci ;
  (* hdlname = "cont bd0 bd bd1 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \cont.bd0.bd.bd1.fax.fa3.a ;
  (* hdlname = "cont bd0 bd bd2 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \cont.bd0.bd.bd2.fax.a ;
  (* hdlname = "cont bd0 bd bd2 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \cont.bd0.bd.bd2.fax.c1 ;
  (* hdlname = "cont bd0 bd bd2 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \cont.bd0.bd.bd2.fax.ci ;
  (* hdlname = "cont bd0 bd bd2 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \cont.bd0.bd.bd2.fax.fa0.a ;
  (* hdlname = "cont bd0 bd bd2 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \cont.bd0.bd.bd2.fax.fa0.ci ;
  (* hdlname = "cont bd0 bd bd2 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \cont.bd0.bd.bd2.fax.fa0.co ;
  (* hdlname = "cont bd0 bd bd2 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \cont.bd0.bd.bd2.fax.fa1.ci ;
  (* hdlname = "cont bd0 bd bd2 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \cont.bd0.bd.bd2.fax.fa3.a ;
  (* hdlname = "cont bd0 bd bd3 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \cont.bd0.bd.bd3.fax.a ;
  (* hdlname = "cont bd0 bd bd3 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \cont.bd0.bd.bd3.fax.c1 ;
  (* hdlname = "cont bd0 bd bd3 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \cont.bd0.bd.bd3.fax.ci ;
  (* hdlname = "cont bd0 bd bd3 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \cont.bd0.bd.bd3.fax.fa0.a ;
  (* hdlname = "cont bd0 bd bd3 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \cont.bd0.bd.bd3.fax.fa0.ci ;
  (* hdlname = "cont bd0 bd bd3 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \cont.bd0.bd.bd3.fax.fa0.co ;
  (* hdlname = "cont bd0 bd bd3 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \cont.bd0.bd.bd3.fax.fa1.ci ;
  (* hdlname = "cont bd0 bd bd3 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \cont.bd0.bd.bd3.fax.fa3.a ;
  (* hdlname = "cont bd0 bd ci" *)
  (* src = "top.sv:130.68-130.70" *)
  wire \cont.bd0.bd.ci ;
  (* hdlname = "cont bd0 op" *)
  (* src = "top.sv:155.71-155.73" *)
  wire \cont.bd0.op ;
  (* hdlname = "cont clk" *)
  (* src = "top.sv:242.15-242.18" *)
  wire \cont.clk ;
  (* hdlname = "cont crash" *)
  (* src = "top.sv:247.16-247.21" *)
  wire \cont.crash ;
  (* hdlname = "cont land" *)
  (* src = "top.sv:246.16-246.20" *)
  wire \cont.land ;
  (* hdlname = "cont rst" *)
  (* src = "top.sv:243.15-243.18" *)
  wire \cont.rst ;
  (* hdlname = "cont wen" *)
  (* src = "top.sv:248.16-248.19" *)
  wire \cont.wen ;
  wire \cont.wen_SB_DFFER_Q_D ;
  (* src = "top.sv:394.9-394.14" *)
  wire crash;
  (* hdlname = "disp bas4_1 a" *)
  (* src = "top.sv:155.36-155.37" *)
  wire [15:0] \disp.bas4_1.a ;
  (* hdlname = "disp bas4_1 bd a" *)
  (* src = "top.sv:130.33-130.34" *)
  wire [15:0] \disp.bas4_1.bd.a ;
  (* hdlname = "disp bas4_1 bd bd0 a" *)
  (* src = "top.sv:118.32-118.33" *)
  wire [3:0] \disp.bas4_1.bd.bd0.a ;
  (* hdlname = "disp bas4_1 bd bd0 ci" *)
  (* src = "top.sv:118.66-118.68" *)
  wire \disp.bas4_1.bd.bd0.ci ;
  (* hdlname = "disp bas4_1 bd bd0 fa_4 a" *)
  (* src = "top.sv:109.28-109.29" *)
  wire [3:0] \disp.bas4_1.bd.bd0.fa_4.a ;
  (* hdlname = "disp bas4_1 bd bd0 fa_4 ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \disp.bas4_1.bd.bd0.fa_4.ci ;
  (* hdlname = "disp bas4_1 bd bd0 fa_4 fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd0.fa_4.fa0.a ;
  (* hdlname = "disp bas4_1 bd bd0 fa_4 fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \disp.bas4_1.bd.bd0.fa_4.fa0.ci ;
  (* hdlname = "disp bas4_1 bd bd0 fa_4 fa1 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd0.fa_4.fa1.a ;
  (* hdlname = "disp bas4_1 bd bd0 fa_4 fa2 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd0.fa_4.fa2.a ;
  (* hdlname = "disp bas4_1 bd bd0 fa_4 fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd0.fa_4.fa3.a ;
  (* hdlname = "disp bas4_1 bd bd0 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \disp.bas4_1.bd.bd0.fax.a ;
  (* hdlname = "disp bas4_1 bd bd0 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \disp.bas4_1.bd.bd0.fax.c1 ;
  (* hdlname = "disp bas4_1 bd bd0 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \disp.bas4_1.bd.bd0.fax.ci ;
  (* hdlname = "disp bas4_1 bd bd0 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd0.fax.fa0.a ;
  (* hdlname = "disp bas4_1 bd bd0 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \disp.bas4_1.bd.bd0.fax.fa0.ci ;
  (* hdlname = "disp bas4_1 bd bd0 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \disp.bas4_1.bd.bd0.fax.fa0.co ;
  (* hdlname = "disp bas4_1 bd bd0 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \disp.bas4_1.bd.bd0.fax.fa1.ci ;
  (* hdlname = "disp bas4_1 bd bd0 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd0.fax.fa3.a ;
  (* hdlname = "disp bas4_1 bd bd1 a" *)
  (* src = "top.sv:118.32-118.33" *)
  wire [3:0] \disp.bas4_1.bd.bd1.a ;
  (* hdlname = "disp bas4_1 bd bd1 fa_4 a" *)
  (* src = "top.sv:109.28-109.29" *)
  wire [3:0] \disp.bas4_1.bd.bd1.fa_4.a ;
  (* hdlname = "disp bas4_1 bd bd1 fa_4 fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd1.fa_4.fa0.a ;
  (* hdlname = "disp bas4_1 bd bd1 fa_4 fa1 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd1.fa_4.fa1.a ;
  (* hdlname = "disp bas4_1 bd bd1 fa_4 fa2 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd1.fa_4.fa2.a ;
  (* hdlname = "disp bas4_1 bd bd1 fa_4 fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd1.fa_4.fa3.a ;
  (* hdlname = "disp bas4_1 bd bd1 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \disp.bas4_1.bd.bd1.fax.a ;
  (* hdlname = "disp bas4_1 bd bd1 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \disp.bas4_1.bd.bd1.fax.c1 ;
  (* hdlname = "disp bas4_1 bd bd1 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \disp.bas4_1.bd.bd1.fax.ci ;
  (* hdlname = "disp bas4_1 bd bd1 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd1.fax.fa0.a ;
  (* hdlname = "disp bas4_1 bd bd1 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \disp.bas4_1.bd.bd1.fax.fa0.ci ;
  (* hdlname = "disp bas4_1 bd bd1 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \disp.bas4_1.bd.bd1.fax.fa0.co ;
  (* hdlname = "disp bas4_1 bd bd1 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \disp.bas4_1.bd.bd1.fax.fa1.ci ;
  (* hdlname = "disp bas4_1 bd bd1 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd1.fax.fa3.a ;
  (* hdlname = "disp bas4_1 bd bd2 a" *)
  (* src = "top.sv:118.32-118.33" *)
  wire [3:0] \disp.bas4_1.bd.bd2.a ;
  (* hdlname = "disp bas4_1 bd bd2 fa_4 a" *)
  (* src = "top.sv:109.28-109.29" *)
  wire [3:0] \disp.bas4_1.bd.bd2.fa_4.a ;
  (* hdlname = "disp bas4_1 bd bd2 fa_4 fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd2.fa_4.fa0.a ;
  (* hdlname = "disp bas4_1 bd bd2 fa_4 fa1 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd2.fa_4.fa1.a ;
  (* hdlname = "disp bas4_1 bd bd2 fa_4 fa2 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd2.fa_4.fa2.a ;
  (* hdlname = "disp bas4_1 bd bd2 fa_4 fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd2.fa_4.fa3.a ;
  (* hdlname = "disp bas4_1 bd bd2 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \disp.bas4_1.bd.bd2.fax.a ;
  (* hdlname = "disp bas4_1 bd bd2 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \disp.bas4_1.bd.bd2.fax.c1 ;
  (* hdlname = "disp bas4_1 bd bd2 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \disp.bas4_1.bd.bd2.fax.ci ;
  (* hdlname = "disp bas4_1 bd bd2 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd2.fax.fa0.a ;
  (* hdlname = "disp bas4_1 bd bd2 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \disp.bas4_1.bd.bd2.fax.fa0.ci ;
  (* hdlname = "disp bas4_1 bd bd2 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \disp.bas4_1.bd.bd2.fax.fa0.co ;
  (* hdlname = "disp bas4_1 bd bd2 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \disp.bas4_1.bd.bd2.fax.fa1.ci ;
  (* hdlname = "disp bas4_1 bd bd2 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd2.fax.fa3.a ;
  (* hdlname = "disp bas4_1 bd bd3 a" *)
  (* src = "top.sv:118.32-118.33" *)
  wire [3:0] \disp.bas4_1.bd.bd3.a ;
  (* hdlname = "disp bas4_1 bd bd3 fa_4 a" *)
  (* src = "top.sv:109.28-109.29" *)
  wire [3:0] \disp.bas4_1.bd.bd3.fa_4.a ;
  (* hdlname = "disp bas4_1 bd bd3 fa_4 fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd3.fa_4.fa0.a ;
  (* hdlname = "disp bas4_1 bd bd3 fa_4 fa1 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd3.fa_4.fa1.a ;
  (* hdlname = "disp bas4_1 bd bd3 fa_4 fa2 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd3.fa_4.fa2.a ;
  (* hdlname = "disp bas4_1 bd bd3 fa_4 fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd3.fa_4.fa3.a ;
  (* hdlname = "disp bas4_1 bd bd3 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \disp.bas4_1.bd.bd3.fax.a ;
  (* hdlname = "disp bas4_1 bd bd3 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \disp.bas4_1.bd.bd3.fax.c1 ;
  (* hdlname = "disp bas4_1 bd bd3 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \disp.bas4_1.bd.bd3.fax.ci ;
  (* hdlname = "disp bas4_1 bd bd3 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd3.fax.fa0.a ;
  (* hdlname = "disp bas4_1 bd bd3 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \disp.bas4_1.bd.bd3.fax.fa0.ci ;
  (* hdlname = "disp bas4_1 bd bd3 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \disp.bas4_1.bd.bd3.fax.fa0.co ;
  (* hdlname = "disp bas4_1 bd bd3 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \disp.bas4_1.bd.bd3.fax.fa1.ci ;
  (* hdlname = "disp bas4_1 bd bd3 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \disp.bas4_1.bd.bd3.fax.fa3.a ;
  (* hdlname = "disp bas4_1 bd ci" *)
  (* src = "top.sv:130.68-130.70" *)
  wire \disp.bas4_1.bd.ci ;
  (* hdlname = "disp bas4_1 op" *)
  (* src = "top.sv:155.71-155.73" *)
  wire \disp.bas4_1.op ;
  (* hdlname = "disp clk" *)
  (* src = "top.sv:294.15-294.18" *)
  wire \disp.clk ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \disp.clk_SB_DFFR_C_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O ;
  (* hdlname = "disp crash" *)
  (* src = "top.sv:297.15-297.20" *)
  wire \disp.crash ;
  (* onehot = 32'd1 *)
  (* unused_bits = "1 2 3" *)
  wire [3:0] \disp.disp_value ;
  (* hdlname = "disp dummy" *)
  (* src = "top.sv:321.14-321.19" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [7:0] \disp.dummy ;
  (* hdlname = "disp green" *)
  (* src = "top.sv:311.16-311.21" *)
  wire \disp.green ;
  (* hdlname = "disp land" *)
  (* src = "top.sv:296.15-296.19" *)
  wire \disp.land ;
  (* hdlname = "disp red" *)
  (* src = "top.sv:310.16-310.19" *)
  wire \disp.red ;
  (* hdlname = "disp rst" *)
  (* src = "top.sv:295.15-295.18" *)
  wire \disp.rst ;
  (* hdlname = "disp s0 SEG7[0]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s0.SEG7[0] ;
  (* hdlname = "disp s0 SEG7[10]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s0.SEG7[10] ;
  (* hdlname = "disp s0 SEG7[11]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s0.SEG7[11] ;
  (* hdlname = "disp s0 SEG7[12]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s0.SEG7[12] ;
  (* hdlname = "disp s0 SEG7[13]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s0.SEG7[13] ;
  (* hdlname = "disp s0 SEG7[14]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s0.SEG7[14] ;
  (* hdlname = "disp s0 SEG7[15]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s0.SEG7[15] ;
  (* hdlname = "disp s0 SEG7[1]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s0.SEG7[1] ;
  (* hdlname = "disp s0 SEG7[2]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s0.SEG7[2] ;
  (* hdlname = "disp s0 SEG7[3]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s0.SEG7[3] ;
  (* hdlname = "disp s0 SEG7[4]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s0.SEG7[4] ;
  (* hdlname = "disp s0 SEG7[5]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s0.SEG7[5] ;
  (* hdlname = "disp s0 SEG7[6]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s0.SEG7[6] ;
  (* hdlname = "disp s0 SEG7[7]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s0.SEG7[7] ;
  (* hdlname = "disp s0 SEG7[8]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s0.SEG7[8] ;
  (* hdlname = "disp s0 SEG7[9]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s0.SEG7[9] ;
  (* hdlname = "disp s0 enable" *)
  (* src = "top.sv:78.15-78.21" *)
  wire \disp.s0.enable ;
  (* hdlname = "disp s0 out" *)
  (* src = "top.sv:79.22-79.25" *)
  wire [6:0] \disp.s0.out ;
  (* hdlname = "disp s1 SEG7[0]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s1.SEG7[0] ;
  (* hdlname = "disp s1 SEG7[10]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s1.SEG7[10] ;
  (* hdlname = "disp s1 SEG7[11]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s1.SEG7[11] ;
  (* hdlname = "disp s1 SEG7[12]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s1.SEG7[12] ;
  (* hdlname = "disp s1 SEG7[13]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s1.SEG7[13] ;
  (* hdlname = "disp s1 SEG7[14]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s1.SEG7[14] ;
  (* hdlname = "disp s1 SEG7[15]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s1.SEG7[15] ;
  (* hdlname = "disp s1 SEG7[1]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s1.SEG7[1] ;
  (* hdlname = "disp s1 SEG7[2]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s1.SEG7[2] ;
  (* hdlname = "disp s1 SEG7[3]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s1.SEG7[3] ;
  (* hdlname = "disp s1 SEG7[4]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s1.SEG7[4] ;
  (* hdlname = "disp s1 SEG7[5]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s1.SEG7[5] ;
  (* hdlname = "disp s1 SEG7[6]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s1.SEG7[6] ;
  (* hdlname = "disp s1 SEG7[7]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s1.SEG7[7] ;
  (* hdlname = "disp s1 SEG7[8]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s1.SEG7[8] ;
  (* hdlname = "disp s1 SEG7[9]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s1.SEG7[9] ;
  (* hdlname = "disp s1 out" *)
  (* src = "top.sv:79.22-79.25" *)
  wire [6:0] \disp.s1.out ;
  (* hdlname = "disp s2 SEG7[0]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s2.SEG7[0] ;
  (* hdlname = "disp s2 SEG7[10]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s2.SEG7[10] ;
  (* hdlname = "disp s2 SEG7[11]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s2.SEG7[11] ;
  (* hdlname = "disp s2 SEG7[12]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s2.SEG7[12] ;
  (* hdlname = "disp s2 SEG7[13]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s2.SEG7[13] ;
  (* hdlname = "disp s2 SEG7[14]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s2.SEG7[14] ;
  (* hdlname = "disp s2 SEG7[15]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s2.SEG7[15] ;
  (* hdlname = "disp s2 SEG7[1]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s2.SEG7[1] ;
  (* hdlname = "disp s2 SEG7[2]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s2.SEG7[2] ;
  (* hdlname = "disp s2 SEG7[3]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s2.SEG7[3] ;
  (* hdlname = "disp s2 SEG7[4]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s2.SEG7[4] ;
  (* hdlname = "disp s2 SEG7[5]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s2.SEG7[5] ;
  (* hdlname = "disp s2 SEG7[6]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s2.SEG7[6] ;
  (* hdlname = "disp s2 SEG7[7]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s2.SEG7[7] ;
  (* hdlname = "disp s2 SEG7[8]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s2.SEG7[8] ;
  (* hdlname = "disp s2 SEG7[9]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s2.SEG7[9] ;
  (* hdlname = "disp s2 out" *)
  (* src = "top.sv:79.22-79.25" *)
  wire [6:0] \disp.s2.out ;
  (* hdlname = "disp s3 SEG7[0]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s3.SEG7[0] ;
  (* hdlname = "disp s3 SEG7[10]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s3.SEG7[10] ;
  (* hdlname = "disp s3 SEG7[11]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s3.SEG7[11] ;
  (* hdlname = "disp s3 SEG7[12]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s3.SEG7[12] ;
  (* hdlname = "disp s3 SEG7[13]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s3.SEG7[13] ;
  (* hdlname = "disp s3 SEG7[14]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s3.SEG7[14] ;
  (* hdlname = "disp s3 SEG7[15]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s3.SEG7[15] ;
  (* hdlname = "disp s3 SEG7[1]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s3.SEG7[1] ;
  (* hdlname = "disp s3 SEG7[2]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s3.SEG7[2] ;
  (* hdlname = "disp s3 SEG7[3]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s3.SEG7[3] ;
  (* hdlname = "disp s3 SEG7[4]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s3.SEG7[4] ;
  (* hdlname = "disp s3 SEG7[5]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s3.SEG7[5] ;
  (* hdlname = "disp s3 SEG7[6]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s3.SEG7[6] ;
  (* hdlname = "disp s3 SEG7[7]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s3.SEG7[7] ;
  (* hdlname = "disp s3 SEG7[8]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s3.SEG7[8] ;
  (* hdlname = "disp s3 SEG7[9]" *)
  (* src = "top.sv:82.15-82.19" *)
  wire [6:0] \disp.s3.SEG7[9] ;
  (* hdlname = "disp s3 out" *)
  (* src = "top.sv:79.22-79.25" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [6:0] \disp.s3.out ;
  (* hdlname = "disp ss0" *)
  (* src = "top.sv:309.22-309.25" *)
  wire [7:0] \disp.ss0 ;
  (* hdlname = "disp ss1" *)
  (* src = "top.sv:308.22-308.25" *)
  wire [7:0] \disp.ss1 ;
  (* hdlname = "disp ss2" *)
  (* src = "top.sv:307.22-307.25" *)
  wire [7:0] \disp.ss2 ;
  (* hdlname = "disp ss3" *)
  (* src = "top.sv:306.22-306.25" *)
  wire [7:0] \disp.ss3 ;
  (* hdlname = "disp ss5" *)
  (* src = "top.sv:305.22-305.25" *)
  wire [7:0] \disp.ss5 ;
  (* hdlname = "disp ss6" *)
  (* src = "top.sv:304.22-304.25" *)
  wire [7:0] \disp.ss6 ;
  (* hdlname = "disp ss7" *)
  (* src = "top.sv:303.22-303.25" *)
  wire [7:0] \disp.ss7 ;
  (* hdlname = "disp thrust" *)
  (* src = "top.sv:302.20-302.26" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \disp.thrust ;
  (* src = "top.sv:388.15-388.21" *)
  wire [15:0] fuel_n;
  (* src = "top.sv:379.21-379.26" *)
  output green;
  wire green;
  wire green_SB_DFFER_Q_D;
  (* src = "top.sv:375.15-375.20" *)
  input hz100;
  wire hz100;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] hz100_SB_DFFR_C_Q;
  (* src = "top.sv:376.22-376.24" *)
  input [19:0] in;
  wire [19:0] in;
  (* src = "top.sv:383.9-383.16" *)
  wire key_clk;
  (* src = "top.sv:382.14-382.21" *)
  (* unused_bits = "4" *)
  wire [4:0] key_out;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] key_out_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] key_out_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] key_out_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] key_out_SB_LUT4_O_3_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] key_out_SB_LUT4_O_I2;
  (* hdlname = "key_sync clk" *)
  (* src = "top.sv:57.28-57.31" *)
  wire \key_sync.clk ;
  (* hdlname = "key_sync delay" *)
  (* src = "top.sv:64.15-64.20" *)
  wire [1:0] \key_sync.delay ;
  wire \key_sync.delay_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \key_sync.delay_SB_DFFR_Q_D_SB_LUT4_O_I1 ;
  (* hdlname = "key_sync keyclk" *)
  (* src = "top.sv:57.114-57.120" *)
  wire \key_sync.keyclk ;
  (* hdlname = "key_sync keyin" *)
  (* src = "top.sv:57.68-57.73" *)
  wire [19:0] \key_sync.keyin ;
  (* hdlname = "key_sync keyout" *)
  (* src = "top.sv:57.93-57.99" *)
  (* unused_bits = "4" *)
  wire [4:0] \key_sync.keyout ;
  (* hdlname = "key_sync rst" *)
  (* src = "top.sv:57.45-57.48" *)
  wire \key_sync.rst ;
  (* src = "top.sv:393.9-393.13" *)
  wire land;
  (* hdlname = "mem alt_n" *)
  (* src = "top.sv:183.21-183.26" *)
  wire [15:0] \mem.alt_n ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.alt_n_SB_LUT4_O_10_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_12_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_8_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_9_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_I2 ;
  (* hdlname = "mem clk" *)
  (* src = "top.sv:180.16-180.19" *)
  wire \mem.clk ;
  (* hdlname = "mem fuel_n" *)
  (* src = "top.sv:185.21-185.27" *)
  wire [15:0] \mem.fuel_n ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_10_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_11_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_12_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_13_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_4_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_5_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_5_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_5_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_6_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_7_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_8_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_9_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 ;
  (* hdlname = "mem rst" *)
  (* src = "top.sv:181.16-181.19" *)
  wire \mem.rst ;
  (* hdlname = "mem thrust" *)
  (* src = "top.sv:190.22-190.28" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \mem.thrust ;
  (* hdlname = "mem thrust_n" *)
  (* src = "top.sv:186.21-186.29" *)
  wire [15:0] \mem.thrust_n ;
  (* hdlname = "mem vel_n" *)
  (* src = "top.sv:184.21-184.26" *)
  wire [15:0] \mem.vel_n ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_10_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_11_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_12_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_13_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_14_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_15_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_4_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_5_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_6_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_7_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_8_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_8_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_9_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* hdlname = "mem wen" *)
  (* src = "top.sv:182.16-182.19" *)
  wire \mem.wen ;
  (* src = "top.sv:379.16-379.19" *)
  output red;
  wire red;
  wire red_SB_DFFER_Q_D;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I1;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* defaultvalue = 1'h1 *)
  (* src = "top.sv:254.3-264.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire red_SB_DFFER_Q_E;
  (* src = "top.sv:375.22-375.27" *)
  input reset;
  wire reset;
  (* src = "top.sv:378.37-378.40" *)
  output [7:0] ss0;
  wire [7:0] ss0;
  (* src = "top.sv:378.32-378.35" *)
  output [7:0] ss1;
  wire [7:0] ss1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_4_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_5_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_6_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_6_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss1_SB_LUT4_O_I2;
  (* src = "top.sv:378.27-378.30" *)
  output [7:0] ss2;
  wire [7:0] ss2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss2_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss2_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss2_SB_LUT4_O_4_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss2_SB_LUT4_O_5_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss2_SB_LUT4_O_6_I2;
  (* src = "top.sv:378.22-378.25" *)
  output [7:0] ss3;
  wire [7:0] ss3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_3_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_4_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_5_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_6_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_I3;
  (* src = "top.sv:377.32-377.35" *)
  output [7:0] ss5;
  wire [7:0] ss5;
  wire [3:1] ss5_SB_DFFR_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss5_SB_DFFR_Q_D_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss5_SB_DFFR_Q_D_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss5_SB_DFFR_Q_D_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss5_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss5_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss5_SB_LUT4_O_I2;
  (* src = "top.sv:377.27-377.30" *)
  output [7:0] ss6;
  wire [7:0] ss6;
  (* src = "top.sv:377.22-377.25" *)
  output [7:0] ss7;
  wire [7:0] ss7;
  (* src = "top.sv:392.15-392.21" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] thrust;
  wire [3:0] thrust_n;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] thrust_n_SB_DFFER_D_Q;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] thrust_n_SB_DFFES_D_1_Q;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] thrust_n_SB_DFFES_D_Q;
  (* hdlname = "u0 alt_n" *)
  (* src = "top.sv:212.22-212.27" *)
  wire [15:0] \u0.alt_n ;
  (* hdlname = "u0 bd0 bd bd0 ci" *)
  (* src = "top.sv:118.66-118.68" *)
  wire \u0.bd0.bd.bd0.ci ;
  (* hdlname = "u0 bd0 bd bd0 fa_4 ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \u0.bd0.bd.bd0.fa_4.ci ;
  (* hdlname = "u0 bd0 bd bd0 fa_4 fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd0.bd.bd0.fa_4.fa0.ci ;
  (* hdlname = "u0 bd0 bd bd0 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.bd0.bd.bd0.fax.a ;
  (* hdlname = "u0 bd0 bd bd0 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \u0.bd0.bd.bd0.fax.c1 ;
  (* hdlname = "u0 bd0 bd bd0 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \u0.bd0.bd.bd0.fax.ci ;
  (* hdlname = "u0 bd0 bd bd0 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd0.bd.bd0.fax.fa0.a ;
  (* hdlname = "u0 bd0 bd bd0 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd0.bd.bd0.fax.fa0.ci ;
  (* hdlname = "u0 bd0 bd bd0 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \u0.bd0.bd.bd0.fax.fa0.co ;
  (* hdlname = "u0 bd0 bd bd0 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd0.bd.bd0.fax.fa1.ci ;
  (* hdlname = "u0 bd0 bd bd0 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd0.bd.bd0.fax.fa3.a ;
  (* hdlname = "u0 bd0 bd bd1 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.bd0.bd.bd1.fax.a ;
  (* hdlname = "u0 bd0 bd bd1 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \u0.bd0.bd.bd1.fax.c1 ;
  (* hdlname = "u0 bd0 bd bd1 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \u0.bd0.bd.bd1.fax.ci ;
  (* hdlname = "u0 bd0 bd bd1 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd0.bd.bd1.fax.fa0.a ;
  (* hdlname = "u0 bd0 bd bd1 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd0.bd.bd1.fax.fa0.ci ;
  (* hdlname = "u0 bd0 bd bd1 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \u0.bd0.bd.bd1.fax.fa0.co ;
  (* hdlname = "u0 bd0 bd bd1 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd0.bd.bd1.fax.fa1.ci ;
  (* hdlname = "u0 bd0 bd bd1 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd0.bd.bd1.fax.fa3.a ;
  (* hdlname = "u0 bd0 bd bd2 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.bd0.bd.bd2.fax.a ;
  (* hdlname = "u0 bd0 bd bd2 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \u0.bd0.bd.bd2.fax.c1 ;
  (* hdlname = "u0 bd0 bd bd2 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \u0.bd0.bd.bd2.fax.ci ;
  (* hdlname = "u0 bd0 bd bd2 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd0.bd.bd2.fax.fa0.a ;
  (* hdlname = "u0 bd0 bd bd2 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd0.bd.bd2.fax.fa0.ci ;
  (* hdlname = "u0 bd0 bd bd2 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \u0.bd0.bd.bd2.fax.fa0.co ;
  (* hdlname = "u0 bd0 bd bd2 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd0.bd.bd2.fax.fa1.ci ;
  (* hdlname = "u0 bd0 bd bd2 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd0.bd.bd2.fax.fa3.a ;
  (* hdlname = "u0 bd0 bd bd3 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.bd0.bd.bd3.fax.a ;
  (* hdlname = "u0 bd0 bd bd3 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \u0.bd0.bd.bd3.fax.c1 ;
  (* hdlname = "u0 bd0 bd bd3 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \u0.bd0.bd.bd3.fax.ci ;
  (* hdlname = "u0 bd0 bd bd3 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd0.bd.bd3.fax.fa0.a ;
  (* hdlname = "u0 bd0 bd bd3 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd0.bd.bd3.fax.fa0.ci ;
  (* hdlname = "u0 bd0 bd bd3 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \u0.bd0.bd.bd3.fax.fa0.co ;
  (* hdlname = "u0 bd0 bd bd3 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd0.bd.bd3.fax.fa1.ci ;
  (* hdlname = "u0 bd0 bd bd3 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd0.bd.bd3.fax.fa3.a ;
  (* hdlname = "u0 bd0 bd ci" *)
  (* src = "top.sv:130.68-130.70" *)
  wire \u0.bd0.bd.ci ;
  (* hdlname = "u0 bd0 op" *)
  (* src = "top.sv:155.71-155.73" *)
  wire \u0.bd0.op ;
  (* hdlname = "u0 bd1 b" *)
  (* src = "top.sv:155.56-155.57" *)
  wire [15:0] \u0.bd1.b ;
  (* hdlname = "u0 bd1 bc0 in" *)
  (* src = "top.sv:138.34-138.36" *)
  wire [3:0] \u0.bd1.bc0.in ;
  (* hdlname = "u0 bd1 bc0 out" *)
  (* src = "top.sv:138.55-138.58" *)
  wire [3:0] \u0.bd1.bc0.out ;
  (* hdlname = "u0 bd1 bc1 in" *)
  (* src = "top.sv:138.34-138.36" *)
  wire [3:0] \u0.bd1.bc1.in ;
  (* hdlname = "u0 bd1 bc1 out" *)
  (* src = "top.sv:138.55-138.58" *)
  wire [3:0] \u0.bd1.bc1.out ;
  (* hdlname = "u0 bd1 bc2 in" *)
  (* src = "top.sv:138.34-138.36" *)
  wire [3:0] \u0.bd1.bc2.in ;
  (* hdlname = "u0 bd1 bc2 out" *)
  (* src = "top.sv:138.55-138.58" *)
  wire [3:0] \u0.bd1.bc2.out ;
  (* hdlname = "u0 bd1 bc3 in" *)
  (* src = "top.sv:138.34-138.36" *)
  wire [3:0] \u0.bd1.bc3.in ;
  (* hdlname = "u0 bd1 bc3 out" *)
  (* src = "top.sv:138.55-138.58" *)
  wire [3:0] \u0.bd1.bc3.out ;
  (* hdlname = "u0 bd1 bd b" *)
  (* src = "top.sv:130.53-130.54" *)
  wire [15:0] \u0.bd1.bd.b ;
  (* hdlname = "u0 bd1 bd bd0 b" *)
  (* src = "top.sv:118.51-118.52" *)
  wire [3:0] \u0.bd1.bd.bd0.b ;
  (* hdlname = "u0 bd1 bd bd0 ci" *)
  (* src = "top.sv:118.66-118.68" *)
  wire \u0.bd1.bd.bd0.ci ;
  (* hdlname = "u0 bd1 bd bd0 fa_4 b" *)
  (* src = "top.sv:109.47-109.48" *)
  wire [3:0] \u0.bd1.bd.bd0.fa_4.b ;
  (* hdlname = "u0 bd1 bd bd0 fa_4 ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \u0.bd1.bd.bd0.fa_4.ci ;
  (* hdlname = "u0 bd1 bd bd0 fa_4 fa0 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd1.bd.bd0.fa_4.fa0.b ;
  (* hdlname = "u0 bd1 bd bd0 fa_4 fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd1.bd.bd0.fa_4.fa0.ci ;
  (* hdlname = "u0 bd1 bd bd0 fa_4 fa1 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd1.bd.bd0.fa_4.fa1.b ;
  (* hdlname = "u0 bd1 bd bd0 fa_4 fa2 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd1.bd.bd0.fa_4.fa2.b ;
  (* hdlname = "u0 bd1 bd bd0 fa_4 fa3 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd1.bd.bd0.fa_4.fa3.b ;
  (* hdlname = "u0 bd1 bd bd0 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.bd1.bd.bd0.fax.a ;
  (* hdlname = "u0 bd1 bd bd0 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \u0.bd1.bd.bd0.fax.c1 ;
  (* hdlname = "u0 bd1 bd bd0 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \u0.bd1.bd.bd0.fax.ci ;
  (* hdlname = "u0 bd1 bd bd0 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd1.bd.bd0.fax.fa0.a ;
  (* hdlname = "u0 bd1 bd bd0 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd1.bd.bd0.fax.fa0.ci ;
  (* hdlname = "u0 bd1 bd bd0 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \u0.bd1.bd.bd0.fax.fa0.co ;
  (* hdlname = "u0 bd1 bd bd0 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd1.bd.bd0.fax.fa1.ci ;
  (* hdlname = "u0 bd1 bd bd0 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd1.bd.bd0.fax.fa3.a ;
  (* hdlname = "u0 bd1 bd bd1 b" *)
  (* src = "top.sv:118.51-118.52" *)
  wire [3:0] \u0.bd1.bd.bd1.b ;
  (* hdlname = "u0 bd1 bd bd1 fa_4 b" *)
  (* src = "top.sv:109.47-109.48" *)
  wire [3:0] \u0.bd1.bd.bd1.fa_4.b ;
  (* hdlname = "u0 bd1 bd bd1 fa_4 fa0 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd1.bd.bd1.fa_4.fa0.b ;
  (* hdlname = "u0 bd1 bd bd1 fa_4 fa1 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd1.bd.bd1.fa_4.fa1.b ;
  (* hdlname = "u0 bd1 bd bd1 fa_4 fa2 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd1.bd.bd1.fa_4.fa2.b ;
  (* hdlname = "u0 bd1 bd bd1 fa_4 fa3 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd1.bd.bd1.fa_4.fa3.b ;
  (* hdlname = "u0 bd1 bd bd1 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.bd1.bd.bd1.fax.a ;
  (* hdlname = "u0 bd1 bd bd1 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \u0.bd1.bd.bd1.fax.c1 ;
  (* hdlname = "u0 bd1 bd bd1 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \u0.bd1.bd.bd1.fax.ci ;
  (* hdlname = "u0 bd1 bd bd1 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd1.bd.bd1.fax.fa0.a ;
  (* hdlname = "u0 bd1 bd bd1 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd1.bd.bd1.fax.fa0.ci ;
  (* hdlname = "u0 bd1 bd bd1 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \u0.bd1.bd.bd1.fax.fa0.co ;
  (* hdlname = "u0 bd1 bd bd1 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd1.bd.bd1.fax.fa1.ci ;
  (* hdlname = "u0 bd1 bd bd1 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd1.bd.bd1.fax.fa3.a ;
  (* hdlname = "u0 bd1 bd bd2 b" *)
  (* src = "top.sv:118.51-118.52" *)
  wire [3:0] \u0.bd1.bd.bd2.b ;
  (* hdlname = "u0 bd1 bd bd2 fa_4 b" *)
  (* src = "top.sv:109.47-109.48" *)
  wire [3:0] \u0.bd1.bd.bd2.fa_4.b ;
  (* hdlname = "u0 bd1 bd bd2 fa_4 fa0 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd1.bd.bd2.fa_4.fa0.b ;
  (* hdlname = "u0 bd1 bd bd2 fa_4 fa1 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd1.bd.bd2.fa_4.fa1.b ;
  (* hdlname = "u0 bd1 bd bd2 fa_4 fa2 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd1.bd.bd2.fa_4.fa2.b ;
  (* hdlname = "u0 bd1 bd bd2 fa_4 fa3 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd1.bd.bd2.fa_4.fa3.b ;
  (* hdlname = "u0 bd1 bd bd2 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.bd1.bd.bd2.fax.a ;
  (* hdlname = "u0 bd1 bd bd2 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \u0.bd1.bd.bd2.fax.c1 ;
  (* hdlname = "u0 bd1 bd bd2 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \u0.bd1.bd.bd2.fax.ci ;
  (* hdlname = "u0 bd1 bd bd2 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd1.bd.bd2.fax.fa0.a ;
  (* hdlname = "u0 bd1 bd bd2 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd1.bd.bd2.fax.fa0.ci ;
  (* hdlname = "u0 bd1 bd bd2 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \u0.bd1.bd.bd2.fax.fa0.co ;
  (* hdlname = "u0 bd1 bd bd2 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd1.bd.bd2.fax.fa1.ci ;
  (* hdlname = "u0 bd1 bd bd2 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd1.bd.bd2.fax.fa3.a ;
  (* hdlname = "u0 bd1 bd bd3 b" *)
  (* src = "top.sv:118.51-118.52" *)
  wire [3:0] \u0.bd1.bd.bd3.b ;
  (* hdlname = "u0 bd1 bd bd3 fa_4 b" *)
  (* src = "top.sv:109.47-109.48" *)
  wire [3:0] \u0.bd1.bd.bd3.fa_4.b ;
  (* hdlname = "u0 bd1 bd bd3 fa_4 fa0 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd1.bd.bd3.fa_4.fa0.b ;
  (* hdlname = "u0 bd1 bd bd3 fa_4 fa1 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd1.bd.bd3.fa_4.fa1.b ;
  (* hdlname = "u0 bd1 bd bd3 fa_4 fa2 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd1.bd.bd3.fa_4.fa2.b ;
  (* hdlname = "u0 bd1 bd bd3 fa_4 fa3 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd1.bd.bd3.fa_4.fa3.b ;
  (* hdlname = "u0 bd1 bd bd3 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.bd1.bd.bd3.fax.a ;
  (* hdlname = "u0 bd1 bd bd3 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \u0.bd1.bd.bd3.fax.c1 ;
  (* hdlname = "u0 bd1 bd bd3 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \u0.bd1.bd.bd3.fax.ci ;
  (* hdlname = "u0 bd1 bd bd3 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd1.bd.bd3.fax.fa0.a ;
  (* hdlname = "u0 bd1 bd bd3 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd1.bd.bd3.fax.fa0.ci ;
  (* hdlname = "u0 bd1 bd bd3 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \u0.bd1.bd.bd3.fax.fa0.co ;
  (* hdlname = "u0 bd1 bd bd3 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd1.bd.bd3.fax.fa1.ci ;
  (* hdlname = "u0 bd1 bd bd3 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd1.bd.bd3.fax.fa3.a ;
  (* hdlname = "u0 bd1 bd ci" *)
  (* src = "top.sv:130.68-130.70" *)
  wire \u0.bd1.bd.ci ;
  (* hdlname = "u0 bd1 op" *)
  (* src = "top.sv:155.71-155.73" *)
  wire \u0.bd1.op ;
  (* hdlname = "u0 bd1 t0" *)
  (* src = "top.sv:156.14-156.16" *)
  wire [3:0] \u0.bd1.t0 ;
  (* hdlname = "u0 bd1 t1" *)
  (* src = "top.sv:156.17-156.19" *)
  wire [3:0] \u0.bd1.t1 ;
  (* hdlname = "u0 bd1 t2" *)
  (* src = "top.sv:156.20-156.22" *)
  wire [3:0] \u0.bd1.t2 ;
  (* hdlname = "u0 bd1 t3" *)
  (* src = "top.sv:156.23-156.25" *)
  wire [3:0] \u0.bd1.t3 ;
  (* hdlname = "u0 bd1 temp" *)
  (* src = "top.sv:157.15-157.19" *)
  wire [15:0] \u0.bd1.temp ;
  (* hdlname = "u0 bd2 b" *)
  (* src = "top.sv:155.56-155.57" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \u0.bd2.b ;
  (* hdlname = "u0 bd2 bc0 in" *)
  (* src = "top.sv:138.34-138.36" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \u0.bd2.bc0.in ;
  (* hdlname = "u0 bd2 bc1 in" *)
  (* src = "top.sv:138.34-138.36" *)
  wire [3:0] \u0.bd2.bc1.in ;
  (* hdlname = "u0 bd2 bc2 in" *)
  (* src = "top.sv:138.34-138.36" *)
  wire [3:0] \u0.bd2.bc2.in ;
  (* hdlname = "u0 bd2 bc3 in" *)
  (* src = "top.sv:138.34-138.36" *)
  wire [3:0] \u0.bd2.bc3.in ;
  (* hdlname = "u0 bd2 bd b" *)
  (* src = "top.sv:130.53-130.54" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \u0.bd2.bd.b ;
  (* hdlname = "u0 bd2 bd bd0 b" *)
  (* src = "top.sv:118.51-118.52" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \u0.bd2.bd.bd0.b ;
  (* hdlname = "u0 bd2 bd bd0 ci" *)
  (* src = "top.sv:118.66-118.68" *)
  wire \u0.bd2.bd.bd0.ci ;
  (* hdlname = "u0 bd2 bd bd0 fa_4 b" *)
  (* src = "top.sv:109.47-109.48" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \u0.bd2.bd.bd0.fa_4.b ;
  (* hdlname = "u0 bd2 bd bd0 fa_4 ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \u0.bd2.bd.bd0.fa_4.ci ;
  (* hdlname = "u0 bd2 bd bd0 fa_4 fa0 b" *)
  (* src = "top.sv:104.38-104.39" *)
  (* unused_bits = "0" *)
  wire \u0.bd2.bd.bd0.fa_4.fa0.b ;
  (* hdlname = "u0 bd2 bd bd0 fa_4 fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd2.bd.bd0.fa_4.fa0.ci ;
  (* hdlname = "u0 bd2 bd bd0 fa_4 fa1 b" *)
  (* src = "top.sv:104.38-104.39" *)
  (* unused_bits = "0" *)
  wire \u0.bd2.bd.bd0.fa_4.fa1.b ;
  (* hdlname = "u0 bd2 bd bd0 fa_4 fa2 b" *)
  (* src = "top.sv:104.38-104.39" *)
  (* unused_bits = "0" *)
  wire \u0.bd2.bd.bd0.fa_4.fa2.b ;
  (* hdlname = "u0 bd2 bd bd0 fa_4 fa3 b" *)
  (* src = "top.sv:104.38-104.39" *)
  (* unused_bits = "0" *)
  wire \u0.bd2.bd.bd0.fa_4.fa3.b ;
  (* hdlname = "u0 bd2 bd bd0 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.bd2.bd.bd0.fax.a ;
  (* hdlname = "u0 bd2 bd bd0 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \u0.bd2.bd.bd0.fax.c1 ;
  (* hdlname = "u0 bd2 bd bd0 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \u0.bd2.bd.bd0.fax.ci ;
  (* hdlname = "u0 bd2 bd bd0 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd2.bd.bd0.fax.fa0.a ;
  (* hdlname = "u0 bd2 bd bd0 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd2.bd.bd0.fax.fa0.ci ;
  (* hdlname = "u0 bd2 bd bd0 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \u0.bd2.bd.bd0.fax.fa0.co ;
  (* hdlname = "u0 bd2 bd bd0 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd2.bd.bd0.fax.fa1.ci ;
  (* hdlname = "u0 bd2 bd bd0 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd2.bd.bd0.fax.fa3.a ;
  (* hdlname = "u0 bd2 bd bd1 b" *)
  (* src = "top.sv:118.51-118.52" *)
  wire [3:0] \u0.bd2.bd.bd1.b ;
  (* hdlname = "u0 bd2 bd bd1 fa_4 b" *)
  (* src = "top.sv:109.47-109.48" *)
  wire [3:0] \u0.bd2.bd.bd1.fa_4.b ;
  (* hdlname = "u0 bd2 bd bd1 fa_4 fa0 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd2.bd.bd1.fa_4.fa0.b ;
  (* hdlname = "u0 bd2 bd bd1 fa_4 fa1 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd2.bd.bd1.fa_4.fa1.b ;
  (* hdlname = "u0 bd2 bd bd1 fa_4 fa2 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd2.bd.bd1.fa_4.fa2.b ;
  (* hdlname = "u0 bd2 bd bd1 fa_4 fa3 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd2.bd.bd1.fa_4.fa3.b ;
  (* hdlname = "u0 bd2 bd bd1 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.bd2.bd.bd1.fax.a ;
  (* hdlname = "u0 bd2 bd bd1 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \u0.bd2.bd.bd1.fax.c1 ;
  (* hdlname = "u0 bd2 bd bd1 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \u0.bd2.bd.bd1.fax.ci ;
  (* hdlname = "u0 bd2 bd bd1 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd2.bd.bd1.fax.fa0.a ;
  (* hdlname = "u0 bd2 bd bd1 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd2.bd.bd1.fax.fa0.ci ;
  (* hdlname = "u0 bd2 bd bd1 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \u0.bd2.bd.bd1.fax.fa0.co ;
  (* hdlname = "u0 bd2 bd bd1 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd2.bd.bd1.fax.fa1.ci ;
  (* hdlname = "u0 bd2 bd bd1 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd2.bd.bd1.fax.fa3.a ;
  (* hdlname = "u0 bd2 bd bd2 b" *)
  (* src = "top.sv:118.51-118.52" *)
  wire [3:0] \u0.bd2.bd.bd2.b ;
  (* hdlname = "u0 bd2 bd bd2 fa_4 b" *)
  (* src = "top.sv:109.47-109.48" *)
  wire [3:0] \u0.bd2.bd.bd2.fa_4.b ;
  (* hdlname = "u0 bd2 bd bd2 fa_4 fa0 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd2.bd.bd2.fa_4.fa0.b ;
  (* hdlname = "u0 bd2 bd bd2 fa_4 fa1 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd2.bd.bd2.fa_4.fa1.b ;
  (* hdlname = "u0 bd2 bd bd2 fa_4 fa2 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd2.bd.bd2.fa_4.fa2.b ;
  (* hdlname = "u0 bd2 bd bd2 fa_4 fa3 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd2.bd.bd2.fa_4.fa3.b ;
  (* hdlname = "u0 bd2 bd bd2 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.bd2.bd.bd2.fax.a ;
  (* hdlname = "u0 bd2 bd bd2 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \u0.bd2.bd.bd2.fax.c1 ;
  (* hdlname = "u0 bd2 bd bd2 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \u0.bd2.bd.bd2.fax.ci ;
  (* hdlname = "u0 bd2 bd bd2 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd2.bd.bd2.fax.fa0.a ;
  (* hdlname = "u0 bd2 bd bd2 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd2.bd.bd2.fax.fa0.ci ;
  (* hdlname = "u0 bd2 bd bd2 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \u0.bd2.bd.bd2.fax.fa0.co ;
  (* hdlname = "u0 bd2 bd bd2 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd2.bd.bd2.fax.fa1.ci ;
  (* hdlname = "u0 bd2 bd bd2 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd2.bd.bd2.fax.fa3.a ;
  (* hdlname = "u0 bd2 bd bd3 b" *)
  (* src = "top.sv:118.51-118.52" *)
  wire [3:0] \u0.bd2.bd.bd3.b ;
  (* hdlname = "u0 bd2 bd bd3 fa_4 b" *)
  (* src = "top.sv:109.47-109.48" *)
  wire [3:0] \u0.bd2.bd.bd3.fa_4.b ;
  (* hdlname = "u0 bd2 bd bd3 fa_4 fa0 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd2.bd.bd3.fa_4.fa0.b ;
  (* hdlname = "u0 bd2 bd bd3 fa_4 fa1 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd2.bd.bd3.fa_4.fa1.b ;
  (* hdlname = "u0 bd2 bd bd3 fa_4 fa2 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd2.bd.bd3.fa_4.fa2.b ;
  (* hdlname = "u0 bd2 bd bd3 fa_4 fa3 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd2.bd.bd3.fa_4.fa3.b ;
  (* hdlname = "u0 bd2 bd bd3 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.bd2.bd.bd3.fax.a ;
  (* hdlname = "u0 bd2 bd bd3 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \u0.bd2.bd.bd3.fax.c1 ;
  (* hdlname = "u0 bd2 bd bd3 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \u0.bd2.bd.bd3.fax.ci ;
  (* hdlname = "u0 bd2 bd bd3 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd2.bd.bd3.fax.fa0.a ;
  (* hdlname = "u0 bd2 bd bd3 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd2.bd.bd3.fax.fa0.ci ;
  (* hdlname = "u0 bd2 bd bd3 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \u0.bd2.bd.bd3.fax.fa0.co ;
  (* hdlname = "u0 bd2 bd bd3 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd2.bd.bd3.fax.fa1.ci ;
  (* hdlname = "u0 bd2 bd bd3 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd2.bd.bd3.fax.fa3.a ;
  (* hdlname = "u0 bd2 bd ci" *)
  (* src = "top.sv:130.68-130.70" *)
  wire \u0.bd2.bd.ci ;
  (* hdlname = "u0 bd2 op" *)
  (* src = "top.sv:155.71-155.73" *)
  wire \u0.bd2.op ;
  (* hdlname = "u0 bd2 temp" *)
  (* src = "top.sv:157.15-157.19" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \u0.bd2.temp ;
  (* hdlname = "u0 bd3 b" *)
  (* src = "top.sv:155.56-155.57" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \u0.bd3.b ;
  (* hdlname = "u0 bd3 bc0 in" *)
  (* src = "top.sv:138.34-138.36" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \u0.bd3.bc0.in ;
  (* hdlname = "u0 bd3 bc1 in" *)
  (* src = "top.sv:138.34-138.36" *)
  wire [3:0] \u0.bd3.bc1.in ;
  (* hdlname = "u0 bd3 bc1 out" *)
  (* src = "top.sv:138.55-138.58" *)
  wire [3:0] \u0.bd3.bc1.out ;
  (* hdlname = "u0 bd3 bc2 in" *)
  (* src = "top.sv:138.34-138.36" *)
  wire [3:0] \u0.bd3.bc2.in ;
  (* hdlname = "u0 bd3 bc2 out" *)
  (* src = "top.sv:138.55-138.58" *)
  wire [3:0] \u0.bd3.bc2.out ;
  (* hdlname = "u0 bd3 bc3 in" *)
  (* src = "top.sv:138.34-138.36" *)
  wire [3:0] \u0.bd3.bc3.in ;
  (* hdlname = "u0 bd3 bc3 out" *)
  (* src = "top.sv:138.55-138.58" *)
  wire [3:0] \u0.bd3.bc3.out ;
  (* hdlname = "u0 bd3 bd b" *)
  (* src = "top.sv:130.53-130.54" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \u0.bd3.bd.b ;
  (* hdlname = "u0 bd3 bd bd0 ci" *)
  (* src = "top.sv:118.66-118.68" *)
  wire \u0.bd3.bd.bd0.ci ;
  (* hdlname = "u0 bd3 bd bd0 fa_4 ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \u0.bd3.bd.bd0.fa_4.ci ;
  (* hdlname = "u0 bd3 bd bd0 fa_4 fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd3.bd.bd0.fa_4.fa0.ci ;
  (* hdlname = "u0 bd3 bd bd0 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.bd3.bd.bd0.fax.a ;
  (* hdlname = "u0 bd3 bd bd0 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \u0.bd3.bd.bd0.fax.c1 ;
  (* hdlname = "u0 bd3 bd bd0 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \u0.bd3.bd.bd0.fax.ci ;
  (* hdlname = "u0 bd3 bd bd0 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd3.bd.bd0.fax.fa0.a ;
  (* hdlname = "u0 bd3 bd bd0 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd3.bd.bd0.fax.fa0.ci ;
  (* hdlname = "u0 bd3 bd bd0 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \u0.bd3.bd.bd0.fax.fa0.co ;
  (* hdlname = "u0 bd3 bd bd0 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd3.bd.bd0.fax.fa1.ci ;
  (* hdlname = "u0 bd3 bd bd0 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd3.bd.bd0.fax.fa3.a ;
  (* hdlname = "u0 bd3 bd bd1 b" *)
  (* src = "top.sv:118.51-118.52" *)
  wire [3:0] \u0.bd3.bd.bd1.b ;
  (* hdlname = "u0 bd3 bd bd1 fa_4 b" *)
  (* src = "top.sv:109.47-109.48" *)
  wire [3:0] \u0.bd3.bd.bd1.fa_4.b ;
  (* hdlname = "u0 bd3 bd bd1 fa_4 fa0 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd3.bd.bd1.fa_4.fa0.b ;
  (* hdlname = "u0 bd3 bd bd1 fa_4 fa1 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd3.bd.bd1.fa_4.fa1.b ;
  (* hdlname = "u0 bd3 bd bd1 fa_4 fa2 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd3.bd.bd1.fa_4.fa2.b ;
  (* hdlname = "u0 bd3 bd bd1 fa_4 fa3 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd3.bd.bd1.fa_4.fa3.b ;
  (* hdlname = "u0 bd3 bd bd1 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.bd3.bd.bd1.fax.a ;
  (* hdlname = "u0 bd3 bd bd1 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \u0.bd3.bd.bd1.fax.c1 ;
  (* hdlname = "u0 bd3 bd bd1 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \u0.bd3.bd.bd1.fax.ci ;
  (* hdlname = "u0 bd3 bd bd1 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd3.bd.bd1.fax.fa0.a ;
  (* hdlname = "u0 bd3 bd bd1 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd3.bd.bd1.fax.fa0.ci ;
  (* hdlname = "u0 bd3 bd bd1 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \u0.bd3.bd.bd1.fax.fa0.co ;
  (* hdlname = "u0 bd3 bd bd1 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd3.bd.bd1.fax.fa1.ci ;
  (* hdlname = "u0 bd3 bd bd1 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd3.bd.bd1.fax.fa3.a ;
  (* hdlname = "u0 bd3 bd bd2 b" *)
  (* src = "top.sv:118.51-118.52" *)
  wire [3:0] \u0.bd3.bd.bd2.b ;
  (* hdlname = "u0 bd3 bd bd2 fa_4 b" *)
  (* src = "top.sv:109.47-109.48" *)
  wire [3:0] \u0.bd3.bd.bd2.fa_4.b ;
  (* hdlname = "u0 bd3 bd bd2 fa_4 fa0 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd3.bd.bd2.fa_4.fa0.b ;
  (* hdlname = "u0 bd3 bd bd2 fa_4 fa1 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd3.bd.bd2.fa_4.fa1.b ;
  (* hdlname = "u0 bd3 bd bd2 fa_4 fa2 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd3.bd.bd2.fa_4.fa2.b ;
  (* hdlname = "u0 bd3 bd bd2 fa_4 fa3 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd3.bd.bd2.fa_4.fa3.b ;
  (* hdlname = "u0 bd3 bd bd2 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.bd3.bd.bd2.fax.a ;
  (* hdlname = "u0 bd3 bd bd2 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \u0.bd3.bd.bd2.fax.c1 ;
  (* hdlname = "u0 bd3 bd bd2 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \u0.bd3.bd.bd2.fax.ci ;
  (* hdlname = "u0 bd3 bd bd2 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd3.bd.bd2.fax.fa0.a ;
  (* hdlname = "u0 bd3 bd bd2 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd3.bd.bd2.fax.fa0.ci ;
  (* hdlname = "u0 bd3 bd bd2 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \u0.bd3.bd.bd2.fax.fa0.co ;
  (* hdlname = "u0 bd3 bd bd2 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd3.bd.bd2.fax.fa1.ci ;
  (* hdlname = "u0 bd3 bd bd2 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd3.bd.bd2.fax.fa3.a ;
  (* hdlname = "u0 bd3 bd bd3 b" *)
  (* src = "top.sv:118.51-118.52" *)
  wire [3:0] \u0.bd3.bd.bd3.b ;
  (* hdlname = "u0 bd3 bd bd3 fa_4 b" *)
  (* src = "top.sv:109.47-109.48" *)
  wire [3:0] \u0.bd3.bd.bd3.fa_4.b ;
  (* hdlname = "u0 bd3 bd bd3 fa_4 fa0 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd3.bd.bd3.fa_4.fa0.b ;
  (* hdlname = "u0 bd3 bd bd3 fa_4 fa1 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd3.bd.bd3.fa_4.fa1.b ;
  (* hdlname = "u0 bd3 bd bd3 fa_4 fa2 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd3.bd.bd3.fa_4.fa2.b ;
  (* hdlname = "u0 bd3 bd bd3 fa_4 fa3 b" *)
  (* src = "top.sv:104.38-104.39" *)
  wire \u0.bd3.bd.bd3.fa_4.fa3.b ;
  (* hdlname = "u0 bd3 bd bd3 fax a" *)
  (* src = "top.sv:109.28-109.29" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \u0.bd3.bd.bd3.fax.a ;
  (* hdlname = "u0 bd3 bd bd3 fax c1" *)
  (* src = "top.sv:110.9-110.11" *)
  wire \u0.bd3.bd.bd3.fax.c1 ;
  (* hdlname = "u0 bd3 bd bd3 fax ci" *)
  (* src = "top.sv:109.62-109.64" *)
  wire \u0.bd3.bd.bd3.fax.ci ;
  (* hdlname = "u0 bd3 bd bd3 fax fa0 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd3.bd.bd3.fax.fa0.a ;
  (* hdlname = "u0 bd3 bd bd3 fax fa0 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd3.bd.bd3.fax.fa0.ci ;
  (* hdlname = "u0 bd3 bd bd3 fax fa0 co" *)
  (* src = "top.sv:104.86-104.88" *)
  wire \u0.bd3.bd.bd3.fax.fa0.co ;
  (* hdlname = "u0 bd3 bd bd3 fax fa1 ci" *)
  (* src = "top.sv:104.53-104.55" *)
  wire \u0.bd3.bd.bd3.fax.fa1.ci ;
  (* hdlname = "u0 bd3 bd bd3 fax fa3 a" *)
  (* src = "top.sv:104.23-104.24" *)
  wire \u0.bd3.bd.bd3.fax.fa3.a ;
  (* hdlname = "u0 bd3 bd ci" *)
  (* src = "top.sv:130.68-130.70" *)
  wire \u0.bd3.bd.ci ;
  (* hdlname = "u0 bd3 op" *)
  (* src = "top.sv:155.71-155.73" *)
  wire \u0.bd3.op ;
  (* hdlname = "u0 bd3 t1" *)
  (* src = "top.sv:156.17-156.19" *)
  wire [3:0] \u0.bd3.t1 ;
  (* hdlname = "u0 bd3 t2" *)
  (* src = "top.sv:156.20-156.22" *)
  wire [3:0] \u0.bd3.t2 ;
  (* hdlname = "u0 bd3 t3" *)
  (* src = "top.sv:156.23-156.25" *)
  wire [3:0] \u0.bd3.t3 ;
  (* hdlname = "u0 bd3 temp" *)
  (* src = "top.sv:157.15-157.19" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \u0.bd3.temp ;
  (* hdlname = "u0 fuel_n" *)
  (* src = "top.sv:214.22-214.28" *)
  wire [15:0] \u0.fuel_n ;
  (* hdlname = "u0 temp_thrust" *)
  (* src = "top.sv:217.16-217.27" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \u0.temp_thrust ;
  (* hdlname = "u0 thrust" *)
  (* src = "top.sv:211.21-211.27" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \u0.thrust ;
  (* hdlname = "u0 vel_n" *)
  (* src = "top.sv:213.22-213.27" *)
  wire [15:0] \u0.vel_n ;
  (* src = "top.sv:387.15-387.20" *)
  wire [15:0] vel_n;
  (* src = "top.sv:385.9-385.17" *)
  wire write_en;
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:30.3-40.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \cl0.hzX_SB_DFFER_Q  (
    .C(hz100),
    .D(\cl0.hzX_SB_DFFER_Q_D ),
    .E(\cl0.hzX_SB_DFFER_Q_E [1]),
    .Q(\cl0.hzX ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \cl0.hzX_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\cl0.hzX ),
    .O(\cl0.hzX_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \cl0.hzX_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\cl0.hzX_SB_DFFER_Q_E_SB_LUT4_O_I2 [0]),
    .I3(\cl0.hzX_SB_DFFER_Q_E_SB_LUT4_O_I2 [1]),
    .O(\cl0.hzX_SB_DFFER_Q_E [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) \cl0.hzX_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\cl0.nextct_SB_LUT4_O_6_I2 [0]),
    .I1(\cl0.nextct_SB_LUT4_O_6_I2 [1]),
    .I2(\cl0.nextct_SB_LUT4_O_6_I2 [2]),
    .I3(\cl0.nextct_SB_LUT4_O_7_I2 ),
    .O(\cl0.hzX_SB_DFFER_Q_E_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \cl0.hzX_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(hz100_SB_DFFR_C_Q[0]),
    .I1(hz100_SB_DFFR_C_Q[1]),
    .I2(hz100_SB_DFFR_C_Q[2]),
    .I3(hz100_SB_DFFR_C_Q[3]),
    .O(\cl0.hzX_SB_DFFER_Q_E_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:51.20-51.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \cl0.nextct_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(hz100_SB_DFFR_C_Q[2]),
    .I3(\cl0.nextct_SB_LUT4_O_I3 ),
    .O(\cl0.nextct [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:51.20-51.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \cl0.nextct_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(hz100_SB_DFFR_C_Q[0]),
    .I3(\cl0.nextct_SB_LUT4_O_1_I3 ),
    .O(\cl0.nextct [7])
  );
  (* src = "top.sv:51.20-51.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cl0.nextct_SB_LUT4_O_1_I3_SB_CARRY_CO  (
    .CI(\cl0.nextct_SB_LUT4_O_4_I3 ),
    .CO(\cl0.nextct_SB_LUT4_O_1_I3 ),
    .I0(1'h0),
    .I1(hz100_SB_DFFR_C_Q[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:51.20-51.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \cl0.nextct_SB_LUT4_O_2  (
    .I0(\cl0.hzX_SB_DFFER_Q_E [1]),
    .I1(1'h0),
    .I2(\cl0.nextct_SB_LUT4_O_6_I2 [0]),
    .I3(\cl0.nextct_SB_LUT4_O_2_I3 ),
    .O(\cl0.nextct [3])
  );
  (* src = "top.sv:51.20-51.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cl0.nextct_SB_LUT4_O_2_I3_SB_CARRY_CO  (
    .CI(\cl0.nextct_SB_LUT4_O_6_I3 ),
    .CO(\cl0.nextct_SB_LUT4_O_2_I3 ),
    .I0(1'h0),
    .I1(\cl0.nextct_SB_LUT4_O_6_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:51.20-51.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \cl0.nextct_SB_LUT4_O_3  (
    .I0(\cl0.hzX_SB_DFFER_Q_E [1]),
    .I1(1'h0),
    .I2(hz100_SB_DFFR_C_Q[3]),
    .I3(\cl0.nextct_SB_LUT4_O_3_I3 ),
    .O(\cl0.nextct [4])
  );
  (* src = "top.sv:51.20-51.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cl0.nextct_SB_LUT4_O_3_I3_SB_CARRY_CO  (
    .CI(\cl0.nextct_SB_LUT4_O_2_I3 ),
    .CO(\cl0.nextct_SB_LUT4_O_3_I3 ),
    .I0(1'h0),
    .I1(\cl0.nextct_SB_LUT4_O_6_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:51.20-51.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \cl0.nextct_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(hz100_SB_DFFR_C_Q[1]),
    .I3(\cl0.nextct_SB_LUT4_O_4_I3 ),
    .O(\cl0.nextct [6])
  );
  (* src = "top.sv:51.20-51.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cl0.nextct_SB_LUT4_O_4_I3_SB_CARRY_CO  (
    .CI(\cl0.nextct_SB_LUT4_O_I3 ),
    .CO(\cl0.nextct_SB_LUT4_O_4_I3 ),
    .I0(1'h0),
    .I1(hz100_SB_DFFR_C_Q[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:51.20-51.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \cl0.nextct_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\cl0.nextct_SB_LUT4_O_6_I2 [2]),
    .I3(\cl0.nextct_SB_LUT4_O_7_I2 ),
    .O(\cl0.nextct [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:51.20-51.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \cl0.nextct_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\cl0.nextct_SB_LUT4_O_6_I2 [1]),
    .I3(\cl0.nextct_SB_LUT4_O_6_I3 ),
    .O(\cl0.nextct [2])
  );
  (* src = "top.sv:51.20-51.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cl0.nextct_SB_LUT4_O_6_I3_SB_CARRY_CO  (
    .CI(\cl0.nextct_SB_LUT4_O_7_I2 ),
    .CO(\cl0.nextct_SB_LUT4_O_6_I3 ),
    .I0(1'h0),
    .I1(\cl0.nextct_SB_LUT4_O_6_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \cl0.nextct_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\cl0.nextct_SB_LUT4_O_7_I2 ),
    .I3(\cl0.hzX_SB_DFFER_Q_E [1]),
    .O(\cl0.nextct [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:30.3-40.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \cl0.nextct_SB_LUT4_O_7_I2_SB_DFFR_Q  (
    .C(hz100),
    .D(\cl0.nextct [0]),
    .Q(\cl0.nextct_SB_LUT4_O_7_I2 ),
    .R(reset)
  );
  (* src = "top.sv:51.20-51.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cl0.nextct_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\cl0.nextct_SB_LUT4_O_3_I3 ),
    .CO(\cl0.nextct_SB_LUT4_O_I3 ),
    .I0(1'h0),
    .I1(hz100_SB_DFFR_C_Q[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:254.3-264.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \cont.wen_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\cont.wen_SB_DFFER_Q_D ),
    .E(red_SB_DFFER_Q_E),
    .Q(\cont.wen ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \cont.wen_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\cont.wen_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \disp.clk_SB_DFFR_C  (
    .C(\disp.clk ),
    .D(ss5_SB_DFFR_Q_D[2]),
    .Q(\disp.clk_SB_DFFR_C_Q [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \disp.clk_SB_DFFR_C_1  (
    .C(\disp.clk ),
    .D(ss5_SB_DFFR_Q_D[1]),
    .Q(ss5_SB_LUT4_O_I2[0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h70d0)
  ) \disp.clk_SB_DFFR_C_Q_SB_LUT4_I0  (
    .I0(\disp.clk_SB_DFFR_C_Q [0]),
    .I1(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1 [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I1_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I1_O [3]),
    .O(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf030)
  ) \disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0 [0]),
    .I2(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_I2 [1]),
    .I3(ss6[6]),
    .O(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0057)
  ) \disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [1]),
    .I1(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_I2 [1]),
    .O(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.vel_n [14]),
    .E(\cont.wen ),
    .Q(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I1 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_DFFES_Q  (
    .C(\cl0.hzX ),
    .D(\mem.alt_n [14]),
    .E(\cont.wen ),
    .Q(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I1 [0]),
    .S(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(ss5[2]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3 [3]),
    .O(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1]),
    .I2(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1 [1]),
    .I3(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1 [2]),
    .O(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \disp.clk_SB_DFFR_C_Q_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\disp.clk_SB_DFFR_C_Q [0]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [1]),
    .O(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\disp.clk_SB_DFFR_C_Q [0]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [1]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:65.3-71.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \disp.clk_SB_DFFR_Q  (
    .C(hz100),
    .D(\key_sync.delay [0]),
    .Q(\disp.clk ),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:254.3-264.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER green_SB_DFFER_Q (
    .C(\cl0.hzX ),
    .D(green_SB_DFFER_Q_D),
    .E(red_SB_DFFER_Q_E),
    .Q(green),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc0c)
  ) green_SB_DFFER_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(red_SB_DFFER_Q_D_SB_LUT4_O_I1),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(green_SB_DFFER_Q_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:30.3-40.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C (
    .C(hz100),
    .D(\cl0.nextct [7]),
    .Q(hz100_SB_DFFR_C_Q[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:30.3-40.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C_1 (
    .C(hz100),
    .D(\cl0.nextct [6]),
    .Q(hz100_SB_DFFR_C_Q[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:30.3-40.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C_2 (
    .C(hz100),
    .D(\cl0.nextct [5]),
    .Q(hz100_SB_DFFR_C_Q[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:30.3-40.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C_3 (
    .C(hz100),
    .D(\cl0.nextct [4]),
    .Q(hz100_SB_DFFR_C_Q[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:30.3-40.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C_4 (
    .C(hz100),
    .D(\cl0.nextct [3]),
    .Q(\cl0.nextct_SB_LUT4_O_6_I2 [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:30.3-40.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C_5 (
    .C(hz100),
    .D(\cl0.nextct [2]),
    .Q(\cl0.nextct_SB_LUT4_O_6_I2 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:30.3-40.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C_6 (
    .C(hz100),
    .D(\cl0.nextct [1]),
    .Q(\cl0.nextct_SB_LUT4_O_6_I2 [2]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) key_out_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(key_out_SB_LUT4_O_I2[0]),
    .I3(key_out_SB_LUT4_O_I2[1]),
    .O(key_out[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) key_out_SB_LUT4_O_1 (
    .I0(in[3]),
    .I1(in[1]),
    .I2(key_out_SB_LUT4_O_1_I2[2]),
    .I3(key_out_SB_LUT4_O_1_I2[3]),
    .O(key_out[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) key_out_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(in[19]),
    .I1(in[17]),
    .I2(in[15]),
    .I3(in[13]),
    .O(key_out_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) key_out_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(in[7]),
    .I2(in[5]),
    .I3(key_out_SB_LUT4_O_3_I2[2]),
    .O(key_out_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) key_out_SB_LUT4_O_2 (
    .I0(in[3]),
    .I1(in[2]),
    .I2(key_out_SB_LUT4_O_2_I2[2]),
    .I3(key_out_SB_LUT4_O_2_I2[3]),
    .O(key_out[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) key_out_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(in[11]),
    .I1(in[10]),
    .I2(in[7]),
    .I3(in[6]),
    .O(key_out_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) key_out_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(in[19]),
    .I1(in[18]),
    .I2(in[15]),
    .I3(in[14]),
    .O(key_out_SB_LUT4_O_2_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) key_out_SB_LUT4_O_3 (
    .I0(in[10]),
    .I1(in[8]),
    .I2(key_out_SB_LUT4_O_3_I2[2]),
    .I3(key_out_SB_LUT4_O_I2[1]),
    .O(key_out[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0010)
  ) key_out_SB_LUT4_O_3_I2_SB_LUT4_I2 (
    .I0(in[10]),
    .I1(in[8]),
    .I2(key_out_SB_LUT4_O_3_I2[2]),
    .I3(key_out[2]),
    .O(key_out_SB_LUT4_O_3_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) key_out_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(in[19]),
    .I1(in[18]),
    .I2(in[17]),
    .I3(in[16]),
    .O(key_out_SB_LUT4_O_3_I2_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) key_out_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(in[11]),
    .I3(in[9]),
    .O(key_out_SB_LUT4_O_3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) key_out_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(in[7]),
    .I1(in[6]),
    .I2(in[5]),
    .I3(in[4]),
    .O(key_out_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) key_out_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(in[15]),
    .I1(in[14]),
    .I2(in[13]),
    .I3(in[12]),
    .O(key_out_SB_LUT4_O_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:65.3-71.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \key_sync.delay_SB_DFFR_Q  (
    .C(hz100),
    .D(\key_sync.delay_SB_DFFR_Q_D ),
    .Q(\key_sync.delay [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) \key_sync.delay_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\key_sync.delay_SB_DFFR_Q_D_SB_LUT4_O_I1 [0]),
    .I2(key_out_SB_LUT4_O_3_I2_SB_LUT4_I2_O[0]),
    .I3(key_out_SB_LUT4_O_3_I2_SB_LUT4_I2_O[1]),
    .O(\key_sync.delay_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \key_sync.delay_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(in[3]),
    .I1(in[2]),
    .I2(in[1]),
    .I3(in[0]),
    .O(\key_sync.delay_SB_DFFR_Q_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc300)
  ) \mem.alt_n_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_I1 [2]),
    .I2(\mem.alt_n_SB_LUT4_O_I2 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\mem.alt_n [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\mem.alt_n [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I3 [1]),
    .O(\mem.alt_n [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2 [2]),
    .O(\mem.alt_n_SB_LUT4_O_10_I3 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.alt_n [13]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0 [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(\cl0.hzX ),
    .D(\mem.vel_n [13]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0 [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h87e1)
  ) \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3  (
    .I0(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6999)
  ) \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0 [2]),
    .I1(\mem.alt_n_SB_LUT4_O_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_I1 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cc3)
  ) \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_I2 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4080)
  ) \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(\mem.alt_n_SB_LUT4_O_I1 [2]),
    .I1(\mem.alt_n_SB_LUT4_O_12_I2 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_12_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he7f9)
  ) \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2  (
    .I0(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0 [3]),
    .O(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.alt_n [11]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_DFFER_Q_1  (
    .C(\cl0.hzX ),
    .D(\mem.vel_n [11]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef8e)
  ) \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0  (
    .I0(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7771)
  ) \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [3]),
    .O(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .O(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h033f)
  ) \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [3]),
    .O(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h033f)
  ) \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_I2 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\mem.alt_n [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_12_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\mem.alt_n [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \mem.alt_n_SB_LUT4_O_12_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2 [2]),
    .O(\mem.alt_n_SB_LUT4_O_12_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7996)
  ) \mem.alt_n_SB_LUT4_O_12_I2_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_12_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\mem.alt_n [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_8_I2 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\mem.alt_n [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\mem.alt_n [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\mem.alt_n [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cc3)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0040)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33c)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1 [2]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3 [2]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he7f9)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2  (
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1 [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.alt_n [7]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_DFFER_Q_1  (
    .C(\cl0.hzX ),
    .D(\mem.vel_n [7]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef8e)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_I0  (
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7771)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I3(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h033f)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I2(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1 ),
    .I3(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h87e1)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2  (
    .I0(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf03f)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [3]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [3]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2_O [2]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33c)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I2(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1 ),
    .I3(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0008)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I2 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_8_I2 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [0]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [1]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccf)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1 [3]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9600)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.alt_n [5]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(\cl0.hzX ),
    .D(\mem.vel_n [5]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.vel_n [8]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_DFFES_Q  (
    .C(\cl0.hzX ),
    .D(\mem.alt_n [8]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [0]),
    .S(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\mem.alt_n [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\mem.alt_n [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_8_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\mem.alt_n [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_8_I2 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\mem.alt_n [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_8_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\mem.alt_n [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [1]),
    .O(\mem.alt_n_SB_LUT4_O_8_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf03f)
  ) \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O [3]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2 [0]),
    .O(\mem.alt_n_SB_LUT4_O_8_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfed4)
  ) \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_I0  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 [0]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.alt_n [4]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .O(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h87e1)
  ) \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf9e7)
  ) \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [3]),
    .O(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_2  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_8_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33c)
  ) \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [2]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I2 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I3 [2]),
    .O(\mem.alt_n_SB_LUT4_O_8_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.alt_n [1]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1_SB_DFFER_Q_1  (
    .C(\cl0.hzX ),
    .D(\mem.vel_n [1]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .O(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [1]),
    .O(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 [0]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 [1]),
    .O(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h157f)
  ) \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [1]),
    .O(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6900)
  ) \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I3_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.alt_n [0]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_DFFER_Q_1  (
    .C(\cl0.hzX ),
    .D(\mem.vel_n [0]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30c0)
  ) \mem.alt_n_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3 [2]),
    .O(\mem.alt_n [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3 [2]),
    .O(\mem.alt_n_SB_LUT4_O_9_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc030)
  ) \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3 [2]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2 [2]),
    .O(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9679)
  ) \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0080)
  ) \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8eef)
  ) \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c3)
  ) \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3 [2]),
    .O(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(1'h0),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_DFFER_Q_1  (
    .C(\cl0.hzX ),
    .D(\mem.vel_n [15]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7771)
  ) \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I2  (
    .I0(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I1 [0]),
    .I1(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0115)
  ) \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_I2 [2]),
    .I1(\mem.alt_n_SB_LUT4_O_I2 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I1 [0]),
    .I3(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I1 [1]),
    .O(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0 [1]),
    .O(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he187)
  ) \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_2  (
    .I0(\mem.alt_n_SB_LUT4_O_I2 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_I2 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccf)
  ) \mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0 [3]),
    .I2(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .O(\mem.alt_n_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33c)
  ) \mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0 [3]),
    .O(\mem.alt_n_SB_LUT4_O_I1 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.alt_n [9]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q_1  (
    .C(\cl0.hzX ),
    .D(\mem.vel_n [9]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.alt_n [12]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_I2 [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_I2_SB_DFFER_Q_1  (
    .C(\cl0.hzX ),
    .D(\mem.vel_n [12]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_I2 [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0 [1]),
    .O(\mem.alt_n_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1244)
  ) \mem.fuel_n_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [3]),
    .O(\mem.fuel_n [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4250)
  ) \mem.fuel_n_SB_LUT4_O_1  (
    .I0(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [3]),
    .O(\mem.fuel_n [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.fuel_n_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_10_I2 [0]),
    .I3(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1]),
    .O(\mem.fuel_n [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.fuel_n_SB_LUT4_O_10_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_10_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.fuel_n_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_11_I2 [0]),
    .I3(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1]),
    .O(\mem.fuel_n [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.fuel_n_SB_LUT4_O_11_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_11_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.fuel_n_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_12_I2 [0]),
    .I3(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1]),
    .O(\mem.fuel_n [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha9aa)
  ) \mem.fuel_n_SB_LUT4_O_12_I2_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_12_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.fuel_n_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_13_I2 [0]),
    .I3(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1]),
    .O(\mem.fuel_n [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3d0f)
  ) \mem.fuel_n_SB_LUT4_O_13_I2_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_13_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.fuel_n_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[0]),
    .I3(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1]),
    .O(\mem.fuel_n [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.fuel_n_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I2 [0]),
    .I3(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1]),
    .O(\mem.fuel_n [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) \mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [3]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I2 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.fuel_n [12]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f15)
  ) \mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I1  (
    .I0(\mem.alt_n_SB_LUT4_O_I2 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I2(ss5[2]),
    .I3(ss6[6]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I3 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(1'h0),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_Q_1  (
    .C(\cl0.hzX ),
    .D(\mem.fuel_n [14]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_Q_2  (
    .C(\cl0.hzX ),
    .D(\mem.fuel_n [13]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.fuel_n_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_3_I2 [0]),
    .I3(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1]),
    .O(\mem.fuel_n [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.fuel_n_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_3_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.fuel_n_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_4_I2 [0]),
    .I3(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1]),
    .O(\mem.fuel_n [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.fuel_n_SB_LUT4_O_4_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_5_I2_SB_LUT4_O_I1 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_5_I2_SB_LUT4_O_I1 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_4_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.fuel_n_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_5_I2 [0]),
    .I3(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1]),
    .O(\mem.fuel_n [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf30f)
  ) \mem.fuel_n_SB_LUT4_O_5_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_5_I2_SB_LUT4_O_I1 [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_5_I2_SB_LUT4_O_I3 [2]),
    .O(\mem.fuel_n_SB_LUT4_O_5_I2 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.fuel_n [7]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_5_I2_SB_LUT4_O_I1 [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \mem.fuel_n_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_5_I2_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \mem.fuel_n_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_5_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.fuel_n_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2 [0]),
    .I3(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1]),
    .O(\mem.fuel_n [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c9)
  ) \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [3]),
    .I3(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_6_I2 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.fuel_n [8]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3 [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.fuel_n [10]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_Q_1  (
    .C(\cl0.hzX ),
    .D(\mem.fuel_n [9]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFES_Q  (
    .C(\cl0.hzX ),
    .D(\mem.fuel_n [11]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .S(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_5_I2_SB_LUT4_O_I1 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_5_I2_SB_LUT4_O_I1 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.fuel_n_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_7_I2 [0]),
    .I3(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1]),
    .O(\mem.fuel_n [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.fuel_n_SB_LUT4_O_7_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_7_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.fuel_n_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_8_I2 [0]),
    .I3(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1]),
    .O(\mem.fuel_n [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9679)
  ) \mem.fuel_n_SB_LUT4_O_8_I2_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_8_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.fuel_n_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2 [0]),
    .I3(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1]),
    .O(\mem.fuel_n [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc30f)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1 [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.fuel_n [3]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8eef)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0  (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(thrust_n_SB_DFFER_D_Q[0]),
    .I3(thrust_n_SB_DFFER_D_Q[1]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f03)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h639c)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(thrust_n_SB_DFFER_D_Q[0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 [1]),
    .I2(thrust_n_SB_DFFES_D_Q[1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cc3)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.fuel_n [1]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 [1]),
    .I1(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [1]),
    .I2(ss5[2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3  (
    .I0(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [2]),
    .I1(ss5[2]),
    .I2(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I1 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf030)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O [1]),
    .I3(ss6[6]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f15)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(ss5[2]),
    .I3(ss6[6]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c4)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(ss6[6]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFES_D_Q[1]),
    .I2(ss5_SB_LUT4_O_I2[0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc400)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [1]),
    .I2(ss6[6]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFES_D_Q[0]),
    .I2(ss5_SB_LUT4_O_I2[0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [2]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c4)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1 [1]),
    .I2(ss6[6]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I2(ss5[2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6c00)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [1]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFER_D_Q[0]),
    .I2(ss5_SB_LUT4_O_I2[0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3 [2]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c4)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [1]),
    .I2(ss6[6]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 [1]),
    .I2(ss5[2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 [1]),
    .I3(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0008)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0 [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2 [3]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3  (
    .I0(thrust_n_SB_DFFES_D_1_Q[2]),
    .I1(ss5_SB_LUT4_O_I2[0]),
    .I2(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(thrust_n_SB_DFFES_D_1_Q[1]),
    .I1(\disp.clk_SB_DFFR_C_Q [0]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [1]),
    .I3(ss5[2]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc0)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf23)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(thrust_n_SB_DFFER_D_Q[0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 [1]),
    .I2(thrust_n_SB_DFFES_D_Q[1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.fuel_n [2]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0330)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFER_D_Q[0]),
    .I2(thrust_n_SB_DFFES_D_Q[0]),
    .I3(thrust_n_SB_DFFES_D_Q[1]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3032)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(thrust_n_SB_DFFER_D_Q[0]),
    .I1(thrust_n_SB_DFFES_D_1_Q[1]),
    .I2(thrust_n_SB_DFFES_D_1_Q[2]),
    .I3(thrust_n_SB_DFFER_D_Q[1]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.fuel_n [6]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_DFFER_Q_1  (
    .C(\cl0.hzX ),
    .D(\mem.fuel_n [5]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_DFFER_Q_2  (
    .C(\cl0.hzX ),
    .D(\mem.fuel_n [4]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) \mem.vel_n_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_I1 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) \mem.vel_n_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_1_I1 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \mem.vel_n_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_10_I1 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h870e)
  ) \mem.vel_n_SB_LUT4_O_10_I1_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_10_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) \mem.vel_n_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_11_I1 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9976)
  ) \mem.vel_n_SB_LUT4_O_11_I1_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_11_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) \mem.vel_n_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_12_I1 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h93c3)
  ) \mem.vel_n_SB_LUT4_O_12_I1_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_12_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) \mem.vel_n_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_13_I1 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfdbf)
  ) \mem.vel_n_SB_LUT4_O_13_I1_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0 [2]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O [2]),
    .I2(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .O(\mem.vel_n_SB_LUT4_O_13_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \mem.vel_n_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_14_I1 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2d0b)
  ) \mem.vel_n_SB_LUT4_O_14_I1_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0 [2]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O [2]),
    .I2(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .O(\mem.vel_n_SB_LUT4_O_14_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) \mem.vel_n_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_15_I1 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf03c)
  ) \mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFES_D_1_Q[2]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_15_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(thrust_n_SB_DFFER_D_Q[0]),
    .I3(\mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 [3]),
    .O(\mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3 [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_5_I2_SB_LUT4_O_I1 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [1]),
    .O(\mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 [1]),
    .I3(thrust_n_SB_DFFES_D_1_Q[1]),
    .O(\mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .O(\mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cc3)
  ) \mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0 [3]),
    .O(\mem.vel_n_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h090f)
  ) \mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1  (
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [1]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0 [3]),
    .O(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3cc)
  ) \mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_I2 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2 [2]),
    .O(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .O(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) \mem.vel_n_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_2_I1 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe7f)
  ) \mem.vel_n_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_2_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \mem.vel_n_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_3_I1 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3613)
  ) \mem.vel_n_SB_LUT4_O_3_I1_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_3_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) \mem.vel_n_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_4_I1 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha5da)
  ) \mem.vel_n_SB_LUT4_O_4_I1_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_4_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) \mem.vel_n_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_5_I1 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cc3)
  ) \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1 ),
    .I2(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1 [2]),
    .O(\mem.vel_n_SB_LUT4_O_5_I1 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.vel_n [4]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1 ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0107)
  ) \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1 ),
    .I2(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.alt_n [6]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q_1  (
    .C(\cl0.hzX ),
    .D(\mem.vel_n [6]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .O(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h099f)
  ) \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_I1  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0 [1]),
    .I1(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I2 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2 [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1 ),
    .I3(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I2 [1]),
    .O(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0313)
  ) \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [1]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [1]),
    .O(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) \mem.vel_n_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_6_I1 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h69b6)
  ) \mem.vel_n_SB_LUT4_O_6_I1_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_6_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \mem.vel_n_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_7_I1 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc30f)
  ) \mem.vel_n_SB_LUT4_O_7_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0 [0]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1 [2]),
    .O(\mem.vel_n_SB_LUT4_O_7_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0090)
  ) \mem.vel_n_SB_LUT4_O_8  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1 [2]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0 [0]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0 [1]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3d6f)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [1]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [1]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.alt_n [3]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(\cl0.hzX ),
    .D(\mem.vel_n [3]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.alt_n [2]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_DFFER_Q_1  (
    .C(\cl0.hzX ),
    .D(\mem.vel_n [2]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0 [1]),
    .I1(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I2 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2 [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h39c6)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_1  (
    .I0(thrust_n_SB_DFFES_D_Q[0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1 [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf731)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1_SB_LUT4_I1  (
    .I0(thrust_n_SB_DFFES_D_Q[0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1 [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d4b)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [1]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [1]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [1]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [1]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [1]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(thrust_n_SB_DFFES_D_Q[1]),
    .I3(\mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFES_D_1_Q[2]),
    .I2(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c00)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1 ),
    .I2(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1 [2]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3ccc)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3d33)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc33)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f03)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1 ),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2 [2]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0cc0)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0 [3]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O [1]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0 [3]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O [1]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5414)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3  (
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0408)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1  (
    .I0(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0031)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_I3  (
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I1 [1]),
    .I2(ss6[6]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O [0]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3 [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1101)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2  (
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd070)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3  (
    .I0(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_I1 [0]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_I1 [0]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc40)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_1_O_SB_LUT4_I0  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_1_O [3]),
    .I1(\disp.clk_SB_DFFR_C_Q [0]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1101)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_1_O_SB_LUT4_I3  (
    .I0(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_1_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5414)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1  (
    .I0(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_1_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2  (
    .I0(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_1_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0057)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_I1_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [1]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf030)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [0]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2 [1]),
    .I3(ss6[6]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3 [0]),
    .I1(ss5[2]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3 [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc4)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I3 [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc4c)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I3 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I3 [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h08cc)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I1 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I1 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I1 [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f15)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [2]),
    .I2(ss5[2]),
    .I3(ss6[6]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf030)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(ss6[6]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30cf)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_1_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I1(ss5[2]),
    .I2(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3 [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf030)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I3(ss6[6]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(ss5[2]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3 [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f15)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3 [3]),
    .I3(ss6[6]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f15)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [1]),
    .I2(ss5[2]),
    .I3(ss6[6]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0c0)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O [0]),
    .I2(\disp.clk_SB_DFFR_C_Q [0]),
    .I3(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c4)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1  (
    .I0(\mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(ss6[6]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(ss5[2]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h08cc)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_5_I2_SB_LUT4_O_I1 [0]),
    .I2(ss5[2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc4c)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [0]),
    .I1(ss5[2]),
    .I2(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1 ),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3 [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4ddf)
  ) \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) \mem.vel_n_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_9_I1 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf7ef)
  ) \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_9_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h66d9)
  ) \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0 [2]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O [2]),
    .I2(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .O(\mem.vel_n_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa2a)
  ) \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ef0)
  ) \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I1(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(\cl0.hzX ),
    .D(\mem.vel_n [10]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFES_Q  (
    .C(\cl0.hzX ),
    .D(\mem.alt_n [10]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .S(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .O(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0107)
  ) \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [3]),
    .O(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [1]),
    .O(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O [0]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c00)
  ) \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0 [3]),
    .O(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_I2 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ef0)
  ) \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [1]),
    .I1(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c33)
  ) \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [1]),
    .I2(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I1 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf30f)
  ) \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [1]),
    .I2(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I1 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h80c0)
  ) \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:254.3-264.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER red_SB_DFFER_Q (
    .C(\cl0.hzX ),
    .D(red_SB_DFFER_Q_D),
    .E(red_SB_DFFER_Q_E),
    .Q(red),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3303)
  ) red_SB_DFFER_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(red_SB_DFFER_Q_D_SB_LUT4_O_I1),
    .I2(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(red_SB_DFFER_Q_D)
  );
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO (
    .CI(red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I1),
    .I0(\mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [1]),
    .I1(1'h0)
  );
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI),
    .I0(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I1 [1]),
    .I1(1'h1)
  );
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0 [1]),
    .I1(1'h1)
  );
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(\mem.alt_n_SB_LUT4_O_I2 [1]),
    .I1(1'h0)
  );
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(\mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I1(1'h0)
  );
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(\mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .I1(1'h1)
  );
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(\mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I1(1'h1)
  );
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [1]),
    .I1(1'h0)
  );
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [1]),
    .I1(1'h1)
  );
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(1'h0)
  );
  (* src = "top.sv:269.12-269.26|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(\mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1 ),
    .CO(red_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .I1(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) red_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(green),
    .I3(red),
    .O(red_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3ef7)
  ) ss0_SB_LUT4_O (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [3]),
    .O(ss0[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8efb)
  ) ss0_SB_LUT4_O_1 (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [3]),
    .O(ss0[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha2bf)
  ) ss0_SB_LUT4_O_2 (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [3]),
    .O(ss0[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb69e)
  ) ss0_SB_LUT4_O_3 (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [3]),
    .O(ss0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdff4)
  ) ss0_SB_LUT4_O_4 (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [3]),
    .O(ss0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf9e4)
  ) ss0_SB_LUT4_O_5 (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [3]),
    .O(ss0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb7eb)
  ) ss0_SB_LUT4_O_6 (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O [3]),
    .O(ss0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h038b)
  ) ss1_SB_LUT4_O (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [2]),
    .I1(ss1_SB_LUT4_O_I1[1]),
    .I2(ss1_SB_LUT4_O_I2[2]),
    .I3(ss1_SB_LUT4_O_I1[2]),
    .O(ss1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3edf)
  ) ss1_SB_LUT4_O_1 (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [3]),
    .O(ss1[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss1_SB_LUT4_O_6_I3[0]),
    .I3(ss1_SB_LUT4_O_6_I3[1]),
    .O(ss1[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss1_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss1_SB_LUT4_O_3_I2[0]),
    .I3(ss1_SB_LUT4_O_6_I3[1]),
    .O(ss1[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8abf)
  ) ss1_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [3]),
    .O(ss1_SB_LUT4_O_3_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss1_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss1_SB_LUT4_O_4_I2[0]),
    .I3(ss1_SB_LUT4_O_6_I3[1]),
    .O(ss1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9eb6)
  ) ss1_SB_LUT4_O_4_I2_SB_LUT4_O (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [3]),
    .O(ss1_SB_LUT4_O_4_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss1_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss1_SB_LUT4_O_5_I2[0]),
    .I3(ss1_SB_LUT4_O_6_I3[1]),
    .O(ss1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hedd8)
  ) ss1_SB_LUT4_O_5_I2_SB_LUT4_O (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [3]),
    .O(ss1_SB_LUT4_O_5_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss1_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss1_SB_LUT4_O_6_I2[0]),
    .I3(ss1_SB_LUT4_O_6_I3[1]),
    .O(ss1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9feb)
  ) ss1_SB_LUT4_O_6_I2_SB_LUT4_O (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [3]),
    .O(ss1_SB_LUT4_O_6_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb2ef)
  ) ss1_SB_LUT4_O_6_I3_SB_LUT4_O (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [3]),
    .O(ss1_SB_LUT4_O_6_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) ss1_SB_LUT4_O_6_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [2]),
    .I2(ss1_SB_LUT4_O_I1[1]),
    .I3(ss1_SB_LUT4_O_I1[2]),
    .O(ss1_SB_LUT4_O_6_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) ss1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [3]),
    .O(ss1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0023)
  ) ss1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [3]),
    .O(ss1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fe7)
  ) ss2_SB_LUT4_O (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [3]),
    .O(ss2[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss2_SB_LUT4_O_1_I2[0]),
    .I3(ss1_SB_LUT4_O_I1[2]),
    .O(ss2[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8feb)
  ) ss2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [3]),
    .O(ss2_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss2_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss2_SB_LUT4_O_2_I2[0]),
    .I3(ss1_SB_LUT4_O_I1[2]),
    .O(ss2[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hab2f)
  ) ss2_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [3]),
    .O(ss2_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss2_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss2_SB_LUT4_O_3_I2[0]),
    .I3(ss1_SB_LUT4_O_I1[2]),
    .O(ss2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb96e)
  ) ss2_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [3]),
    .O(ss2_SB_LUT4_O_3_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss2_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss2_SB_LUT4_O_4_I2[0]),
    .I3(ss1_SB_LUT4_O_I1[2]),
    .O(ss2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdff4)
  ) ss2_SB_LUT4_O_4_I2_SB_LUT4_O (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [3]),
    .O(ss2_SB_LUT4_O_4_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss2_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss2_SB_LUT4_O_5_I2[0]),
    .I3(ss1_SB_LUT4_O_I1[2]),
    .O(ss2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe94)
  ) ss2_SB_LUT4_O_5_I2_SB_LUT4_O (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [3]),
    .O(ss2_SB_LUT4_O_5_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss2_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss2_SB_LUT4_O_6_I2[0]),
    .I3(ss1_SB_LUT4_O_I1[2]),
    .O(ss2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbe7b)
  ) ss2_SB_LUT4_O_6_I2_SB_LUT4_O (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [3]),
    .O(ss2_SB_LUT4_O_6_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3fb)
  ) ss3_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_I0[0]),
    .I1(ss3_SB_LUT4_O_I1[1]),
    .I2(ss3_SB_LUT4_O_I1[2]),
    .I3(ss3_SB_LUT4_O_I3[2]),
    .O(ss3[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3330)
  ) ss3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1]),
    .I2(ss3_SB_LUT4_O_I1[2]),
    .I3(ss3_SB_LUT4_O_4_I3[3]),
    .O(ss3[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) ss3_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I2(ss3_SB_LUT4_O_2_I2[1]),
    .I3(ss3_SB_LUT4_O_I0[1]),
    .O(ss3[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1511)
  ) ss3_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I2(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O [0]),
    .I3(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O [1]),
    .O(ss3_SB_LUT4_O_2_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss3_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1]),
    .I3(ss3_SB_LUT4_O_3_I3[1]),
    .O(ss3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5b3c)
  ) ss3_SB_LUT4_O_3_I3_SB_LUT4_O (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I2(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O [0]),
    .I3(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O [1]),
    .O(ss3_SB_LUT4_O_3_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0015)
  ) ss3_SB_LUT4_O_4 (
    .I0(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1]),
    .I1(ss3_SB_LUT4_O_I3[0]),
    .I2(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O [1]),
    .I3(ss3_SB_LUT4_O_4_I3[3]),
    .O(ss3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss3_SB_LUT4_O_4_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_I0[0]),
    .I3(ss3_SB_LUT4_O_I0[1]),
    .O(ss3_SB_LUT4_O_4_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss3_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1]),
    .I3(ss3_SB_LUT4_O_5_I3[1]),
    .O(ss3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6cda)
  ) ss3_SB_LUT4_O_5_I3_SB_LUT4_O (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I2(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O [0]),
    .I3(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O [1]),
    .O(ss3_SB_LUT4_O_5_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss3_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1]),
    .I3(ss3_SB_LUT4_O_6_I3[1]),
    .O(ss3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5f6b)
  ) ss3_SB_LUT4_O_6_I3_SB_LUT4_O (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I2(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O [0]),
    .I3(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O [1]),
    .O(ss3_SB_LUT4_O_6_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) ss3_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .O(ss3_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss3_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O [0]),
    .I3(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O [1]),
    .O(ss3_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3303)
  ) ss3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1]),
    .I2(ss3_SB_LUT4_O_I3[0]),
    .I3(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O [0]),
    .O(ss3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6664)
  ) ss3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I2(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O [0]),
    .I3(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O [1]),
    .O(ss3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) ss3_SB_LUT4_O_I3_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_I3[0]),
    .I2(ss3_SB_LUT4_O_I3[1]),
    .I3(ss3_SB_LUT4_O_I3[2]),
    .O(ss1_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) ss3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O [3]),
    .O(ss3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O [0]),
    .I3(\disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O [1]),
    .O(ss3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss3_SB_LUT4_O_I3_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .O(ss3_SB_LUT4_O_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR ss5_SB_DFFR_Q (
    .C(\disp.clk ),
    .D(ss5_SB_DFFR_Q_D[3]),
    .Q(ss5[2]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff0c)
  ) ss5_SB_DFFR_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(ss5_SB_LUT4_O_I2[0]),
    .I2(ss5_SB_DFFR_Q_D_SB_LUT4_O_I2[2]),
    .I3(ss5_SB_DFFR_Q_D_SB_LUT4_O_I3[2]),
    .O(ss5_SB_DFFR_Q_D[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) ss5_SB_DFFR_Q_D_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\disp.clk_SB_DFFR_C_Q [0]),
    .I2(ss5_SB_DFFR_Q_D_SB_LUT4_O_1_I2[1]),
    .I3(ss5_SB_DFFR_Q_D_SB_LUT4_O_I2[2]),
    .O(ss5_SB_DFFR_Q_D[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) ss5_SB_DFFR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(key_out[1]),
    .I2(key_out_SB_LUT4_O_3_I2_SB_LUT4_I2_O[1]),
    .I3(ss5_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]),
    .O(ss5_SB_DFFR_Q_D_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) ss5_SB_DFFR_Q_D_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(ss5[2]),
    .I2(ss5_SB_DFFR_Q_D_SB_LUT4_O_I2[1]),
    .I3(ss5_SB_DFFR_Q_D_SB_LUT4_O_I2[2]),
    .O(ss5_SB_DFFR_Q_D[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) ss5_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(key_out_SB_LUT4_O_3_I2_SB_LUT4_I2_O[0]),
    .I2(key_out[0]),
    .I3(ss5_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(ss5_SB_DFFR_Q_D_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss5_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(key_out_SB_LUT4_O_3_I2_SB_LUT4_I2_O[0]),
    .I3(key_out_SB_LUT4_O_3_I2_SB_LUT4_I2_O[1]),
    .O(ss5_SB_DFFR_Q_D_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss5_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss5_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]),
    .I3(ss5_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(ss5_SB_DFFR_Q_D_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) ss5_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(in[18]),
    .I2(in[16]),
    .I3(key_out[0]),
    .O(ss5_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss5_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(key_out[1]),
    .I3(key_out_SB_LUT4_O_3_I2_SB_LUT4_I2_O[1]),
    .O(ss5_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff0f)
  ) ss5_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss5_SB_LUT4_O_I2[0]),
    .I3(ss6[0]),
    .O(ss5[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) ss5_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss5_SB_LUT4_O_I2[0]),
    .I3(ss6[3]),
    .O(ss5[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff0f)
  ) ss5_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\disp.clk_SB_DFFR_C_Q [0]),
    .I3(ss6[2]),
    .O(ss5[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) ss6_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss5_SB_LUT4_O_I2[0]),
    .I3(ss5[2]),
    .O(ss6[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) ss6_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\disp.clk_SB_DFFR_C_Q [0]),
    .I3(ss6[2]),
    .O(ss6[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) ss6_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\disp.clk_SB_DFFR_C_Q [0]),
    .I3(ss5[2]),
    .O(ss6[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) ss6_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\disp.clk_SB_DFFR_C_Q [0]),
    .I3(ss6[2]),
    .O(ss6[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) ss7_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss5[2]),
    .I3(ss6[6]),
    .O(ss7[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER thrust_n_SB_DFFER_D (
    .C(\cl0.hzX ),
    .D(thrust_n[3]),
    .E(\cont.wen ),
    .Q(thrust_n_SB_DFFER_D_Q[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER thrust_n_SB_DFFER_D_1 (
    .C(\cl0.hzX ),
    .D(thrust_n[1]),
    .E(\cont.wen ),
    .Q(thrust_n_SB_DFFES_D_Q[1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) thrust_n_SB_DFFER_D_Q_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(thrust_n_SB_DFFES_D_Q[0]),
    .I3(thrust_n_SB_DFFES_D_Q[1]),
    .O(thrust_n_SB_DFFER_D_Q[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:399.3-406.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER thrust_n_SB_DFFER_Q (
    .C(\disp.clk ),
    .D(key_out[3]),
    .E(key_out_SB_LUT4_O_3_I2_SB_LUT4_I2_O[0]),
    .Q(thrust_n[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:399.3-406.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER thrust_n_SB_DFFER_Q_1 (
    .C(\disp.clk ),
    .D(key_out[1]),
    .E(key_out_SB_LUT4_O_3_I2_SB_LUT4_I2_O[0]),
    .Q(thrust_n[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES thrust_n_SB_DFFES_D (
    .C(\cl0.hzX ),
    .D(thrust_n[2]),
    .E(\cont.wen ),
    .Q(thrust_n_SB_DFFES_D_Q[0]),
    .S(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES thrust_n_SB_DFFES_D_1 (
    .C(\cl0.hzX ),
    .D(thrust_n[0]),
    .E(\cont.wen ),
    .Q(thrust_n_SB_DFFES_D_1_Q[2]),
    .S(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:191.5-203.10|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER thrust_n_SB_DFFES_D_1_Q_SB_DFFER_Q (
    .C(\cl0.hzX ),
    .D(\mem.fuel_n [0]),
    .E(\cont.wen ),
    .Q(thrust_n_SB_DFFES_D_1_Q[1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c36)
  ) thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1 (
    .I0(thrust_n_SB_DFFER_D_Q[0]),
    .I1(thrust_n_SB_DFFES_D_1_Q[1]),
    .I2(thrust_n_SB_DFFES_D_1_Q[2]),
    .I3(thrust_n_SB_DFFER_D_Q[1]),
    .O(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha9aa)
  ) thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [3]),
    .O(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:399.3-406.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES thrust_n_SB_DFFES_Q (
    .C(\disp.clk ),
    .D(key_out[2]),
    .E(key_out_SB_LUT4_O_3_I2_SB_LUT4_I2_O[0]),
    .Q(thrust_n[2]),
    .S(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:399.3-406.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES thrust_n_SB_DFFES_Q_1 (
    .C(\disp.clk ),
    .D(key_out[0]),
    .E(key_out_SB_LUT4_O_3_I2_SB_LUT4_I2_O[0]),
    .Q(thrust_n[0]),
    .S(reset)
  );
  assign ss5_SB_DFFR_Q_D_SB_LUT4_O_I2[0] = ss5[2];
  assign { \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [2], \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [0] } = { ss6[6], \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [0] };
  assign { \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [2], \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0] } = { ss6[6], \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [0] };
  assign ss3_SB_LUT4_O_5_I3[0] = \disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1];
  assign \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [0] = red_SB_DFFER_Q_D_SB_LUT4_O_I1;
  assign \key_sync.delay_SB_DFFR_Q_D_SB_LUT4_O_I1 [2:1] = key_out_SB_LUT4_O_3_I2_SB_LUT4_I2_O;
  assign \mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I1_O [1:0] = { \disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1 [1], \disp.clk_SB_DFFR_C_Q [0] };
  assign ss3_SB_LUT4_O_6_I3[0] = \disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1];
  assign \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3 [2:0] = { \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3 [1], \disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I1  };
  assign \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3 [1:0] = { ss5_SB_LUT4_O_I2[0], thrust_n_SB_DFFER_D_Q[0] };
  assign \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I2 [0] = \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1 ;
  assign \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2 [0] = \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3 [2];
  assign \mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0] = \mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [2];
  assign \mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [0] = \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [1];
  assign \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_I1 [1] = \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O [3];
  assign { ss3_SB_LUT4_O_I1[3], ss3_SB_LUT4_O_I1[0] } = { ss3_SB_LUT4_O_I3[2], ss3_SB_LUT4_O_I0[0] };
  assign \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1:0] = { \mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [1], \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1] };
  assign \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1:0] = { \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [1], \mem.alt_n_SB_LUT4_O_I2 [1] };
  assign \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [2:0] = { \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [1], \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1], \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [1] };
  assign \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [2:0] = { \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0 [1], \disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I1 [1], \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [1] };
  assign \mem.fuel_n_SB_LUT4_O_3_I2 [1] = thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1];
  assign \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2 [2:0] = { \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3 [0], \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0  };
  assign \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O [1:0] = { \disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I1 [1], \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [1] };
  assign { \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O [2], \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O [0] } = { ss6[6], \disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_1_I1 [0] };
  assign \mem.fuel_n_SB_LUT4_O_4_I2 [1] = thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1];
  assign \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_1_O [2:0] = { \mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [1], \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1], \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [1] };
  assign \mem.fuel_n_SB_LUT4_O_5_I2_SB_LUT4_O_I3 [1:0] = { \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [1], \mem.fuel_n_SB_LUT4_O_5_I2_SB_LUT4_O_I1 [0] };
  assign \mem.fuel_n_SB_LUT4_O_5_I2 [1] = thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1];
  assign \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0 [1:0] = \mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  assign \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2:0] = { \disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1], ss5_SB_LUT4_O_I2[0], thrust_n_SB_DFFES_D_1_Q[2] };
  assign \disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [0] = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 [1];
  assign { \mem.alt_n_SB_LUT4_O_12_I2 [3], \mem.alt_n_SB_LUT4_O_12_I2 [0] } = { \mem.alt_n_SB_LUT4_O_I2 [3], \mem.alt_n_SB_LUT4_O_I1 [2] };
  assign \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O [0] = \disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1];
  assign \mem.vel_n_SB_LUT4_O_5_I1 [2:1] = \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2:1];
  assign ss1_SB_LUT4_O_I1[0] = \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [2];
  assign \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I3 [0] = \disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1];
  assign \mem.fuel_n_SB_LUT4_O_7_I2 [1] = thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1];
  assign \disp.clk_SB_DFFR_C_Q [1] = \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [1];
  assign \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I2 [1:0] = { \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I2 [1], \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0 [1] };
  assign \mem.vel_n_SB_LUT4_O_6_I1 [2:1] = \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2:1];
  assign \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1 [1:0] = \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 ;
  assign \mem.fuel_n_SB_LUT4_O_8_I2 [1] = thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1];
  assign { \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0 [2], \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0 [0] } = { \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2 [3], \disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1] };
  assign \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3 [1:0] = { \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2 [3], \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1 [2] };
  assign { \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1 [2], \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1 [0] } = { \mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3 [2], thrust_n_SB_DFFES_D_Q[0] };
  assign \mem.vel_n_SB_LUT4_O_15_I1 [2:1] = \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2:1];
  assign \mem.fuel_n_SB_LUT4_O_9_I2 [1] = thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1];
  assign \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3 [1:0] = { ss5[2], \mem.fuel_n_SB_LUT4_O_5_I2_SB_LUT4_O_I1 [0] };
  assign \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O [1] = \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1 ;
  assign \mem.vel_n_SB_LUT4_O_15_I1_SB_LUT4_O_I3 [1:0] = { \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_I2 [1], thrust_n_SB_DFFES_D_1_Q[2] };
  assign \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2 [1:0] = { \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1 , \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [1] };
  assign \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2 [2:1] = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 ;
  assign ss5_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1] = ss5_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2];
  assign \mem.vel_n_SB_LUT4_O_8_I1 [1:0] = { \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I2 [1], \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1  };
  assign \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I2 [1:0] = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 ;
  assign \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I1 [0] = \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [1];
  assign \mem.fuel_n_SB_LUT4_O_2_I2 [1] = thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1];
  assign ss1_SB_LUT4_O_5_I2[1] = ss1_SB_LUT4_O_6_I3[1];
  assign \mem.fuel_n_SB_LUT4_O_13_I2 [1] = thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1];
  assign { \mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [1] } = { \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O [3], \disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1] };
  assign \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0 [1:0] = { \mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [1], \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [1] };
  assign \mem.vel_n_SB_LUT4_O_I1 [2:1] = \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2:1];
  assign \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I3 [1:0] = { \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I2 [3], \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_3_I1 [2] };
  assign { \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I1 [3:2], \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_I1 [0] } = { \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O [0], ss6[6], \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [0] };
  assign \mem.vel_n_SB_LUT4_O_10_I1 [2:1] = \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2:1];
  assign ss2_SB_LUT4_O_1_I2[1] = ss1_SB_LUT4_O_I1[2];
  assign ss1_SB_LUT4_O_3_I2[1] = ss1_SB_LUT4_O_6_I3[1];
  assign { \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2 [2], \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2 [0] } = { ss6[6], \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [0] };
  assign ss1_SB_LUT4_O_4_I2[1] = ss1_SB_LUT4_O_6_I3[1];
  assign \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O [2:1] = { \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [1], \disp.clk_SB_DFFR_C_Q [0] };
  assign { \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_I2 [3], \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_I2 [1:0] } = { \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O [3], \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_I1 [0], \disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1] };
  assign ss1_SB_LUT4_O_6_I2[1] = ss1_SB_LUT4_O_6_I3[1];
  assign ss2_SB_LUT4_O_3_I2[1] = ss1_SB_LUT4_O_I1[2];
  assign \mem.fuel_n_SB_LUT4_O_11_I2 [1] = thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1];
  assign ss2_SB_LUT4_O_2_I2[1] = ss1_SB_LUT4_O_I1[2];
  assign \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I3 [1:0] = { \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [2], ss5[2] };
  assign \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [1:0] = { ss5_SB_LUT4_O_I2[0], thrust_n_SB_DFFES_D_Q[0] };
  assign \mem.fuel_n_SB_LUT4_O_10_I2 [1] = thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1];
  assign \mem.vel_n_SB_LUT4_O_12_I1 [2:1] = \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2:1];
  assign \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0] = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0 [3];
  assign ss2_SB_LUT4_O_4_I2[1] = ss1_SB_LUT4_O_I1[2];
  assign { \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [2], \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [0] } = { ss6[6], \mem.alt_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [0] };
  assign \mem.fuel_n_SB_LUT4_O_12_I2 [1] = thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1];
  assign { \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1 [2], \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1 [0] } = { ss6[6], \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [0] };
  assign { ss3_SB_LUT4_O_2_I2[2], ss3_SB_LUT4_O_2_I2[0] } = { ss3_SB_LUT4_O_I0[1], \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [1] };
  assign \cl0.hzX_SB_DFFER_Q_E [0] = \cl0.nextct_SB_LUT4_O_7_I2 ;
  assign \mem.vel_n_SB_LUT4_O_9_I1 [2:1] = \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2:1];
  assign \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O [0] = \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_I1_O [1];
  assign \mem.alt_n_SB_LUT4_O_9_I3 [1:0] = { \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1], \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [3] };
  assign \mem.alt_n_SB_LUT4_O_10_I3 [0] = \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [1];
  assign ss2_SB_LUT4_O_5_I2[1] = ss1_SB_LUT4_O_I1[2];
  assign \mem.vel_n_SB_LUT4_O_11_I1 [2:1] = \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2:1];
  assign \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I2 [1:0] = { \mem.vel_n_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O [2], \mem.vel_n_SB_LUT4_O_I1_SB_LUT4_O_I0 [2] };
  assign \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2_SB_LUT4_I2_O [1:0] = { \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [3], \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [3] };
  assign \cl0.nextct_SB_LUT4_O_6_I2 [3] = \cl0.nextct_SB_LUT4_O_7_I2 ;
  assign \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O [1:0] = { ss5_SB_LUT4_O_I2[0], thrust_n_SB_DFFES_D_Q[1] };
  assign \mem.vel_n_SB_LUT4_O_13_I1 [2:1] = \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2:1];
  assign \mem.vel_n_SB_LUT4_O_14_I1 [2:1] = \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2:1];
  assign \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I2 [1:0] = \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [1:0];
  assign ss2_SB_LUT4_O_6_I2[1] = ss1_SB_LUT4_O_I1[2];
  assign \mem.vel_n_SB_LUT4_O_7_I1 [2:1] = \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2:1];
  assign { \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [3], \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [0] } = { \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I3 [3], \disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1] };
  assign { \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [2], \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [0] } = { ss6[6], \mem.alt_n_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O [0] };
  assign \mem.vel_n_SB_LUT4_O_4_I1 [2:1] = \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2:1];
  assign \mem.vel_n_SB_LUT4_O_1_I1 [2:1] = \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2:1];
  assign { key_out_SB_LUT4_O_3_I2[3], key_out_SB_LUT4_O_3_I2[1:0] } = { key_out[2], in[8], in[10] };
  assign \mem.fuel_n_SB_LUT4_O_6_I2 [1] = thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1];
  assign \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O [2:0] = { \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1], \mem.vel_n_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [1], \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2_I1_SB_LUT4_I2_O [1] };
  assign { \disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_I2 [2], \disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1_SB_LUT4_O_I2 [0] } = { ss6[6], \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I0 [0] };
  assign \mem.vel_n_SB_LUT4_O_3_I1 [2:1] = \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2:1];
  assign ss3_SB_LUT4_O_3_I3[0] = \disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1];
  assign ss5_SB_LUT4_O_I2[1] = ss5[2];
  assign { \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 [2], \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 [0] } = { thrust_n_SB_DFFES_D_Q[1], thrust_n_SB_DFFER_D_Q[0] };
  assign \mem.vel_n_SB_LUT4_O_2_I1 [2:1] = \mem.alt_n_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [2:1];
  assign { thrust_n_SB_DFFES_D_1_Q[3], thrust_n_SB_DFFES_D_1_Q[0] } = thrust_n_SB_DFFER_D_Q;
  assign key_out_SB_LUT4_O_1_I2[1:0] = { in[1], in[3] };
  assign { \mem.alt_n_SB_LUT4_O_I1 [3], \mem.alt_n_SB_LUT4_O_I1 [0] } = { \mem.alt_n_SB_LUT4_O_I2 [3], \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0 [2] };
  assign { ss5_SB_DFFR_Q_D_SB_LUT4_O_1_I2[2], ss5_SB_DFFR_Q_D_SB_LUT4_O_1_I2[0] } = { ss5_SB_DFFR_Q_D_SB_LUT4_O_I2[2], \disp.clk_SB_DFFR_C_Q [0] };
  assign { \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [2], \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [0] } = { ss6[6], \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 [0] };
  assign { ss1_SB_LUT4_O_I2[3], ss1_SB_LUT4_O_I2[1:0] } = { ss1_SB_LUT4_O_I1[2:1], \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O [2] };
  assign \disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_I1 [0] = \disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1];
  assign key_out_SB_LUT4_O_2_I2[1:0] = { in[2], in[3] };
  assign \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3 [2:0] = { ss5[2], \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1], \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [0] };
  assign ss3_SB_LUT4_O_4_I3[2:0] = { \disp.clk_SB_DFFR_C_Q_SB_LUT4_I0_O [1], ss3_SB_LUT4_O_I3[0], \disp.clk_SB_DFFR_C_Q_SB_LUT4_I2_O [1] };
  assign ss5_SB_DFFR_Q_D_SB_LUT4_O_I3[1:0] = { ss5_SB_DFFR_Q_D_SB_LUT4_O_I2[2], ss5_SB_LUT4_O_I2[0] };
  assign ss5_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] = { key_out[0], key_out_SB_LUT4_O_3_I2_SB_LUT4_I2_O[0] };
  assign { \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2 [2], \mem.vel_n_SB_LUT4_O_8_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2 [0] } = { ss6[6], \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O [0] };
  assign alt_n = { 1'h0, \mem.alt_n [14:0] };
  assign \cl0.clk  = hz100;
  assign \cl0.lim  = 8'h18;
  assign \cl0.rst  = reset;
  assign clk = \cl0.hzX ;
  assign \cont.bd0.bd.bd0.ci  = 1'h0;
  assign \cont.bd0.bd.bd0.fa_4.ci  = 1'h0;
  assign \cont.bd0.bd.bd0.fa_4.fa0.ci  = 1'h0;
  assign { \cont.bd0.bd.bd0.fax.a [3], \cont.bd0.bd.bd0.fax.a [0] } = 2'h0;
  assign \cont.bd0.bd.bd0.fax.c1  = 1'h0;
  assign \cont.bd0.bd.bd0.fax.ci  = 1'h0;
  assign \cont.bd0.bd.bd0.fax.fa0.a  = 1'h0;
  assign \cont.bd0.bd.bd0.fax.fa0.ci  = 1'h0;
  assign \cont.bd0.bd.bd0.fax.fa0.co  = 1'h0;
  assign \cont.bd0.bd.bd0.fax.fa1.ci  = 1'h0;
  assign \cont.bd0.bd.bd0.fax.fa3.a  = 1'h0;
  assign { \cont.bd0.bd.bd1.fax.a [3], \cont.bd0.bd.bd1.fax.a [0] } = 2'h0;
  assign \cont.bd0.bd.bd1.fax.c1  = 1'h0;
  assign \cont.bd0.bd.bd1.fax.ci  = 1'h0;
  assign \cont.bd0.bd.bd1.fax.fa0.a  = 1'h0;
  assign \cont.bd0.bd.bd1.fax.fa0.ci  = 1'h0;
  assign \cont.bd0.bd.bd1.fax.fa0.co  = 1'h0;
  assign \cont.bd0.bd.bd1.fax.fa1.ci  = 1'h0;
  assign \cont.bd0.bd.bd1.fax.fa3.a  = 1'h0;
  assign { \cont.bd0.bd.bd2.fax.a [3], \cont.bd0.bd.bd2.fax.a [0] } = 2'h0;
  assign \cont.bd0.bd.bd2.fax.c1  = 1'h0;
  assign \cont.bd0.bd.bd2.fax.ci  = 1'h0;
  assign \cont.bd0.bd.bd2.fax.fa0.a  = 1'h0;
  assign \cont.bd0.bd.bd2.fax.fa0.ci  = 1'h0;
  assign \cont.bd0.bd.bd2.fax.fa0.co  = 1'h0;
  assign \cont.bd0.bd.bd2.fax.fa1.ci  = 1'h0;
  assign \cont.bd0.bd.bd2.fax.fa3.a  = 1'h0;
  assign { \cont.bd0.bd.bd3.fax.a [3], \cont.bd0.bd.bd3.fax.a [0] } = 2'h0;
  assign \cont.bd0.bd.bd3.fax.c1  = 1'h0;
  assign \cont.bd0.bd.bd3.fax.ci  = 1'h0;
  assign \cont.bd0.bd.bd3.fax.fa0.a  = 1'h0;
  assign \cont.bd0.bd.bd3.fax.fa0.ci  = 1'h0;
  assign \cont.bd0.bd.bd3.fax.fa0.co  = 1'h0;
  assign \cont.bd0.bd.bd3.fax.fa1.ci  = 1'h0;
  assign \cont.bd0.bd.bd3.fax.fa3.a  = 1'h0;
  assign \cont.bd0.bd.ci  = 1'h0;
  assign \cont.bd0.op  = 1'h0;
  assign \cont.clk  = \cl0.hzX ;
  assign \cont.crash  = red;
  assign \cont.land  = green;
  assign \cont.rst  = reset;
  assign crash = red;
  assign \disp.bas4_1.a  = 16'h0000;
  assign \disp.bas4_1.bd.a  = 16'h0000;
  assign \disp.bas4_1.bd.bd0.a  = 4'h0;
  assign \disp.bas4_1.bd.bd0.ci  = 1'h1;
  assign \disp.bas4_1.bd.bd0.fa_4.a  = 4'h0;
  assign \disp.bas4_1.bd.bd0.fa_4.ci  = 1'h1;
  assign \disp.bas4_1.bd.bd0.fa_4.fa0.a  = 1'h0;
  assign \disp.bas4_1.bd.bd0.fa_4.fa0.ci  = 1'h1;
  assign \disp.bas4_1.bd.bd0.fa_4.fa1.a  = 1'h0;
  assign \disp.bas4_1.bd.bd0.fa_4.fa2.a  = 1'h0;
  assign \disp.bas4_1.bd.bd0.fa_4.fa3.a  = 1'h0;
  assign { \disp.bas4_1.bd.bd0.fax.a [3], \disp.bas4_1.bd.bd0.fax.a [0] } = 2'h0;
  assign \disp.bas4_1.bd.bd0.fax.c1  = 1'h0;
  assign \disp.bas4_1.bd.bd0.fax.ci  = 1'h0;
  assign \disp.bas4_1.bd.bd0.fax.fa0.a  = 1'h0;
  assign \disp.bas4_1.bd.bd0.fax.fa0.ci  = 1'h0;
  assign \disp.bas4_1.bd.bd0.fax.fa0.co  = 1'h0;
  assign \disp.bas4_1.bd.bd0.fax.fa1.ci  = 1'h0;
  assign \disp.bas4_1.bd.bd0.fax.fa3.a  = 1'h0;
  assign \disp.bas4_1.bd.bd1.a  = 4'h0;
  assign \disp.bas4_1.bd.bd1.fa_4.a  = 4'h0;
  assign \disp.bas4_1.bd.bd1.fa_4.fa0.a  = 1'h0;
  assign \disp.bas4_1.bd.bd1.fa_4.fa1.a  = 1'h0;
  assign \disp.bas4_1.bd.bd1.fa_4.fa2.a  = 1'h0;
  assign \disp.bas4_1.bd.bd1.fa_4.fa3.a  = 1'h0;
  assign { \disp.bas4_1.bd.bd1.fax.a [3], \disp.bas4_1.bd.bd1.fax.a [0] } = 2'h0;
  assign \disp.bas4_1.bd.bd1.fax.c1  = 1'h0;
  assign \disp.bas4_1.bd.bd1.fax.ci  = 1'h0;
  assign \disp.bas4_1.bd.bd1.fax.fa0.a  = 1'h0;
  assign \disp.bas4_1.bd.bd1.fax.fa0.ci  = 1'h0;
  assign \disp.bas4_1.bd.bd1.fax.fa0.co  = 1'h0;
  assign \disp.bas4_1.bd.bd1.fax.fa1.ci  = 1'h0;
  assign \disp.bas4_1.bd.bd1.fax.fa3.a  = 1'h0;
  assign \disp.bas4_1.bd.bd2.a  = 4'h0;
  assign \disp.bas4_1.bd.bd2.fa_4.a  = 4'h0;
  assign \disp.bas4_1.bd.bd2.fa_4.fa0.a  = 1'h0;
  assign \disp.bas4_1.bd.bd2.fa_4.fa1.a  = 1'h0;
  assign \disp.bas4_1.bd.bd2.fa_4.fa2.a  = 1'h0;
  assign \disp.bas4_1.bd.bd2.fa_4.fa3.a  = 1'h0;
  assign { \disp.bas4_1.bd.bd2.fax.a [3], \disp.bas4_1.bd.bd2.fax.a [0] } = 2'h0;
  assign \disp.bas4_1.bd.bd2.fax.c1  = 1'h0;
  assign \disp.bas4_1.bd.bd2.fax.ci  = 1'h0;
  assign \disp.bas4_1.bd.bd2.fax.fa0.a  = 1'h0;
  assign \disp.bas4_1.bd.bd2.fax.fa0.ci  = 1'h0;
  assign \disp.bas4_1.bd.bd2.fax.fa0.co  = 1'h0;
  assign \disp.bas4_1.bd.bd2.fax.fa1.ci  = 1'h0;
  assign \disp.bas4_1.bd.bd2.fax.fa3.a  = 1'h0;
  assign \disp.bas4_1.bd.bd3.a  = 4'h0;
  assign \disp.bas4_1.bd.bd3.fa_4.a  = 4'h0;
  assign \disp.bas4_1.bd.bd3.fa_4.fa0.a  = 1'h0;
  assign \disp.bas4_1.bd.bd3.fa_4.fa1.a  = 1'h0;
  assign \disp.bas4_1.bd.bd3.fa_4.fa2.a  = 1'h0;
  assign \disp.bas4_1.bd.bd3.fa_4.fa3.a  = 1'h0;
  assign { \disp.bas4_1.bd.bd3.fax.a [3], \disp.bas4_1.bd.bd3.fax.a [0] } = 2'h0;
  assign \disp.bas4_1.bd.bd3.fax.c1  = 1'h0;
  assign \disp.bas4_1.bd.bd3.fax.ci  = 1'h0;
  assign \disp.bas4_1.bd.bd3.fax.fa0.a  = 1'h0;
  assign \disp.bas4_1.bd.bd3.fax.fa0.ci  = 1'h0;
  assign \disp.bas4_1.bd.bd3.fax.fa0.co  = 1'h0;
  assign \disp.bas4_1.bd.bd3.fax.fa1.ci  = 1'h0;
  assign \disp.bas4_1.bd.bd3.fax.fa3.a  = 1'h0;
  assign \disp.bas4_1.bd.ci  = 1'h1;
  assign \disp.bas4_1.op  = 1'h1;
  assign \disp.crash  = red;
  assign \disp.disp_value [0] = 1'hx;
  assign \disp.dummy [7] = 1'hx;
  assign \disp.green  = green;
  assign \disp.land  = green;
  assign \disp.red  = red;
  assign \disp.rst  = reset;
  assign \disp.s0.SEG7[0]  = 7'h3f;
  assign \disp.s0.SEG7[10]  = 7'h77;
  assign \disp.s0.SEG7[11]  = 7'h7c;
  assign \disp.s0.SEG7[12]  = 7'h39;
  assign \disp.s0.SEG7[13]  = 7'h5e;
  assign \disp.s0.SEG7[14]  = 7'h79;
  assign \disp.s0.SEG7[15]  = 7'h71;
  assign \disp.s0.SEG7[1]  = 7'h06;
  assign \disp.s0.SEG7[2]  = 7'h5b;
  assign \disp.s0.SEG7[3]  = 7'h4f;
  assign \disp.s0.SEG7[4]  = 7'h66;
  assign \disp.s0.SEG7[5]  = 7'h6d;
  assign \disp.s0.SEG7[6]  = 7'h7d;
  assign \disp.s0.SEG7[7]  = 7'h07;
  assign \disp.s0.SEG7[8]  = 7'h7f;
  assign \disp.s0.SEG7[9]  = 7'h67;
  assign \disp.s0.enable  = 1'h1;
  assign \disp.s0.out  = ss0[6:0];
  assign \disp.s1.SEG7[0]  = 7'h3f;
  assign \disp.s1.SEG7[10]  = 7'h77;
  assign \disp.s1.SEG7[11]  = 7'h7c;
  assign \disp.s1.SEG7[12]  = 7'h39;
  assign \disp.s1.SEG7[13]  = 7'h5e;
  assign \disp.s1.SEG7[14]  = 7'h79;
  assign \disp.s1.SEG7[15]  = 7'h71;
  assign \disp.s1.SEG7[1]  = 7'h06;
  assign \disp.s1.SEG7[2]  = 7'h5b;
  assign \disp.s1.SEG7[3]  = 7'h4f;
  assign \disp.s1.SEG7[4]  = 7'h66;
  assign \disp.s1.SEG7[5]  = 7'h6d;
  assign \disp.s1.SEG7[6]  = 7'h7d;
  assign \disp.s1.SEG7[7]  = 7'h07;
  assign \disp.s1.SEG7[8]  = 7'h7f;
  assign \disp.s1.SEG7[9]  = 7'h67;
  assign \disp.s1.out  = ss1[6:0];
  assign \disp.s2.SEG7[0]  = 7'h3f;
  assign \disp.s2.SEG7[10]  = 7'h77;
  assign \disp.s2.SEG7[11]  = 7'h7c;
  assign \disp.s2.SEG7[12]  = 7'h39;
  assign \disp.s2.SEG7[13]  = 7'h5e;
  assign \disp.s2.SEG7[14]  = 7'h79;
  assign \disp.s2.SEG7[15]  = 7'h71;
  assign \disp.s2.SEG7[1]  = 7'h06;
  assign \disp.s2.SEG7[2]  = 7'h5b;
  assign \disp.s2.SEG7[3]  = 7'h4f;
  assign \disp.s2.SEG7[4]  = 7'h66;
  assign \disp.s2.SEG7[5]  = 7'h6d;
  assign \disp.s2.SEG7[6]  = 7'h7d;
  assign \disp.s2.SEG7[7]  = 7'h07;
  assign \disp.s2.SEG7[8]  = 7'h7f;
  assign \disp.s2.SEG7[9]  = 7'h67;
  assign \disp.s2.out  = ss2[6:0];
  assign \disp.s3.SEG7[0]  = 7'h3f;
  assign \disp.s3.SEG7[10]  = 7'h77;
  assign \disp.s3.SEG7[11]  = 7'h7c;
  assign \disp.s3.SEG7[12]  = 7'h39;
  assign \disp.s3.SEG7[13]  = 7'h5e;
  assign \disp.s3.SEG7[14]  = 7'h79;
  assign \disp.s3.SEG7[15]  = 7'h71;
  assign \disp.s3.SEG7[1]  = 7'h06;
  assign \disp.s3.SEG7[2]  = 7'h5b;
  assign \disp.s3.SEG7[3]  = 7'h4f;
  assign \disp.s3.SEG7[4]  = 7'h66;
  assign \disp.s3.SEG7[5]  = 7'h6d;
  assign \disp.s3.SEG7[6]  = 7'h7d;
  assign \disp.s3.SEG7[7]  = 7'h07;
  assign \disp.s3.SEG7[8]  = 7'h7f;
  assign \disp.s3.SEG7[9]  = 7'h67;
  assign \disp.s3.out  = \disp.dummy [6:0];
  assign \disp.ss0  = { 1'hx, ss0[6:0] };
  assign \disp.ss1  = { 1'hx, ss1[6:0] };
  assign \disp.ss2  = { 1'hx, ss2[6:0] };
  assign \disp.ss3  = { 1'hx, ss3[6:0] };
  assign \disp.ss5  = { 1'h0, ss5[6:4], ss5[5], ss5[2], 1'h0, ss5[2] };
  assign \disp.ss6  = { 1'h0, ss6[6], 2'h3, ss6[3:2], ss6[2], ss6[0] };
  assign \disp.ss7  = { 1'h0, ss5[6], 1'h1, ss5[4], ss6[6], ss5[5], ss5[5], ss7[0] };
  assign \disp.thrust [15:4] = 12'h000;
  assign fuel_n = { 1'h0, \mem.fuel_n [14:0] };
  assign key_clk = \disp.clk ;
  assign \key_sync.clk  = hz100;
  assign \key_sync.delay [1] = \disp.clk ;
  assign \key_sync.keyclk  = \disp.clk ;
  assign \key_sync.keyin  = in;
  assign \key_sync.keyout  = key_out;
  assign \key_sync.rst  = reset;
  assign land = green;
  assign \mem.alt_n [15] = 1'h0;
  assign \mem.clk  = \cl0.hzX ;
  assign \mem.fuel_n [15] = 1'h0;
  assign \mem.rst  = reset;
  assign \mem.thrust  = { 12'h000, \disp.thrust [3:0] };
  assign \mem.thrust_n  = { 12'h000, thrust_n };
  assign \mem.wen  = \cont.wen ;
  assign ss0[7] = 1'hx;
  assign ss1[7] = 1'hx;
  assign ss2[7] = 1'hx;
  assign ss3[7] = 1'hx;
  assign { ss5[7], ss5[3], ss5[1:0] } = { 1'h0, ss5[5], 1'h0, ss5[2] };
  assign { ss6[7], ss6[5:4], ss6[1] } = { 3'h3, ss6[2] };
  assign ss7[7:1] = { 1'h0, ss5[6], 1'h1, ss5[4], ss6[6], ss5[5], ss5[5] };
  assign thrust = { 12'h000, \disp.thrust [3:0] };
  assign \u0.alt_n  = { 1'h0, \mem.alt_n [14:0] };
  assign \u0.bd0.bd.bd0.ci  = 1'h0;
  assign \u0.bd0.bd.bd0.fa_4.ci  = 1'h0;
  assign \u0.bd0.bd.bd0.fa_4.fa0.ci  = 1'h0;
  assign { \u0.bd0.bd.bd0.fax.a [3], \u0.bd0.bd.bd0.fax.a [0] } = 2'h0;
  assign \u0.bd0.bd.bd0.fax.c1  = 1'h0;
  assign \u0.bd0.bd.bd0.fax.ci  = 1'h0;
  assign \u0.bd0.bd.bd0.fax.fa0.a  = 1'h0;
  assign \u0.bd0.bd.bd0.fax.fa0.ci  = 1'h0;
  assign \u0.bd0.bd.bd0.fax.fa0.co  = 1'h0;
  assign \u0.bd0.bd.bd0.fax.fa1.ci  = 1'h0;
  assign \u0.bd0.bd.bd0.fax.fa3.a  = 1'h0;
  assign { \u0.bd0.bd.bd1.fax.a [3], \u0.bd0.bd.bd1.fax.a [0] } = 2'h0;
  assign \u0.bd0.bd.bd1.fax.c1  = 1'h0;
  assign \u0.bd0.bd.bd1.fax.ci  = 1'h0;
  assign \u0.bd0.bd.bd1.fax.fa0.a  = 1'h0;
  assign \u0.bd0.bd.bd1.fax.fa0.ci  = 1'h0;
  assign \u0.bd0.bd.bd1.fax.fa0.co  = 1'h0;
  assign \u0.bd0.bd.bd1.fax.fa1.ci  = 1'h0;
  assign \u0.bd0.bd.bd1.fax.fa3.a  = 1'h0;
  assign { \u0.bd0.bd.bd2.fax.a [3], \u0.bd0.bd.bd2.fax.a [0] } = 2'h0;
  assign \u0.bd0.bd.bd2.fax.c1  = 1'h0;
  assign \u0.bd0.bd.bd2.fax.ci  = 1'h0;
  assign \u0.bd0.bd.bd2.fax.fa0.a  = 1'h0;
  assign \u0.bd0.bd.bd2.fax.fa0.ci  = 1'h0;
  assign \u0.bd0.bd.bd2.fax.fa0.co  = 1'h0;
  assign \u0.bd0.bd.bd2.fax.fa1.ci  = 1'h0;
  assign \u0.bd0.bd.bd2.fax.fa3.a  = 1'h0;
  assign { \u0.bd0.bd.bd3.fax.a [3], \u0.bd0.bd.bd3.fax.a [0] } = 2'h0;
  assign \u0.bd0.bd.bd3.fax.c1  = 1'h0;
  assign \u0.bd0.bd.bd3.fax.ci  = 1'h0;
  assign \u0.bd0.bd.bd3.fax.fa0.a  = 1'h0;
  assign \u0.bd0.bd.bd3.fax.fa0.ci  = 1'h0;
  assign \u0.bd0.bd.bd3.fax.fa0.co  = 1'h0;
  assign \u0.bd0.bd.bd3.fax.fa1.ci  = 1'h0;
  assign \u0.bd0.bd.bd3.fax.fa3.a  = 1'h0;
  assign \u0.bd0.bd.ci  = 1'h0;
  assign \u0.bd0.op  = 1'h0;
  assign \u0.bd1.b  = 16'h0005;
  assign \u0.bd1.bc0.in  = 4'h5;
  assign \u0.bd1.bc0.out  = 4'h4;
  assign \u0.bd1.bc1.in  = 4'h0;
  assign \u0.bd1.bc1.out  = 4'h9;
  assign \u0.bd1.bc2.in  = 4'h0;
  assign \u0.bd1.bc2.out  = 4'h9;
  assign \u0.bd1.bc3.in  = 4'h0;
  assign \u0.bd1.bc3.out  = 4'h9;
  assign \u0.bd1.bd.b  = 16'h9994;
  assign \u0.bd1.bd.bd0.b  = 4'h4;
  assign \u0.bd1.bd.bd0.ci  = 1'h1;
  assign \u0.bd1.bd.bd0.fa_4.b  = 4'h4;
  assign \u0.bd1.bd.bd0.fa_4.ci  = 1'h1;
  assign \u0.bd1.bd.bd0.fa_4.fa0.b  = 1'h0;
  assign \u0.bd1.bd.bd0.fa_4.fa0.ci  = 1'h1;
  assign \u0.bd1.bd.bd0.fa_4.fa1.b  = 1'h0;
  assign \u0.bd1.bd.bd0.fa_4.fa2.b  = 1'h1;
  assign \u0.bd1.bd.bd0.fa_4.fa3.b  = 1'h0;
  assign { \u0.bd1.bd.bd0.fax.a [3], \u0.bd1.bd.bd0.fax.a [0] } = 2'h0;
  assign \u0.bd1.bd.bd0.fax.c1  = 1'h0;
  assign \u0.bd1.bd.bd0.fax.ci  = 1'h0;
  assign \u0.bd1.bd.bd0.fax.fa0.a  = 1'h0;
  assign \u0.bd1.bd.bd0.fax.fa0.ci  = 1'h0;
  assign \u0.bd1.bd.bd0.fax.fa0.co  = 1'h0;
  assign \u0.bd1.bd.bd0.fax.fa1.ci  = 1'h0;
  assign \u0.bd1.bd.bd0.fax.fa3.a  = 1'h0;
  assign \u0.bd1.bd.bd1.b  = 4'h9;
  assign \u0.bd1.bd.bd1.fa_4.b  = 4'h9;
  assign \u0.bd1.bd.bd1.fa_4.fa0.b  = 1'h1;
  assign \u0.bd1.bd.bd1.fa_4.fa1.b  = 1'h0;
  assign \u0.bd1.bd.bd1.fa_4.fa2.b  = 1'h0;
  assign \u0.bd1.bd.bd1.fa_4.fa3.b  = 1'h1;
  assign { \u0.bd1.bd.bd1.fax.a [3], \u0.bd1.bd.bd1.fax.a [0] } = 2'h0;
  assign \u0.bd1.bd.bd1.fax.c1  = 1'h0;
  assign \u0.bd1.bd.bd1.fax.ci  = 1'h0;
  assign \u0.bd1.bd.bd1.fax.fa0.a  = 1'h0;
  assign \u0.bd1.bd.bd1.fax.fa0.ci  = 1'h0;
  assign \u0.bd1.bd.bd1.fax.fa0.co  = 1'h0;
  assign \u0.bd1.bd.bd1.fax.fa1.ci  = 1'h0;
  assign \u0.bd1.bd.bd1.fax.fa3.a  = 1'h0;
  assign \u0.bd1.bd.bd2.b  = 4'h9;
  assign \u0.bd1.bd.bd2.fa_4.b  = 4'h9;
  assign \u0.bd1.bd.bd2.fa_4.fa0.b  = 1'h1;
  assign \u0.bd1.bd.bd2.fa_4.fa1.b  = 1'h0;
  assign \u0.bd1.bd.bd2.fa_4.fa2.b  = 1'h0;
  assign \u0.bd1.bd.bd2.fa_4.fa3.b  = 1'h1;
  assign { \u0.bd1.bd.bd2.fax.a [3], \u0.bd1.bd.bd2.fax.a [0] } = 2'h0;
  assign \u0.bd1.bd.bd2.fax.c1  = 1'h0;
  assign \u0.bd1.bd.bd2.fax.ci  = 1'h0;
  assign \u0.bd1.bd.bd2.fax.fa0.a  = 1'h0;
  assign \u0.bd1.bd.bd2.fax.fa0.ci  = 1'h0;
  assign \u0.bd1.bd.bd2.fax.fa0.co  = 1'h0;
  assign \u0.bd1.bd.bd2.fax.fa1.ci  = 1'h0;
  assign \u0.bd1.bd.bd2.fax.fa3.a  = 1'h0;
  assign \u0.bd1.bd.bd3.b  = 4'h9;
  assign \u0.bd1.bd.bd3.fa_4.b  = 4'h9;
  assign \u0.bd1.bd.bd3.fa_4.fa0.b  = 1'h1;
  assign \u0.bd1.bd.bd3.fa_4.fa1.b  = 1'h0;
  assign \u0.bd1.bd.bd3.fa_4.fa2.b  = 1'h0;
  assign \u0.bd1.bd.bd3.fa_4.fa3.b  = 1'h1;
  assign { \u0.bd1.bd.bd3.fax.a [3], \u0.bd1.bd.bd3.fax.a [0] } = 2'h0;
  assign \u0.bd1.bd.bd3.fax.c1  = 1'h0;
  assign \u0.bd1.bd.bd3.fax.ci  = 1'h0;
  assign \u0.bd1.bd.bd3.fax.fa0.a  = 1'h0;
  assign \u0.bd1.bd.bd3.fax.fa0.ci  = 1'h0;
  assign \u0.bd1.bd.bd3.fax.fa0.co  = 1'h0;
  assign \u0.bd1.bd.bd3.fax.fa1.ci  = 1'h0;
  assign \u0.bd1.bd.bd3.fax.fa3.a  = 1'h0;
  assign \u0.bd1.bd.ci  = 1'h1;
  assign \u0.bd1.op  = 1'h1;
  assign \u0.bd1.t0  = 4'h4;
  assign \u0.bd1.t1  = 4'h9;
  assign \u0.bd1.t2  = 4'h9;
  assign \u0.bd1.t3  = 4'h9;
  assign \u0.bd1.temp  = 16'h9994;
  assign \u0.bd2.b [15:4] = 12'h000;
  assign \u0.bd2.bc0.in  = \u0.bd2.b [3:0];
  assign \u0.bd2.bc1.in  = 4'h0;
  assign \u0.bd2.bc2.in  = 4'h0;
  assign \u0.bd2.bc3.in  = 4'h0;
  assign \u0.bd2.bd.b  = { 12'h000, \u0.bd2.b [3:0] };
  assign \u0.bd2.bd.bd0.b  = \u0.bd2.b [3:0];
  assign \u0.bd2.bd.bd0.ci  = 1'h0;
  assign \u0.bd2.bd.bd0.fa_4.b  = \u0.bd2.b [3:0];
  assign \u0.bd2.bd.bd0.fa_4.ci  = 1'h0;
  assign \u0.bd2.bd.bd0.fa_4.fa0.b  = \u0.bd2.b [0];
  assign \u0.bd2.bd.bd0.fa_4.fa0.ci  = 1'h0;
  assign \u0.bd2.bd.bd0.fa_4.fa1.b  = \u0.bd2.b [1];
  assign \u0.bd2.bd.bd0.fa_4.fa2.b  = \u0.bd2.b [2];
  assign \u0.bd2.bd.bd0.fa_4.fa3.b  = \u0.bd2.b [3];
  assign { \u0.bd2.bd.bd0.fax.a [3], \u0.bd2.bd.bd0.fax.a [0] } = 2'h0;
  assign \u0.bd2.bd.bd0.fax.c1  = 1'h0;
  assign \u0.bd2.bd.bd0.fax.ci  = 1'h0;
  assign \u0.bd2.bd.bd0.fax.fa0.a  = 1'h0;
  assign \u0.bd2.bd.bd0.fax.fa0.ci  = 1'h0;
  assign \u0.bd2.bd.bd0.fax.fa0.co  = 1'h0;
  assign \u0.bd2.bd.bd0.fax.fa1.ci  = 1'h0;
  assign \u0.bd2.bd.bd0.fax.fa3.a  = 1'h0;
  assign \u0.bd2.bd.bd1.b  = 4'h0;
  assign \u0.bd2.bd.bd1.fa_4.b  = 4'h0;
  assign \u0.bd2.bd.bd1.fa_4.fa0.b  = 1'h0;
  assign \u0.bd2.bd.bd1.fa_4.fa1.b  = 1'h0;
  assign \u0.bd2.bd.bd1.fa_4.fa2.b  = 1'h0;
  assign \u0.bd2.bd.bd1.fa_4.fa3.b  = 1'h0;
  assign { \u0.bd2.bd.bd1.fax.a [3], \u0.bd2.bd.bd1.fax.a [0] } = 2'h0;
  assign \u0.bd2.bd.bd1.fax.c1  = 1'h0;
  assign \u0.bd2.bd.bd1.fax.ci  = 1'h0;
  assign \u0.bd2.bd.bd1.fax.fa0.a  = 1'h0;
  assign \u0.bd2.bd.bd1.fax.fa0.ci  = 1'h0;
  assign \u0.bd2.bd.bd1.fax.fa0.co  = 1'h0;
  assign \u0.bd2.bd.bd1.fax.fa1.ci  = 1'h0;
  assign \u0.bd2.bd.bd1.fax.fa3.a  = 1'h0;
  assign \u0.bd2.bd.bd2.b  = 4'h0;
  assign \u0.bd2.bd.bd2.fa_4.b  = 4'h0;
  assign \u0.bd2.bd.bd2.fa_4.fa0.b  = 1'h0;
  assign \u0.bd2.bd.bd2.fa_4.fa1.b  = 1'h0;
  assign \u0.bd2.bd.bd2.fa_4.fa2.b  = 1'h0;
  assign \u0.bd2.bd.bd2.fa_4.fa3.b  = 1'h0;
  assign { \u0.bd2.bd.bd2.fax.a [3], \u0.bd2.bd.bd2.fax.a [0] } = 2'h0;
  assign \u0.bd2.bd.bd2.fax.c1  = 1'h0;
  assign \u0.bd2.bd.bd2.fax.ci  = 1'h0;
  assign \u0.bd2.bd.bd2.fax.fa0.a  = 1'h0;
  assign \u0.bd2.bd.bd2.fax.fa0.ci  = 1'h0;
  assign \u0.bd2.bd.bd2.fax.fa0.co  = 1'h0;
  assign \u0.bd2.bd.bd2.fax.fa1.ci  = 1'h0;
  assign \u0.bd2.bd.bd2.fax.fa3.a  = 1'h0;
  assign \u0.bd2.bd.bd3.b  = 4'h0;
  assign \u0.bd2.bd.bd3.fa_4.b  = 4'h0;
  assign \u0.bd2.bd.bd3.fa_4.fa0.b  = 1'h0;
  assign \u0.bd2.bd.bd3.fa_4.fa1.b  = 1'h0;
  assign \u0.bd2.bd.bd3.fa_4.fa2.b  = 1'h0;
  assign \u0.bd2.bd.bd3.fa_4.fa3.b  = 1'h0;
  assign { \u0.bd2.bd.bd3.fax.a [3], \u0.bd2.bd.bd3.fax.a [0] } = 2'h0;
  assign \u0.bd2.bd.bd3.fax.c1  = 1'h0;
  assign \u0.bd2.bd.bd3.fax.ci  = 1'h0;
  assign \u0.bd2.bd.bd3.fax.fa0.a  = 1'h0;
  assign \u0.bd2.bd.bd3.fax.fa0.ci  = 1'h0;
  assign \u0.bd2.bd.bd3.fax.fa0.co  = 1'h0;
  assign \u0.bd2.bd.bd3.fax.fa1.ci  = 1'h0;
  assign \u0.bd2.bd.bd3.fax.fa3.a  = 1'h0;
  assign \u0.bd2.bd.ci  = 1'h0;
  assign \u0.bd2.op  = 1'h0;
  assign \u0.bd2.temp  = { 12'h000, \u0.bd2.b [3:0] };
  assign \u0.bd3.b  = { 12'h000, \disp.thrust [3:0] };
  assign \u0.bd3.bc0.in  = \disp.thrust [3:0];
  assign \u0.bd3.bc1.in  = 4'h0;
  assign \u0.bd3.bc1.out  = 4'h9;
  assign \u0.bd3.bc2.in  = 4'h0;
  assign \u0.bd3.bc2.out  = 4'h9;
  assign \u0.bd3.bc3.in  = 4'h0;
  assign \u0.bd3.bc3.out  = 4'h9;
  assign \u0.bd3.bd.b [15:4] = 12'h999;
  assign \u0.bd3.bd.bd0.ci  = 1'h1;
  assign \u0.bd3.bd.bd0.fa_4.ci  = 1'h1;
  assign \u0.bd3.bd.bd0.fa_4.fa0.ci  = 1'h1;
  assign { \u0.bd3.bd.bd0.fax.a [3], \u0.bd3.bd.bd0.fax.a [0] } = 2'h0;
  assign \u0.bd3.bd.bd0.fax.c1  = 1'h0;
  assign \u0.bd3.bd.bd0.fax.ci  = 1'h0;
  assign \u0.bd3.bd.bd0.fax.fa0.a  = 1'h0;
  assign \u0.bd3.bd.bd0.fax.fa0.ci  = 1'h0;
  assign \u0.bd3.bd.bd0.fax.fa0.co  = 1'h0;
  assign \u0.bd3.bd.bd0.fax.fa1.ci  = 1'h0;
  assign \u0.bd3.bd.bd0.fax.fa3.a  = 1'h0;
  assign \u0.bd3.bd.bd1.b  = 4'h9;
  assign \u0.bd3.bd.bd1.fa_4.b  = 4'h9;
  assign \u0.bd3.bd.bd1.fa_4.fa0.b  = 1'h1;
  assign \u0.bd3.bd.bd1.fa_4.fa1.b  = 1'h0;
  assign \u0.bd3.bd.bd1.fa_4.fa2.b  = 1'h0;
  assign \u0.bd3.bd.bd1.fa_4.fa3.b  = 1'h1;
  assign { \u0.bd3.bd.bd1.fax.a [3], \u0.bd3.bd.bd1.fax.a [0] } = 2'h0;
  assign \u0.bd3.bd.bd1.fax.c1  = 1'h0;
  assign \u0.bd3.bd.bd1.fax.ci  = 1'h0;
  assign \u0.bd3.bd.bd1.fax.fa0.a  = 1'h0;
  assign \u0.bd3.bd.bd1.fax.fa0.ci  = 1'h0;
  assign \u0.bd3.bd.bd1.fax.fa0.co  = 1'h0;
  assign \u0.bd3.bd.bd1.fax.fa1.ci  = 1'h0;
  assign \u0.bd3.bd.bd1.fax.fa3.a  = 1'h0;
  assign \u0.bd3.bd.bd2.b  = 4'h9;
  assign \u0.bd3.bd.bd2.fa_4.b  = 4'h9;
  assign \u0.bd3.bd.bd2.fa_4.fa0.b  = 1'h1;
  assign \u0.bd3.bd.bd2.fa_4.fa1.b  = 1'h0;
  assign \u0.bd3.bd.bd2.fa_4.fa2.b  = 1'h0;
  assign \u0.bd3.bd.bd2.fa_4.fa3.b  = 1'h1;
  assign { \u0.bd3.bd.bd2.fax.a [3], \u0.bd3.bd.bd2.fax.a [0] } = 2'h0;
  assign \u0.bd3.bd.bd2.fax.c1  = 1'h0;
  assign \u0.bd3.bd.bd2.fax.ci  = 1'h0;
  assign \u0.bd3.bd.bd2.fax.fa0.a  = 1'h0;
  assign \u0.bd3.bd.bd2.fax.fa0.ci  = 1'h0;
  assign \u0.bd3.bd.bd2.fax.fa0.co  = 1'h0;
  assign \u0.bd3.bd.bd2.fax.fa1.ci  = 1'h0;
  assign \u0.bd3.bd.bd2.fax.fa3.a  = 1'h0;
  assign \u0.bd3.bd.bd3.b  = 4'h9;
  assign \u0.bd3.bd.bd3.fa_4.b  = 4'h9;
  assign \u0.bd3.bd.bd3.fa_4.fa0.b  = 1'h1;
  assign \u0.bd3.bd.bd3.fa_4.fa1.b  = 1'h0;
  assign \u0.bd3.bd.bd3.fa_4.fa2.b  = 1'h0;
  assign \u0.bd3.bd.bd3.fa_4.fa3.b  = 1'h1;
  assign { \u0.bd3.bd.bd3.fax.a [3], \u0.bd3.bd.bd3.fax.a [0] } = 2'h0;
  assign \u0.bd3.bd.bd3.fax.c1  = 1'h0;
  assign \u0.bd3.bd.bd3.fax.ci  = 1'h0;
  assign \u0.bd3.bd.bd3.fax.fa0.a  = 1'h0;
  assign \u0.bd3.bd.bd3.fax.fa0.ci  = 1'h0;
  assign \u0.bd3.bd.bd3.fax.fa0.co  = 1'h0;
  assign \u0.bd3.bd.bd3.fax.fa1.ci  = 1'h0;
  assign \u0.bd3.bd.bd3.fax.fa3.a  = 1'h0;
  assign \u0.bd3.bd.ci  = 1'h1;
  assign \u0.bd3.op  = 1'h1;
  assign \u0.bd3.t1  = 4'h9;
  assign \u0.bd3.t2  = 4'h9;
  assign \u0.bd3.t3  = 4'h9;
  assign \u0.bd3.temp [15:4] = 12'h999;
  assign \u0.fuel_n  = { 1'h0, \mem.fuel_n [14:0] };
  assign \u0.temp_thrust  = { 12'h000, \u0.bd2.b [3:0] };
  assign \u0.thrust  = { 12'h000, \disp.thrust [3:0] };
  assign \u0.vel_n  = \mem.vel_n ;
  assign vel_n = \mem.vel_n ;
  assign write_en = \cont.wen ;
endmodule
