
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33747 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1395.270 ; gain = 42.898 ; free physical = 3335 ; free virtual = 10537
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/top.vhd:21]
INFO: [Synth 8-3491] module 'timer' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/timer.vhd:15' bound to instance 'timer1' of component 'timer' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/top.vhd:71]
INFO: [Synth 8-638] synthesizing module 'timer' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/timer.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'timer' (1#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/timer.vhd:20]
INFO: [Synth 8-3491] module 'simple_memory' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/Desktop/simple_memory.vhd:4' bound to instance 'mem1' of component 'simple_memory' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/top.vhd:74]
INFO: [Synth 8-638] synthesizing module 'simple_memory' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/Desktop/simple_memory.vhd:11]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/Desktop/simple_memory.vhd:16]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/Desktop/simple_memory.vhd:28]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/Desktop/simple_memory.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'simple_memory' (2#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/Desktop/simple_memory.vhd:11]
INFO: [Synth 8-3491] module 'rows' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/row.vhd:13' bound to instance 'row1' of component 'rows' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'rows' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/row.vhd:23]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/row.vhd:38]
INFO: [Synth 8-638] synthesizing module 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/color_channel.vhd:25]
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/pwm_generator.vhd:13' bound to instance 'pwm_red' of component 'pwm_generator' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/color_channel.vhd:34]
INFO: [Synth 8-638] synthesizing module 'pwm_generator' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/pwm_generator.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pwm_generator' (3#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/pwm_generator.vhd:19]
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/pwm_generator.vhd:13' bound to instance 'pwm_green' of component 'pwm_generator' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/color_channel.vhd:38]
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/pwm_generator.vhd:13' bound to instance 'pwm_blue' of component 'pwm_generator' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/color_channel.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'color_channel' (4#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/color_channel.vhd:25]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/row.vhd:38]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/row.vhd:38]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/row.vhd:38]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/row.vhd:38]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/row.vhd:38]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/row.vhd:38]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/row.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'rows' (5#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/row.vhd:23]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/top.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/sources_1/imports/new/top.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1441.020 ; gain = 88.648 ; free physical = 3346 ; free virtual = 10548
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1441.020 ; gain = 88.648 ; free physical = 3346 ; free virtual = 10548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1441.020 ; gain = 88.648 ; free physical = 3346 ; free virtual = 10548
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc]
Finished Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.676 ; gain = 0.000 ; free physical = 3082 ; free virtual = 10285
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.676 ; gain = 0.000 ; free physical = 3083 ; free virtual = 10286
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.676 ; gain = 0.000 ; free physical = 3083 ; free virtual = 10286
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.676 ; gain = 0.000 ; free physical = 3083 ; free virtual = 10286
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1799.676 ; gain = 447.305 ; free physical = 3163 ; free virtual = 10365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1799.676 ; gain = 447.305 ; free physical = 3163 ; free virtual = 10365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1799.676 ; gain = 447.305 ; free physical = 3164 ; free virtual = 10367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1799.676 ; gain = 447.305 ; free physical = 3156 ; free virtual = 10359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   8 Input     56 Bit        Muxes := 1     
	   8 Input     48 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module simple_memory 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   8 Input     56 Bit        Muxes := 1     
	   8 Input     48 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[0]' (FDE) to 'ocr_blue_sync_reg[0]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[1]' (FDE) to 'ocr_blue_sync_reg[0]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[8]' (FDE) to 'ocr_green_sync_reg[9]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[9]' (FDE) to 'ocr_green_sync_reg[10]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[16]' (FDE) to 'ocr_green_sync_reg[17]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[17]' (FDE) to 'ocr_green_sync_reg[18]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[24]' (FDE) to 'ocr_green_sync_reg[25]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[25]' (FDE) to 'ocr_green_sync_reg[26]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[32]' (FDE) to 'ocr_green_sync_reg[33]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[33]' (FDE) to 'ocr_green_sync_reg[34]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[40]' (FDE) to 'ocr_green_sync_reg[18]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[41]' (FDE) to 'ocr_green_sync_reg[18]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[48]' (FDE) to 'ocr_green_sync_reg[10]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[49]' (FDE) to 'ocr_green_sync_reg[10]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[56]' (FDE) to 'ocr_blue_sync_reg[0]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[57]' (FDE) to 'ocr_blue_sync_reg[0]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[0]' (FDE) to 'ocr_red_sync_reg[1]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[1]' (FDE) to 'ocr_red_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[8]' (FDE) to 'ocr_red_sync_reg[9]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[9]' (FDE) to 'ocr_red_sync_reg[10]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[16]' (FDE) to 'ocr_red_sync_reg[10]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[17]' (FDE) to 'ocr_red_sync_reg[10]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[24]' (FDE) to 'ocr_red_sync_reg[25]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[25]' (FDE) to 'ocr_red_sync_reg[26]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[32]' (FDE) to 'ocr_red_sync_reg[33]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[33]' (FDE) to 'ocr_red_sync_reg[34]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[40]' (FDE) to 'ocr_red_sync_reg[10]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[41]' (FDE) to 'ocr_red_sync_reg[10]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[48]' (FDE) to 'ocr_red_sync_reg[10]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[49]' (FDE) to 'ocr_red_sync_reg[10]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[56]' (FDE) to 'ocr_red_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[57]' (FDE) to 'ocr_red_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_blue_sync_reg[0]' (FDE) to 'ocr_blue_sync_reg[1]'
INFO: [Synth 8-3886] merging instance 'ocr_blue_sync_reg[1]' (FDE) to 'ocr_blue_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_blue_sync_reg[8]' (FDE) to 'ocr_blue_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_blue_sync_reg[9]' (FDE) to 'ocr_blue_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_blue_sync_reg[16]' (FDE) to 'ocr_blue_sync_reg[17]'
INFO: [Synth 8-3886] merging instance 'ocr_blue_sync_reg[17]' (FDE) to 'ocr_blue_sync_reg[18]'
INFO: [Synth 8-3886] merging instance 'ocr_blue_sync_reg[24]' (FDE) to 'ocr_blue_sync_reg[18]'
INFO: [Synth 8-3886] merging instance 'ocr_blue_sync_reg[25]' (FDE) to 'ocr_blue_sync_reg[18]'
INFO: [Synth 8-3886] merging instance 'ocr_blue_sync_reg[32]' (FDE) to 'ocr_blue_sync_reg[33]'
INFO: [Synth 8-3886] merging instance 'ocr_blue_sync_reg[33]' (FDE) to 'ocr_blue_sync_reg[34]'
INFO: [Synth 8-3886] merging instance 'ocr_blue_sync_reg[40]' (FDE) to 'ocr_blue_sync_reg[18]'
INFO: [Synth 8-3886] merging instance 'ocr_blue_sync_reg[41]' (FDE) to 'ocr_blue_sync_reg[18]'
INFO: [Synth 8-3886] merging instance 'ocr_blue_sync_reg[48]' (FDE) to 'ocr_blue_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_blue_sync_reg[49]' (FDE) to 'ocr_blue_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_blue_sync_reg[56]' (FDE) to 'ocr_blue_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_blue_sync_reg[57]' (FDE) to 'ocr_blue_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[2]' (FDE) to 'ocr_blue_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[3]' (FDE) to 'ocr_blue_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[4]' (FDE) to 'ocr_blue_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[5]' (FDE) to 'ocr_blue_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[6]' (FDE) to 'ocr_blue_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[7]' (FDE) to 'ocr_blue_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[10]' (FDE) to 'ocr_green_sync_reg[11]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[11]' (FDE) to 'ocr_green_sync_reg[12]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[12]' (FDE) to 'ocr_green_sync_reg[13]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[13]' (FDE) to 'ocr_green_sync_reg[14]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[14]' (FDE) to 'ocr_green_sync_reg[15]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[15]' (FDE) to 'ocr_green_sync_reg[50]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[18]' (FDE) to 'ocr_green_sync_reg[19]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[19]' (FDE) to 'ocr_green_sync_reg[20]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[20]' (FDE) to 'ocr_green_sync_reg[21]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[21]' (FDE) to 'ocr_green_sync_reg[22]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[22]' (FDE) to 'ocr_green_sync_reg[23]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[23]' (FDE) to 'ocr_green_sync_reg[42]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[26]' (FDE) to 'ocr_green_sync_reg[27]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[27]' (FDE) to 'ocr_green_sync_reg[28]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[28]' (FDE) to 'ocr_green_sync_reg[29]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[29]' (FDE) to 'ocr_green_sync_reg[30]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[30]' (FDE) to 'ocr_green_sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[34]' (FDE) to 'ocr_green_sync_reg[35]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[35]' (FDE) to 'ocr_green_sync_reg[36]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[36]' (FDE) to 'ocr_green_sync_reg[37]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[37]' (FDE) to 'ocr_green_sync_reg[38]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[38]' (FDE) to 'ocr_green_sync_reg[39]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[42]' (FDE) to 'ocr_green_sync_reg[43]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[43]' (FDE) to 'ocr_green_sync_reg[44]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[44]' (FDE) to 'ocr_green_sync_reg[45]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[45]' (FDE) to 'ocr_green_sync_reg[46]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[46]' (FDE) to 'ocr_green_sync_reg[47]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[50]' (FDE) to 'ocr_green_sync_reg[51]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[51]' (FDE) to 'ocr_green_sync_reg[52]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[52]' (FDE) to 'ocr_green_sync_reg[53]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[53]' (FDE) to 'ocr_green_sync_reg[54]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[54]' (FDE) to 'ocr_green_sync_reg[55]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[58]' (FDE) to 'ocr_blue_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[59]' (FDE) to 'ocr_blue_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[60]' (FDE) to 'ocr_blue_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[61]' (FDE) to 'ocr_blue_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[62]' (FDE) to 'ocr_blue_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_green_sync_reg[63]' (FDE) to 'ocr_blue_sync_reg[2]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[2]' (FDE) to 'ocr_red_sync_reg[3]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[3]' (FDE) to 'ocr_red_sync_reg[4]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[4]' (FDE) to 'ocr_red_sync_reg[5]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[5]' (FDE) to 'ocr_red_sync_reg[6]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[6]' (FDE) to 'ocr_red_sync_reg[7]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[7]' (FDE) to 'ocr_red_sync_reg[58]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[10]' (FDE) to 'ocr_red_sync_reg[11]'
INFO: [Synth 8-3886] merging instance 'ocr_red_sync_reg[11]' (FDE) to 'ocr_red_sync_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ocr_red_sync_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ocr_blue_sync_reg[63] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1799.676 ; gain = 447.305 ; free physical = 3145 ; free virtual = 10349
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1799.676 ; gain = 447.305 ; free physical = 3263 ; free virtual = 10468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1799.676 ; gain = 447.305 ; free physical = 3263 ; free virtual = 10467
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1799.676 ; gain = 447.305 ; free physical = 3263 ; free virtual = 10467
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1799.676 ; gain = 447.305 ; free physical = 3263 ; free virtual = 10467
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1799.676 ; gain = 447.305 ; free physical = 3263 ; free virtual = 10467
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1799.676 ; gain = 447.305 ; free physical = 3263 ; free virtual = 10467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1799.676 ; gain = 447.305 ; free physical = 3263 ; free virtual = 10467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1799.676 ; gain = 447.305 ; free physical = 3263 ; free virtual = 10467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1799.676 ; gain = 447.305 ; free physical = 3263 ; free virtual = 10467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    33|
|3     |LUT1   |     3|
|4     |LUT2   |    43|
|5     |LUT3   |   143|
|6     |LUT4   |     1|
|7     |LUT5   |     1|
|8     |FDRE   |    46|
|9     |IBUF   |     1|
|10    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+----------------+------+
|      |Instance                     |Module          |Cells |
+------+-----------------------------+----------------+------+
|1     |top                          |                |   304|
|2     |  row1                       |rows            |     5|
|3     |    \multi_colors[3].COLORS  |color_channel   |     2|
|4     |      pwm_green              |pwm_generator_3 |     1|
|5     |      pwm_red                |pwm_generator_4 |     1|
|6     |    \multi_colors[4].COLORS  |color_channel_0 |     3|
|7     |      pwm_blue               |pwm_generator   |     1|
|8     |      pwm_green              |pwm_generator_1 |     1|
|9     |      pwm_red                |pwm_generator_2 |     1|
|10    |  timer1                     |timer           |   205|
+------+-----------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1799.676 ; gain = 447.305 ; free physical = 3263 ; free virtual = 10467
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1799.676 ; gain = 88.648 ; free physical = 3319 ; free virtual = 10524
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1799.676 ; gain = 447.305 ; free physical = 3319 ; free virtual = 10524
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.676 ; gain = 0.000 ; free physical = 3259 ; free virtual = 10464
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
145 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1799.676 ; gain = 447.406 ; free physical = 3315 ; free virtual = 10519
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.676 ; gain = 0.000 ; free physical = 3315 ; free virtual = 10519
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab2/Lab2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 22 10:22:43 2021...
