INFO: [VRFC 10-163] Analyzing VHDL file "X:/SAP/lab4/lab4.srcs/sources_1/imports/SAP/decoder_mix.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "X:/SAP/lab4/lab4.srcs/sources_1/imports/SAP/multiplier_2x2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplier_2x2
INFO: [VRFC 10-163] Analyzing VHDL file "X:/SAP/lab4/lab4.ip_user_files/bd/multiplier/sim/multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplier
INFO: [VRFC 10-163] Analyzing VHDL file "X:/SAP/lab4/lab4.srcs/sim_1/imports/SAP/l3_multiplier_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplier_test
ERROR: [VRFC 10-719] formal port/generic <y3> is not declared in <multiplier> [X:/SAP/lab4/lab4.srcs/sim_1/imports/SAP/l3_multiplier_test.vhd:46]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [X:/SAP/lab4/lab4.srcs/sim_1/imports/SAP/l3_multiplier_test.vhd:12]
INFO: [VRFC 10-240] VHDL file X:/SAP/lab4/lab4.srcs/sim_1/imports/SAP/l3_multiplier_test.vhd ignored due to errors
