Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Dec 29 14:47:59 2025
| Host         : ian-System running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 20 -file stage7_ps_pl_stream/phase2_cdc_timing_demo/reports/timing_summary.txt
| Design       : design_1_wrapper
| Device       : 7z015-clg485
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.095        0.000                      0                 4867        0.046        0.000                      0                 4847        2.870        0.000                       0                  1821  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.095        0.000                      0                 4034        0.046        0.000                      0                 4034        3.870        0.000                       0                  1509  
clk_fpga_1          4.732        0.000                      0                  813        0.073        0.000                      0                  813        2.870        0.000                       0                   312  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          5.974        0.000                      0                   43                                                                        
clk_fpga_0    clk_fpga_1          8.163        0.000                      0                   43                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 1.545ns (22.856%)  route 5.215ns (77.144%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 12.215 - 10.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.434     2.511    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[28])
                                                      1.125     3.636 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[28]
                         net (fo=1, routed)           2.384     6.020    <hidden>
    SLICE_X21Y49         LUT4 (Prop_lut4_I0_O)        0.105     6.125 f  <hidden>
                         net (fo=1, routed)           1.841     7.966    <hidden>
    SLICE_X26Y90         LUT6 (Prop_lut6_I0_O)        0.105     8.071 f  <hidden>
                         net (fo=5, routed)           0.613     8.684    <hidden>
    SLICE_X27Y93         LUT6 (Prop_lut6_I5_O)        0.105     8.789 r  <hidden>
                         net (fo=1, routed)           0.377     9.166    <hidden>
    SLICE_X26Y92         LUT6 (Prop_lut6_I3_O)        0.105     9.271 r  <hidden>
                         net (fo=1, routed)           0.000     9.271    <hidden>
    SLICE_X26Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.976 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.239    12.215    <hidden>
    SLICE_X26Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.233    12.448    
                         clock uncertainty           -0.154    12.294    
    SLICE_X26Y92         FDRE (Setup_fdre_C_D)        0.072    12.366    <hidden>
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 1.545ns (23.260%)  route 5.097ns (76.740%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 12.215 - 10.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.434     2.511    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[28])
                                                      1.125     3.636 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[28]
                         net (fo=1, routed)           2.384     6.020    <hidden>
    SLICE_X21Y49         LUT4 (Prop_lut4_I0_O)        0.105     6.125 r  <hidden>
                         net (fo=1, routed)           1.841     7.966    <hidden>
    SLICE_X26Y90         LUT6 (Prop_lut6_I0_O)        0.105     8.071 r  <hidden>
                         net (fo=5, routed)           0.505     8.576    <hidden>
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.105     8.681 f  <hidden>
                         net (fo=4, routed)           0.368     9.049    <hidden>
    SLICE_X27Y96         LUT5 (Prop_lut5_I4_O)        0.105     9.154 r  <hidden>
                         net (fo=1, routed)           0.000     9.154    <hidden>
    SLICE_X27Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.976 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.239    12.215    <hidden>
    SLICE_X27Y96         FDRE                                         r  <hidden>
                         clock pessimism              0.233    12.448    
                         clock uncertainty           -0.154    12.294    
    SLICE_X27Y96         FDRE (Setup_fdre_C_D)        0.030    12.324    <hidden>
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 1.545ns (23.271%)  route 5.094ns (76.729%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 12.215 - 10.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.434     2.511    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[28])
                                                      1.125     3.636 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[28]
                         net (fo=1, routed)           2.384     6.020    <hidden>
    SLICE_X21Y49         LUT4 (Prop_lut4_I0_O)        0.105     6.125 f  <hidden>
                         net (fo=1, routed)           1.841     7.966    <hidden>
    SLICE_X26Y90         LUT6 (Prop_lut6_I0_O)        0.105     8.071 f  <hidden>
                         net (fo=5, routed)           0.505     8.576    <hidden>
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.105     8.681 r  <hidden>
                         net (fo=4, routed)           0.365     9.046    <hidden>
    SLICE_X27Y96         LUT6 (Prop_lut6_I4_O)        0.105     9.151 r  <hidden>
                         net (fo=1, routed)           0.000     9.151    <hidden>
    SLICE_X27Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.976 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.239    12.215    <hidden>
    SLICE_X27Y96         FDRE                                         r  <hidden>
                         clock pessimism              0.233    12.448    
                         clock uncertainty           -0.154    12.294    
    SLICE_X27Y96         FDRE (Setup_fdre_C_D)        0.032    12.326    <hidden>
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 1.545ns (23.373%)  route 5.065ns (76.627%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 12.215 - 10.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.434     2.511    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[28])
                                                      1.125     3.636 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[28]
                         net (fo=1, routed)           2.384     6.020    <hidden>
    SLICE_X21Y49         LUT4 (Prop_lut4_I0_O)        0.105     6.125 f  <hidden>
                         net (fo=1, routed)           1.841     7.966    <hidden>
    SLICE_X26Y90         LUT6 (Prop_lut6_I0_O)        0.105     8.071 f  <hidden>
                         net (fo=5, routed)           0.505     8.576    <hidden>
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.105     8.681 r  <hidden>
                         net (fo=4, routed)           0.336     9.017    <hidden>
    SLICE_X27Y95         LUT6 (Prop_lut6_I4_O)        0.105     9.122 r  <hidden>
                         net (fo=1, routed)           0.000     9.122    <hidden>
    SLICE_X27Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.976 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.239    12.215    <hidden>
    SLICE_X27Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.233    12.448    
                         clock uncertainty           -0.154    12.294    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)        0.032    12.326    <hidden>
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 1.545ns (23.387%)  route 5.061ns (76.613%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 12.215 - 10.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.434     2.511    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[28])
                                                      1.125     3.636 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[28]
                         net (fo=1, routed)           2.384     6.020    <hidden>
    SLICE_X21Y49         LUT4 (Prop_lut4_I0_O)        0.105     6.125 f  <hidden>
                         net (fo=1, routed)           1.841     7.966    <hidden>
    SLICE_X26Y90         LUT6 (Prop_lut6_I0_O)        0.105     8.071 f  <hidden>
                         net (fo=5, routed)           0.505     8.576    <hidden>
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.105     8.681 r  <hidden>
                         net (fo=4, routed)           0.332     9.013    <hidden>
    SLICE_X27Y95         LUT4 (Prop_lut4_I1_O)        0.105     9.118 r  <hidden>
                         net (fo=1, routed)           0.000     9.118    <hidden>
    SLICE_X27Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.976 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.239    12.215    <hidden>
    SLICE_X27Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.233    12.448    
                         clock uncertainty           -0.154    12.294    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)        0.030    12.324    <hidden>
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 2.518ns (38.094%)  route 4.092ns (61.906%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=5 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 12.219 - 10.000 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.400     2.477    <hidden>
    SLICE_X28Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.379     2.856 r  <hidden>
                         net (fo=22, routed)          0.728     3.584    <hidden>
    SLICE_X28Y89         LUT4 (Prop_lut4_I2_O)        0.118     3.702 r  <hidden>
                         net (fo=1, routed)           0.514     4.216    <hidden>
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.288     4.504 r  <hidden>
                         net (fo=2, routed)           0.652     5.155    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I0_O)        0.294     5.449 r  <hidden>
                         net (fo=2, routed)           0.359     5.808    <hidden>
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.274     6.082 r  <hidden>
                         net (fo=1, routed)           0.000     6.082    <hidden>
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.522 r  <hidden>
                         net (fo=1, routed)           0.000     6.522    <hidden>
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.787 r  <hidden>
                         net (fo=1, routed)           0.439     7.225    <hidden>
    SLICE_X30Y91         LUT4 (Prop_lut4_I3_O)        0.250     7.475 f  <hidden>
                         net (fo=2, routed)           0.764     8.239    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.105     8.344 r  <hidden>
                         net (fo=12, routed)          0.638     8.982    <hidden>
    SLICE_X33Y90         LUT5 (Prop_lut5_I3_O)        0.105     9.087 r  <hidden>
                         net (fo=1, routed)           0.000     9.087    <hidden>
    SLICE_X33Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.976 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.243    12.219    <hidden>
    SLICE_X33Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.197    12.416    
                         clock uncertainty           -0.154    12.262    
    SLICE_X33Y90         FDRE (Setup_fdre_C_D)        0.032    12.294    <hidden>
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 2.518ns (38.117%)  route 4.088ns (61.883%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=5 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 12.219 - 10.000 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.400     2.477    <hidden>
    SLICE_X28Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.379     2.856 r  <hidden>
                         net (fo=22, routed)          0.728     3.584    <hidden>
    SLICE_X28Y89         LUT4 (Prop_lut4_I2_O)        0.118     3.702 r  <hidden>
                         net (fo=1, routed)           0.514     4.216    <hidden>
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.288     4.504 r  <hidden>
                         net (fo=2, routed)           0.652     5.155    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I0_O)        0.294     5.449 r  <hidden>
                         net (fo=2, routed)           0.359     5.808    <hidden>
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.274     6.082 r  <hidden>
                         net (fo=1, routed)           0.000     6.082    <hidden>
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.522 r  <hidden>
                         net (fo=1, routed)           0.000     6.522    <hidden>
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.787 r  <hidden>
                         net (fo=1, routed)           0.439     7.225    <hidden>
    SLICE_X30Y91         LUT4 (Prop_lut4_I3_O)        0.250     7.475 f  <hidden>
                         net (fo=2, routed)           0.764     8.239    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.105     8.344 r  <hidden>
                         net (fo=12, routed)          0.634     8.978    <hidden>
    SLICE_X33Y90         LUT5 (Prop_lut5_I3_O)        0.105     9.083 r  <hidden>
                         net (fo=1, routed)           0.000     9.083    <hidden>
    SLICE_X33Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.976 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.243    12.219    <hidden>
    SLICE_X33Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.197    12.416    
                         clock uncertainty           -0.154    12.262    
    SLICE_X33Y90         FDRE (Setup_fdre_C_D)        0.030    12.292    <hidden>
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 2.518ns (37.946%)  route 4.118ns (62.054%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=5 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 12.217 - 10.000 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.400     2.477    <hidden>
    SLICE_X28Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.379     2.856 r  <hidden>
                         net (fo=22, routed)          0.728     3.584    <hidden>
    SLICE_X28Y89         LUT4 (Prop_lut4_I2_O)        0.118     3.702 r  <hidden>
                         net (fo=1, routed)           0.514     4.216    <hidden>
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.288     4.504 r  <hidden>
                         net (fo=2, routed)           0.652     5.155    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I0_O)        0.294     5.449 r  <hidden>
                         net (fo=2, routed)           0.359     5.808    <hidden>
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.274     6.082 r  <hidden>
                         net (fo=1, routed)           0.000     6.082    <hidden>
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.522 r  <hidden>
                         net (fo=1, routed)           0.000     6.522    <hidden>
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.787 r  <hidden>
                         net (fo=1, routed)           0.439     7.225    <hidden>
    SLICE_X30Y91         LUT4 (Prop_lut4_I3_O)        0.250     7.475 f  <hidden>
                         net (fo=2, routed)           0.764     8.239    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.105     8.344 r  <hidden>
                         net (fo=12, routed)          0.664     9.008    <hidden>
    SLICE_X30Y88         LUT6 (Prop_lut6_I1_O)        0.105     9.113 r  <hidden>
                         net (fo=1, routed)           0.000     9.113    <hidden>
    SLICE_X30Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.976 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.241    12.217    <hidden>
    SLICE_X30Y88         FDRE                                         r  <hidden>
                         clock pessimism              0.231    12.448    
                         clock uncertainty           -0.154    12.294    
    SLICE_X30Y88         FDRE (Setup_fdre_C_D)        0.072    12.366    <hidden>
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 2.518ns (38.036%)  route 4.102ns (61.964%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=5 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 12.217 - 10.000 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.400     2.477    <hidden>
    SLICE_X28Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.379     2.856 r  <hidden>
                         net (fo=22, routed)          0.728     3.584    <hidden>
    SLICE_X28Y89         LUT4 (Prop_lut4_I2_O)        0.118     3.702 r  <hidden>
                         net (fo=1, routed)           0.514     4.216    <hidden>
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.288     4.504 r  <hidden>
                         net (fo=2, routed)           0.652     5.155    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I0_O)        0.294     5.449 r  <hidden>
                         net (fo=2, routed)           0.359     5.808    <hidden>
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.274     6.082 r  <hidden>
                         net (fo=1, routed)           0.000     6.082    <hidden>
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.522 r  <hidden>
                         net (fo=1, routed)           0.000     6.522    <hidden>
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.787 r  <hidden>
                         net (fo=1, routed)           0.439     7.225    <hidden>
    SLICE_X30Y91         LUT4 (Prop_lut4_I3_O)        0.250     7.475 f  <hidden>
                         net (fo=2, routed)           0.764     8.239    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.105     8.344 r  <hidden>
                         net (fo=12, routed)          0.648     8.992    <hidden>
    SLICE_X30Y88         LUT6 (Prop_lut6_I3_O)        0.105     9.097 r  <hidden>
                         net (fo=1, routed)           0.000     9.097    <hidden>
    SLICE_X30Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.976 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.241    12.217    <hidden>
    SLICE_X30Y88         FDRE                                         r  <hidden>
                         clock pessimism              0.231    12.448    
                         clock uncertainty           -0.154    12.294    
    SLICE_X30Y88         FDRE (Setup_fdre_C_D)        0.076    12.370    <hidden>
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 2.518ns (38.606%)  route 4.004ns (61.394%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=5 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 12.219 - 10.000 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.400     2.477    <hidden>
    SLICE_X28Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.379     2.856 r  <hidden>
                         net (fo=22, routed)          0.728     3.584    <hidden>
    SLICE_X28Y89         LUT4 (Prop_lut4_I2_O)        0.118     3.702 r  <hidden>
                         net (fo=1, routed)           0.514     4.216    <hidden>
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.288     4.504 r  <hidden>
                         net (fo=2, routed)           0.652     5.155    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I0_O)        0.294     5.449 r  <hidden>
                         net (fo=2, routed)           0.359     5.808    <hidden>
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.274     6.082 r  <hidden>
                         net (fo=1, routed)           0.000     6.082    <hidden>
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.522 r  <hidden>
                         net (fo=1, routed)           0.000     6.522    <hidden>
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.787 r  <hidden>
                         net (fo=1, routed)           0.439     7.225    <hidden>
    SLICE_X30Y91         LUT4 (Prop_lut4_I3_O)        0.250     7.475 f  <hidden>
                         net (fo=2, routed)           0.764     8.239    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.105     8.344 r  <hidden>
                         net (fo=12, routed)          0.550     8.894    <hidden>
    SLICE_X28Y91         LUT5 (Prop_lut5_I2_O)        0.105     8.999 r  <hidden>
                         net (fo=1, routed)           0.000     8.999    <hidden>
    SLICE_X28Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.976 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.243    12.219    <hidden>
    SLICE_X28Y91         FDRE                                         r  <hidden>
                         clock pessimism              0.231    12.450    
                         clock uncertainty           -0.154    12.296    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.030    12.326    <hidden>
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 2.518ns (38.745%)  route 3.981ns (61.255%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=5 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 12.219 - 10.000 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.400     2.477    <hidden>
    SLICE_X28Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.379     2.856 r  <hidden>
                         net (fo=22, routed)          0.728     3.584    <hidden>
    SLICE_X28Y89         LUT4 (Prop_lut4_I2_O)        0.118     3.702 r  <hidden>
                         net (fo=1, routed)           0.514     4.216    <hidden>
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.288     4.504 r  <hidden>
                         net (fo=2, routed)           0.652     5.155    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I0_O)        0.294     5.449 r  <hidden>
                         net (fo=2, routed)           0.359     5.808    <hidden>
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.274     6.082 r  <hidden>
                         net (fo=1, routed)           0.000     6.082    <hidden>
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.522 r  <hidden>
                         net (fo=1, routed)           0.000     6.522    <hidden>
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.787 r  <hidden>
                         net (fo=1, routed)           0.439     7.225    <hidden>
    SLICE_X30Y91         LUT4 (Prop_lut4_I3_O)        0.250     7.475 f  <hidden>
                         net (fo=2, routed)           0.764     8.239    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.105     8.344 r  <hidden>
                         net (fo=12, routed)          0.527     8.871    <hidden>
    SLICE_X28Y91         LUT5 (Prop_lut5_I1_O)        0.105     8.976 r  <hidden>
                         net (fo=1, routed)           0.000     8.976    <hidden>
    SLICE_X28Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.976 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.243    12.219    <hidden>
    SLICE_X28Y91         FDRE                                         r  <hidden>
                         clock pessimism              0.231    12.450    
                         clock uncertainty           -0.154    12.296    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.033    12.329    <hidden>
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 2.518ns (38.770%)  route 3.977ns (61.230%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=5 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 12.219 - 10.000 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.400     2.477    <hidden>
    SLICE_X28Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.379     2.856 r  <hidden>
                         net (fo=22, routed)          0.728     3.584    <hidden>
    SLICE_X28Y89         LUT4 (Prop_lut4_I2_O)        0.118     3.702 r  <hidden>
                         net (fo=1, routed)           0.514     4.216    <hidden>
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.288     4.504 r  <hidden>
                         net (fo=2, routed)           0.652     5.155    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I0_O)        0.294     5.449 r  <hidden>
                         net (fo=2, routed)           0.359     5.808    <hidden>
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.274     6.082 r  <hidden>
                         net (fo=1, routed)           0.000     6.082    <hidden>
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.522 r  <hidden>
                         net (fo=1, routed)           0.000     6.522    <hidden>
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.787 r  <hidden>
                         net (fo=1, routed)           0.439     7.225    <hidden>
    SLICE_X30Y91         LUT4 (Prop_lut4_I3_O)        0.250     7.475 f  <hidden>
                         net (fo=2, routed)           0.764     8.239    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.105     8.344 r  <hidden>
                         net (fo=12, routed)          0.523     8.867    <hidden>
    SLICE_X28Y91         LUT6 (Prop_lut6_I2_O)        0.105     8.972 r  <hidden>
                         net (fo=1, routed)           0.000     8.972    <hidden>
    SLICE_X28Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.976 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.243    12.219    <hidden>
    SLICE_X28Y91         FDRE                                         r  <hidden>
                         clock pessimism              0.231    12.450    
                         clock uncertainty           -0.154    12.296    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.032    12.328    <hidden>
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 2.518ns (38.773%)  route 3.976ns (61.227%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=5 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 12.219 - 10.000 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.400     2.477    <hidden>
    SLICE_X28Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.379     2.856 r  <hidden>
                         net (fo=22, routed)          0.728     3.584    <hidden>
    SLICE_X28Y89         LUT4 (Prop_lut4_I2_O)        0.118     3.702 r  <hidden>
                         net (fo=1, routed)           0.514     4.216    <hidden>
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.288     4.504 r  <hidden>
                         net (fo=2, routed)           0.652     5.155    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I0_O)        0.294     5.449 r  <hidden>
                         net (fo=2, routed)           0.359     5.808    <hidden>
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.274     6.082 r  <hidden>
                         net (fo=1, routed)           0.000     6.082    <hidden>
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.522 r  <hidden>
                         net (fo=1, routed)           0.000     6.522    <hidden>
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.787 r  <hidden>
                         net (fo=1, routed)           0.439     7.225    <hidden>
    SLICE_X30Y91         LUT4 (Prop_lut4_I3_O)        0.250     7.475 f  <hidden>
                         net (fo=2, routed)           0.764     8.239    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.105     8.344 r  <hidden>
                         net (fo=12, routed)          0.522     8.866    <hidden>
    SLICE_X28Y91         LUT5 (Prop_lut5_I1_O)        0.105     8.971 r  <hidden>
                         net (fo=1, routed)           0.000     8.971    <hidden>
    SLICE_X28Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.976 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.243    12.219    <hidden>
    SLICE_X28Y91         FDRE                                         r  <hidden>
                         clock pessimism              0.231    12.450    
                         clock uncertainty           -0.154    12.296    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.032    12.328    <hidden>
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 1.545ns (23.767%)  route 4.956ns (76.233%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 12.215 - 10.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.434     2.511    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[28])
                                                      1.125     3.636 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[28]
                         net (fo=1, routed)           2.384     6.020    <hidden>
    SLICE_X21Y49         LUT4 (Prop_lut4_I0_O)        0.105     6.125 f  <hidden>
                         net (fo=1, routed)           1.841     7.966    <hidden>
    SLICE_X26Y90         LUT6 (Prop_lut6_I0_O)        0.105     8.071 f  <hidden>
                         net (fo=5, routed)           0.386     8.457    <hidden>
    SLICE_X27Y93         LUT6 (Prop_lut6_I5_O)        0.105     8.562 r  <hidden>
                         net (fo=1, routed)           0.345     8.907    <hidden>
    SLICE_X26Y92         LUT5 (Prop_lut5_I2_O)        0.105     9.012 r  <hidden>
                         net (fo=1, routed)           0.000     9.012    <hidden>
    SLICE_X26Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.976 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.239    12.215    <hidden>
    SLICE_X26Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.233    12.448    
                         clock uncertainty           -0.154    12.294    
    SLICE_X26Y92         FDRE (Setup_fdre_C_D)        0.076    12.370    <hidden>
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 1.545ns (23.777%)  route 4.953ns (76.223%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 12.215 - 10.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.434     2.511    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[28])
                                                      1.125     3.636 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[28]
                         net (fo=1, routed)           2.384     6.020    <hidden>
    SLICE_X21Y49         LUT4 (Prop_lut4_I0_O)        0.105     6.125 r  <hidden>
                         net (fo=1, routed)           1.841     7.966    <hidden>
    SLICE_X26Y90         LUT6 (Prop_lut6_I0_O)        0.105     8.071 r  <hidden>
                         net (fo=5, routed)           0.400     8.471    <hidden>
    SLICE_X26Y93         LUT6 (Prop_lut6_I0_O)        0.105     8.576 r  <hidden>
                         net (fo=1, routed)           0.329     8.904    <hidden>
    SLICE_X26Y92         LUT3 (Prop_lut3_I0_O)        0.105     9.009 r  <hidden>
                         net (fo=1, routed)           0.000     9.009    <hidden>
    SLICE_X26Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.976 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.239    12.215    <hidden>
    SLICE_X26Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.233    12.448    
                         clock uncertainty           -0.154    12.294    
    SLICE_X26Y92         FDRE (Setup_fdre_C_D)        0.074    12.368    <hidden>
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 2.518ns (38.628%)  route 4.001ns (61.373%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=5 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 12.218 - 10.000 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.400     2.477    <hidden>
    SLICE_X28Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.379     2.856 r  <hidden>
                         net (fo=22, routed)          0.728     3.584    <hidden>
    SLICE_X28Y89         LUT4 (Prop_lut4_I2_O)        0.118     3.702 r  <hidden>
                         net (fo=1, routed)           0.514     4.216    <hidden>
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.288     4.504 r  <hidden>
                         net (fo=2, routed)           0.652     5.155    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I0_O)        0.294     5.449 r  <hidden>
                         net (fo=2, routed)           0.359     5.808    <hidden>
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.274     6.082 r  <hidden>
                         net (fo=1, routed)           0.000     6.082    <hidden>
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.522 r  <hidden>
                         net (fo=1, routed)           0.000     6.522    <hidden>
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.787 r  <hidden>
                         net (fo=1, routed)           0.439     7.225    <hidden>
    SLICE_X30Y91         LUT4 (Prop_lut4_I3_O)        0.250     7.475 f  <hidden>
                         net (fo=2, routed)           0.764     8.239    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.105     8.344 r  <hidden>
                         net (fo=12, routed)          0.547     8.891    <hidden>
    SLICE_X30Y89         LUT6 (Prop_lut6_I3_O)        0.105     8.996 r  <hidden>
                         net (fo=1, routed)           0.000     8.996    <hidden>
    SLICE_X30Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.976 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.242    12.218    <hidden>
    SLICE_X30Y89         FDRE                                         r  <hidden>
                         clock pessimism              0.231    12.449    
                         clock uncertainty           -0.154    12.295    
    SLICE_X30Y89         FDRE (Setup_fdre_C_D)        0.076    12.371    <hidden>
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 2.518ns (38.669%)  route 3.994ns (61.331%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=5 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 12.218 - 10.000 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.400     2.477    <hidden>
    SLICE_X28Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.379     2.856 r  <hidden>
                         net (fo=22, routed)          0.728     3.584    <hidden>
    SLICE_X28Y89         LUT4 (Prop_lut4_I2_O)        0.118     3.702 r  <hidden>
                         net (fo=1, routed)           0.514     4.216    <hidden>
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.288     4.504 r  <hidden>
                         net (fo=2, routed)           0.652     5.155    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I0_O)        0.294     5.449 r  <hidden>
                         net (fo=2, routed)           0.359     5.808    <hidden>
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.274     6.082 r  <hidden>
                         net (fo=1, routed)           0.000     6.082    <hidden>
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.522 r  <hidden>
                         net (fo=1, routed)           0.000     6.522    <hidden>
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.787 r  <hidden>
                         net (fo=1, routed)           0.439     7.225    <hidden>
    SLICE_X30Y91         LUT4 (Prop_lut4_I3_O)        0.250     7.475 f  <hidden>
                         net (fo=2, routed)           0.764     8.239    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.105     8.344 r  <hidden>
                         net (fo=12, routed)          0.540     8.884    <hidden>
    SLICE_X30Y89         LUT6 (Prop_lut6_I3_O)        0.105     8.989 r  <hidden>
                         net (fo=1, routed)           0.000     8.989    <hidden>
    SLICE_X30Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.976 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.242    12.218    <hidden>
    SLICE_X30Y89         FDRE                                         r  <hidden>
                         clock pessimism              0.231    12.449    
                         clock uncertainty           -0.154    12.295    
    SLICE_X30Y89         FDRE (Setup_fdre_C_D)        0.072    12.367    <hidden>
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.395ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 2.518ns (38.739%)  route 3.982ns (61.261%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=5 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 12.219 - 10.000 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.400     2.477    <hidden>
    SLICE_X28Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.379     2.856 r  <hidden>
                         net (fo=22, routed)          0.728     3.584    <hidden>
    SLICE_X28Y89         LUT4 (Prop_lut4_I2_O)        0.118     3.702 r  <hidden>
                         net (fo=1, routed)           0.514     4.216    <hidden>
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.288     4.504 r  <hidden>
                         net (fo=2, routed)           0.652     5.155    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I0_O)        0.294     5.449 r  <hidden>
                         net (fo=2, routed)           0.359     5.808    <hidden>
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.274     6.082 r  <hidden>
                         net (fo=1, routed)           0.000     6.082    <hidden>
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.522 r  <hidden>
                         net (fo=1, routed)           0.000     6.522    <hidden>
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.787 r  <hidden>
                         net (fo=1, routed)           0.439     7.225    <hidden>
    SLICE_X30Y91         LUT4 (Prop_lut4_I3_O)        0.250     7.475 f  <hidden>
                         net (fo=2, routed)           0.764     8.239    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.105     8.344 r  <hidden>
                         net (fo=12, routed)          0.528     8.872    <hidden>
    SLICE_X30Y90         LUT6 (Prop_lut6_I4_O)        0.105     8.977 r  <hidden>
                         net (fo=1, routed)           0.000     8.977    <hidden>
    SLICE_X30Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.976 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.243    12.219    <hidden>
    SLICE_X30Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.231    12.450    
                         clock uncertainty           -0.154    12.296    
    SLICE_X30Y90         FDRE (Setup_fdre_C_D)        0.076    12.372    <hidden>
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 2.518ns (38.828%)  route 3.967ns (61.172%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=5 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 12.219 - 10.000 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.400     2.477    <hidden>
    SLICE_X28Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.379     2.856 r  <hidden>
                         net (fo=22, routed)          0.728     3.584    <hidden>
    SLICE_X28Y89         LUT4 (Prop_lut4_I2_O)        0.118     3.702 r  <hidden>
                         net (fo=1, routed)           0.514     4.216    <hidden>
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.288     4.504 r  <hidden>
                         net (fo=2, routed)           0.652     5.155    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I0_O)        0.294     5.449 r  <hidden>
                         net (fo=2, routed)           0.359     5.808    <hidden>
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.274     6.082 r  <hidden>
                         net (fo=1, routed)           0.000     6.082    <hidden>
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.522 r  <hidden>
                         net (fo=1, routed)           0.000     6.522    <hidden>
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.787 r  <hidden>
                         net (fo=1, routed)           0.439     7.225    <hidden>
    SLICE_X30Y91         LUT4 (Prop_lut4_I3_O)        0.250     7.475 f  <hidden>
                         net (fo=2, routed)           0.764     8.239    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.105     8.344 r  <hidden>
                         net (fo=12, routed)          0.513     8.857    <hidden>
    SLICE_X30Y90         LUT6 (Prop_lut6_I4_O)        0.105     8.962 r  <hidden>
                         net (fo=1, routed)           0.000     8.962    <hidden>
    SLICE_X30Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.976 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.243    12.219    <hidden>
    SLICE_X30Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.231    12.450    
                         clock uncertainty           -0.154    12.296    
    SLICE_X30Y90         FDRE (Setup_fdre_C_D)        0.072    12.368    <hidden>
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 1.547ns (24.556%)  route 4.753ns (75.444%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.434     2.511    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARBURST[0])
                                                      1.127     3.638 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARBURST[0]
                         net (fo=3, routed)           2.432     6.070    <hidden>
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.105     6.175 f  <hidden>
                         net (fo=1, routed)           1.500     7.675    <hidden>
    SLICE_X26Y85         LUT6 (Prop_lut6_I3_O)        0.105     7.780 f  <hidden>
                         net (fo=6, routed)           0.498     8.278    <hidden>
    SLICE_X26Y80         LUT6 (Prop_lut6_I5_O)        0.105     8.383 r  <hidden>
                         net (fo=1, routed)           0.323     8.706    <hidden>
    SLICE_X26Y81         LUT6 (Prop_lut6_I3_O)        0.105     8.811 r  <hidden>
                         net (fo=1, routed)           0.000     8.811    <hidden>
    SLICE_X26Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.899    10.899    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.976 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.231    12.207    <hidden>
    SLICE_X26Y81         FDRE                                         r  <hidden>
                         clock pessimism              0.233    12.440    
                         clock uncertainty           -0.154    12.286    
    SLICE_X26Y81         FDRE (Setup_fdre_C_D)        0.072    12.358    <hidden>
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  3.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.619%)  route 0.142ns (46.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.643     0.972    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/Q
                         net (fo=1, routed)           0.142     1.278    <hidden>
    SLICE_X30Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.832     1.192    <hidden>
    SLICE_X30Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.036     1.156    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.076     1.232    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.826%)  route 0.219ns (57.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.643     0.972    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[2]/Q
                         net (fo=6, routed)           0.219     1.355    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21/DIB
    SLICE_X38Y99         RAMD64E                                      r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.832     1.192    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21/WCLK
    SLICE_X38Y99         RAMD64E                                      r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21/RAMB/CLK
                         clock pessimism             -0.036     1.156    
    SLICE_X38Y99         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.302    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21/RAMB
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.121%)  route 0.145ns (43.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.643     0.972    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X36Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][18]/Q
                         net (fo=1, routed)           0.145     1.258    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/dout[6]
    SLICE_X37Y98         LUT6 (Prop_lut6_I3_O)        0.045     1.303 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_ip2bus_data[13]_i_1/O
                         net (fo=1, routed)           0.000     1.303    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[0]_1[18]
    SLICE_X37Y98         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.832     1.192    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X37Y98         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[13]/C
                         clock pessimism             -0.036     1.156    
    SLICE_X37Y98         FDRE (Hold_fdre_C_D)         0.091     1.247    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.350ns (63.110%)  route 0.205ns (36.890%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.557     0.886    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X57Y98         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/Q
                         net (fo=7, routed)           0.204     1.230    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9][6]
    SLICE_X54Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.275 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7/O
                         net (fo=1, routed)           0.000     1.275    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8][2]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.386 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.387    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.440 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.440    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[9]
    SLICE_X54Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.915     1.275    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X54Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/C
                         clock pessimism             -0.036     1.239    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.373    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.507%)  route 0.176ns (55.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.643     0.972    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[8]/Q
                         net (fo=1, routed)           0.176     1.289    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[23]
    SLICE_X30Y98         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.832     1.192    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y98         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
                         clock pessimism             -0.036     1.156    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.063     1.219    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.148ns (55.882%)  route 0.117ns (44.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.643     0.972    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.148     1.120 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/Q
                         net (fo=1, routed)           0.117     1.237    <hidden>
    SLICE_X30Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.832     1.192    <hidden>
    SLICE_X30Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.036     1.156    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.011     1.167    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.832%)  route 0.174ns (55.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.643     0.972    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[7]/Q
                         net (fo=1, routed)           0.174     1.287    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[24]
    SLICE_X30Y98         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.832     1.192    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y98         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
                         clock pessimism             -0.036     1.156    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.060     1.216    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.269%)  route 0.169ns (50.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.643     0.972    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/Q
                         net (fo=1, routed)           0.169     1.305    <hidden>
    SLICE_X30Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.832     1.192    <hidden>
    SLICE_X30Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.036     1.156    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.076     1.232    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.768%)  route 0.197ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.556     0.885    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X65Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=52, routed)          0.197     1.222    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/ADDRD3
    SLICE_X66Y95         RAMD32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.827     1.187    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/WCLK
    SLICE_X66Y95         RAMD32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA/CLK
                         clock pessimism             -0.286     0.901    
    SLICE_X66Y95         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.141    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.768%)  route 0.197ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.556     0.885    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X65Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=52, routed)          0.197     1.222    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/ADDRD3
    SLICE_X66Y95         RAMD32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.827     1.187    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/WCLK
    SLICE_X66Y95         RAMD32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA_D1/CLK
                         clock pessimism             -0.286     0.901    
    SLICE_X66Y95         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.141    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.768%)  route 0.197ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.556     0.885    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X65Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=52, routed)          0.197     1.222    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/ADDRD3
    SLICE_X66Y95         RAMD32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.827     1.187    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/WCLK
    SLICE_X66Y95         RAMD32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB/CLK
                         clock pessimism             -0.286     0.901    
    SLICE_X66Y95         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.141    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.768%)  route 0.197ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.556     0.885    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X65Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=52, routed)          0.197     1.222    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/ADDRD3
    SLICE_X66Y95         RAMD32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.827     1.187    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/WCLK
    SLICE_X66Y95         RAMD32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB_D1/CLK
                         clock pessimism             -0.286     0.901    
    SLICE_X66Y95         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.141    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.768%)  route 0.197ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.556     0.885    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X65Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=52, routed)          0.197     1.222    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/ADDRD3
    SLICE_X66Y95         RAMD32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.827     1.187    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/WCLK
    SLICE_X66Y95         RAMD32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMC/CLK
                         clock pessimism             -0.286     0.901    
    SLICE_X66Y95         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.141    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMC
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.768%)  route 0.197ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.556     0.885    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X65Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=52, routed)          0.197     1.222    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/ADDRD3
    SLICE_X66Y95         RAMD32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.827     1.187    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/WCLK
    SLICE_X66Y95         RAMD32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMC_D1/CLK
                         clock pessimism             -0.286     0.901    
    SLICE_X66Y95         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.141    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.768%)  route 0.197ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.556     0.885    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X65Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=52, routed)          0.197     1.222    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/ADDRD3
    SLICE_X66Y95         RAMS32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.827     1.187    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/WCLK
    SLICE_X66Y95         RAMS32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMD/CLK
                         clock pessimism             -0.286     0.901    
    SLICE_X66Y95         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.141    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMD
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.768%)  route 0.197ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.556     0.885    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X65Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=52, routed)          0.197     1.222    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/ADDRD3
    SLICE_X66Y95         RAMS32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.827     1.187    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/WCLK
    SLICE_X66Y95         RAMS32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMD_D1/CLK
                         clock pessimism             -0.286     0.901    
    SLICE_X66Y95         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.141    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.903%)  route 0.275ns (66.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.556     0.885    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X65Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=54, routed)          0.275     1.300    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD1
    SLICE_X66Y94         RAMD32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.827     1.187    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X66Y94         RAMD32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.286     0.901    
    SLICE_X66Y94         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.210    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.903%)  route 0.275ns (66.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.556     0.885    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X65Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=54, routed)          0.275     1.300    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD1
    SLICE_X66Y94         RAMD32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.827     1.187    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X66Y94         RAMD32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.286     0.901    
    SLICE_X66Y94         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.210    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.903%)  route 0.275ns (66.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.556     0.885    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X65Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=54, routed)          0.275     1.300    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD1
    SLICE_X66Y94         RAMD32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.827     1.187    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X66Y94         RAMD32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.286     0.901    
    SLICE_X66Y94         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.210    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.903%)  route 0.275ns (66.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.556     0.885    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X65Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=54, routed)          0.275     1.300    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD1
    SLICE_X66Y94         RAMD32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.827     1.187    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X66Y94         RAMD32                                       r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.286     0.901    
    SLICE_X66Y94         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.210    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y19    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y19    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y18    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y18    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y103   design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_Error_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y102   design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y101   design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_WrAck_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y103   design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y97    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y97    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y97    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y97    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[20]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y97    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y97    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y97    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y97    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y97    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y97    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y97    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y97    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y100   design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y100   design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y100   design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y100   design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y98    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y97    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y97    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y97    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y97    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y97    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y97    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y97    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y97    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y100   design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y100   design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y100   design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y100   design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 design_1_i/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.498ns (20.310%)  route 1.954ns (79.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.563     2.640    design_1_i/axis_register_slice_0/inst/axisc_register_slice_0/aclk
    SLICE_X63Y102        FDRE                                         r  design_1_i/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDRE (Prop_fdre_C_Q)         0.379     3.019 r  design_1_i/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg/Q
                         net (fo=34, routed)          1.416     4.435    design_1_i/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.sel
    SLICE_X69Y98         LUT3 (Prop_lut3_I2_O)        0.119     4.554 r  design_1_i/axis_register_slice_0/inst/axisc_register_slice_0/m_axis_tdata[5]_INST_0/O
                         net (fo=1, routed)           0.537     5.092    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DIC1
    SLICE_X70Y98         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899     8.899    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.237    10.213    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X70Y98         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.114    10.326    
                         clock uncertainty           -0.125    10.201    
    SLICE_X70Y98         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.377     9.824    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          9.824    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.484ns (18.284%)  route 2.163ns (81.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.564     2.641    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X64Y101        FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.379     3.020 f  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/Q
                         net (fo=12, routed)          1.089     4.109    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]_0[1]
    SLICE_X65Y98         LUT4 (Prop_lut4_I0_O)        0.105     4.214 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=43, routed)          1.074     5.288    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899     8.899    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.237    10.213    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[12]/C
                         clock pessimism              0.114    10.326    
                         clock uncertainty           -0.125    10.201    
    SLICE_X71Y95         FDRE (Setup_fdre_C_CE)      -0.168    10.033    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.484ns (18.284%)  route 2.163ns (81.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.564     2.641    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X64Y101        FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.379     3.020 f  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/Q
                         net (fo=12, routed)          1.089     4.109    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]_0[1]
    SLICE_X65Y98         LUT4 (Prop_lut4_I0_O)        0.105     4.214 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=43, routed)          1.074     5.288    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899     8.899    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.237    10.213    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[13]/C
                         clock pessimism              0.114    10.326    
                         clock uncertainty           -0.125    10.201    
    SLICE_X71Y95         FDRE (Setup_fdre_C_CE)      -0.168    10.033    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.484ns (18.284%)  route 2.163ns (81.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.564     2.641    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X64Y101        FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.379     3.020 f  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/Q
                         net (fo=12, routed)          1.089     4.109    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]_0[1]
    SLICE_X65Y98         LUT4 (Prop_lut4_I0_O)        0.105     4.214 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=43, routed)          1.074     5.288    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899     8.899    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.237    10.213    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[14]/C
                         clock pessimism              0.114    10.326    
                         clock uncertainty           -0.125    10.201    
    SLICE_X71Y95         FDRE (Setup_fdre_C_CE)      -0.168    10.033    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.484ns (18.284%)  route 2.163ns (81.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.564     2.641    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X64Y101        FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.379     3.020 f  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/Q
                         net (fo=12, routed)          1.089     4.109    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]_0[1]
    SLICE_X65Y98         LUT4 (Prop_lut4_I0_O)        0.105     4.214 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=43, routed)          1.074     5.288    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899     8.899    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.237    10.213    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[17]/C
                         clock pessimism              0.114    10.326    
                         clock uncertainty           -0.125    10.201    
    SLICE_X71Y95         FDRE (Setup_fdre_C_CE)      -0.168    10.033    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.484ns (18.284%)  route 2.163ns (81.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.564     2.641    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X64Y101        FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.379     3.020 f  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/Q
                         net (fo=12, routed)          1.089     4.109    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]_0[1]
    SLICE_X65Y98         LUT4 (Prop_lut4_I0_O)        0.105     4.214 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=43, routed)          1.074     5.288    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899     8.899    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.237    10.213    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[19]/C
                         clock pessimism              0.114    10.326    
                         clock uncertainty           -0.125    10.201    
    SLICE_X71Y95         FDRE (Setup_fdre_C_CE)      -0.168    10.033    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.484ns (18.284%)  route 2.163ns (81.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.564     2.641    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X64Y101        FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.379     3.020 f  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/Q
                         net (fo=12, routed)          1.089     4.109    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]_0[1]
    SLICE_X65Y98         LUT4 (Prop_lut4_I0_O)        0.105     4.214 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=43, routed)          1.074     5.288    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899     8.899    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.237    10.213    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[20]/C
                         clock pessimism              0.114    10.326    
                         clock uncertainty           -0.125    10.201    
    SLICE_X71Y95         FDRE (Setup_fdre_C_CE)      -0.168    10.033    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.484ns (18.284%)  route 2.163ns (81.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.564     2.641    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X64Y101        FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.379     3.020 f  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/Q
                         net (fo=12, routed)          1.089     4.109    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]_0[1]
    SLICE_X65Y98         LUT4 (Prop_lut4_I0_O)        0.105     4.214 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=43, routed)          1.074     5.288    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899     8.899    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.237    10.213    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[23]/C
                         clock pessimism              0.114    10.326    
                         clock uncertainty           -0.125    10.201    
    SLICE_X71Y95         FDRE (Setup_fdre_C_CE)      -0.168    10.033    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.484ns (18.284%)  route 2.163ns (81.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.564     2.641    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X64Y101        FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.379     3.020 f  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/Q
                         net (fo=12, routed)          1.089     4.109    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]_0[1]
    SLICE_X65Y98         LUT4 (Prop_lut4_I0_O)        0.105     4.214 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=43, routed)          1.074     5.288    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899     8.899    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.237    10.213    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]/C
                         clock pessimism              0.114    10.326    
                         clock uncertainty           -0.125    10.201    
    SLICE_X71Y95         FDRE (Setup_fdre_C_CE)      -0.168    10.033    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.484ns (20.443%)  route 1.884ns (79.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.567     2.644    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X56Y104        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.379     3.023 f  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=3, routed)           0.793     3.816    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/rst_d1
    SLICE_X56Y104        LUT4 (Prop_lut4_I2_O)        0.105     3.921 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=64, routed)          1.091     5.012    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WE
    SLICE_X70Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899     8.899    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.237    10.213    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X70Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism              0.114    10.326    
                         clock uncertainty           -0.125    10.201    
    SLICE_X70Y99         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435     9.766    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.484ns (20.443%)  route 1.884ns (79.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.567     2.644    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X56Y104        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.379     3.023 f  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=3, routed)           0.793     3.816    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/rst_d1
    SLICE_X56Y104        LUT4 (Prop_lut4_I2_O)        0.105     3.921 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=64, routed)          1.091     5.012    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WE
    SLICE_X70Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899     8.899    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.237    10.213    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X70Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.114    10.326    
                         clock uncertainty           -0.125    10.201    
    SLICE_X70Y99         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435     9.766    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.484ns (20.443%)  route 1.884ns (79.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.567     2.644    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X56Y104        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.379     3.023 f  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=3, routed)           0.793     3.816    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/rst_d1
    SLICE_X56Y104        LUT4 (Prop_lut4_I2_O)        0.105     3.921 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=64, routed)          1.091     5.012    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WE
    SLICE_X70Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899     8.899    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.237    10.213    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X70Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
                         clock pessimism              0.114    10.326    
                         clock uncertainty           -0.125    10.201    
    SLICE_X70Y99         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435     9.766    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.484ns (20.443%)  route 1.884ns (79.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.567     2.644    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X56Y104        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.379     3.023 f  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=3, routed)           0.793     3.816    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/rst_d1
    SLICE_X56Y104        LUT4 (Prop_lut4_I2_O)        0.105     3.921 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=64, routed)          1.091     5.012    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WE
    SLICE_X70Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899     8.899    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.237    10.213    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X70Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.114    10.326    
                         clock uncertainty           -0.125    10.201    
    SLICE_X70Y99         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435     9.766    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.484ns (20.443%)  route 1.884ns (79.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.567     2.644    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X56Y104        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.379     3.023 f  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=3, routed)           0.793     3.816    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/rst_d1
    SLICE_X56Y104        LUT4 (Prop_lut4_I2_O)        0.105     3.921 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=64, routed)          1.091     5.012    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WE
    SLICE_X70Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899     8.899    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.237    10.213    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X70Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
                         clock pessimism              0.114    10.326    
                         clock uncertainty           -0.125    10.201    
    SLICE_X70Y99         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435     9.766    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.484ns (20.443%)  route 1.884ns (79.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.567     2.644    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X56Y104        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.379     3.023 f  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=3, routed)           0.793     3.816    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/rst_d1
    SLICE_X56Y104        LUT4 (Prop_lut4_I2_O)        0.105     3.921 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=64, routed)          1.091     5.012    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WE
    SLICE_X70Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899     8.899    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.237    10.213    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X70Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.114    10.326    
                         clock uncertainty           -0.125    10.201    
    SLICE_X70Y99         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435     9.766    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.484ns (20.443%)  route 1.884ns (79.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.567     2.644    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X56Y104        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.379     3.023 f  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=3, routed)           0.793     3.816    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/rst_d1
    SLICE_X56Y104        LUT4 (Prop_lut4_I2_O)        0.105     3.921 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=64, routed)          1.091     5.012    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WE
    SLICE_X70Y99         RAMS32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899     8.899    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.237    10.213    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X70Y99         RAMS32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/CLK
                         clock pessimism              0.114    10.326    
                         clock uncertainty           -0.125    10.201    
    SLICE_X70Y99         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.435     9.766    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.484ns (20.443%)  route 1.884ns (79.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.567     2.644    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X56Y104        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.379     3.023 f  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=3, routed)           0.793     3.816    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/rst_d1
    SLICE_X56Y104        LUT4 (Prop_lut4_I2_O)        0.105     3.921 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=64, routed)          1.091     5.012    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WE
    SLICE_X70Y99         RAMS32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899     8.899    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.237    10.213    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X70Y99         RAMS32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/CLK
                         clock pessimism              0.114    10.326    
                         clock uncertainty           -0.125    10.201    
    SLICE_X70Y99         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.435     9.766    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.484ns (20.531%)  route 1.873ns (79.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.567     2.644    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X56Y104        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.379     3.023 f  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=3, routed)           0.793     3.816    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/rst_d1
    SLICE_X56Y104        LUT4 (Prop_lut4_I2_O)        0.105     3.921 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=64, routed)          1.081     5.001    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WE
    SLICE_X70Y98         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899     8.899    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.237    10.213    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X70Y98         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.114    10.326    
                         clock uncertainty           -0.125    10.201    
    SLICE_X70Y98         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435     9.766    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.484ns (20.531%)  route 1.873ns (79.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.567     2.644    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X56Y104        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.379     3.023 f  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=3, routed)           0.793     3.816    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/rst_d1
    SLICE_X56Y104        LUT4 (Prop_lut4_I2_O)        0.105     3.921 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=64, routed)          1.081     5.001    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WE
    SLICE_X70Y98         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899     8.899    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.237    10.213    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X70Y98         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.114    10.326    
                         clock uncertainty           -0.125    10.201    
    SLICE_X70Y98         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435     9.766    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.484ns (20.531%)  route 1.873ns (79.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 10.213 - 8.000 ) 
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.992     0.992    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.567     2.644    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X56Y104        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.379     3.023 f  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=3, routed)           0.793     3.816    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/rst_d1
    SLICE_X56Y104        LUT4 (Prop_lut4_I2_O)        0.105     3.921 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=64, routed)          1.081     5.001    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WE
    SLICE_X70Y98         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.899     8.899    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         1.237    10.213    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X70Y98         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.114    10.326    
                         clock uncertainty           -0.125    10.201    
    SLICE_X70Y98         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435     9.766    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  4.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.224ns (42.045%)  route 0.309ns (57.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.557     0.886    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y99         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/Q
                         net (fo=51, routed)          0.309     1.322    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_in_bin[4]
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.096     1.418 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff[3]_i_1/O
                         net (fo=1, routed)           0.000     1.418    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/gray_enc[3]
    SLICE_X60Y100        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.914     1.274    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X60Y100        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                         clock pessimism             -0.036     1.238    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.107     1.345    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.717%)  route 0.277ns (66.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.557     0.886    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y99         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=54, routed)          0.277     1.304    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/ADDRD1
    SLICE_X58Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.828     1.188    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/WCLK
    SLICE_X58Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA/CLK
                         clock pessimism             -0.289     0.899    
    SLICE_X58Y99         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.208    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.717%)  route 0.277ns (66.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.557     0.886    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y99         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=54, routed)          0.277     1.304    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/ADDRD1
    SLICE_X58Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.828     1.188    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/WCLK
    SLICE_X58Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA_D1/CLK
                         clock pessimism             -0.289     0.899    
    SLICE_X58Y99         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.208    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.717%)  route 0.277ns (66.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.557     0.886    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y99         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=54, routed)          0.277     1.304    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/ADDRD1
    SLICE_X58Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.828     1.188    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/WCLK
    SLICE_X58Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB/CLK
                         clock pessimism             -0.289     0.899    
    SLICE_X58Y99         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.208    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.717%)  route 0.277ns (66.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.557     0.886    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y99         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=54, routed)          0.277     1.304    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/ADDRD1
    SLICE_X58Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.828     1.188    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/WCLK
    SLICE_X58Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB_D1/CLK
                         clock pessimism             -0.289     0.899    
    SLICE_X58Y99         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.208    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.717%)  route 0.277ns (66.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.557     0.886    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y99         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=54, routed)          0.277     1.304    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/ADDRD1
    SLICE_X58Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.828     1.188    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/WCLK
    SLICE_X58Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMC/CLK
                         clock pessimism             -0.289     0.899    
    SLICE_X58Y99         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.208    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMC
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.717%)  route 0.277ns (66.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.557     0.886    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y99         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=54, routed)          0.277     1.304    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/ADDRD1
    SLICE_X58Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.828     1.188    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/WCLK
    SLICE_X58Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMC_D1/CLK
                         clock pessimism             -0.289     0.899    
    SLICE_X58Y99         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.208    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.717%)  route 0.277ns (66.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.557     0.886    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y99         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=54, routed)          0.277     1.304    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/ADDRD1
    SLICE_X58Y99         RAMS32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.828     1.188    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/WCLK
    SLICE_X58Y99         RAMS32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMD/CLK
                         clock pessimism             -0.289     0.899    
    SLICE_X58Y99         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.208    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMD
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.717%)  route 0.277ns (66.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.557     0.886    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y99         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=54, routed)          0.277     1.304    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/ADDRD1
    SLICE_X58Y99         RAMS32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.828     1.188    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/WCLK
    SLICE_X58Y99         RAMS32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMD_D1/CLK
                         clock pessimism             -0.289     0.899    
    SLICE_X58Y99         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.208    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.745%)  route 0.239ns (56.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.639     0.968    design_1_i/axis_register_slice_0/inst/axisc_register_slice_0/aclk
    SLICE_X69Y101        FDRE                                         r  design_1_i/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  design_1_i/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[22]/Q
                         net (fo=1, routed)           0.140     1.249    design_1_i/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b[22]
    SLICE_X69Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.294 r  design_1_i/axis_register_slice_0/inst/axisc_register_slice_0/m_axis_tdata[22]_INST_0/O
                         net (fo=1, routed)           0.099     1.393    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIC0
    SLICE_X70Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.829     1.189    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X70Y99         RAMD32                                       r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.036     1.153    
    SLICE_X70Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.297    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.226ns (40.068%)  route 0.338ns (59.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.557     0.886    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X64Y99         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=41, routed)          0.338     1.352    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_in_bin[3]
    SLICE_X65Y101        LUT2 (Prop_lut2_I1_O)        0.098     1.450 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff[3]_i_1/O
                         net (fo=1, routed)           0.000     1.450    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/gray_enc[3]
    SLICE_X65Y101        FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.914     1.274    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X65Y101        FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                         clock pessimism             -0.036     1.238    
    SLICE_X65Y101        FDRE (Hold_fdre_C_D)         0.107     1.345    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.638     0.967    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y103        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     1.163    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X55Y103        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.914     1.274    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y103        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.307     0.967    
    SLICE_X55Y103        FDRE (Hold_fdre_C_D)         0.078     1.045    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.226ns (40.068%)  route 0.338ns (59.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.557     0.886    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X64Y99         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=41, routed)          0.338     1.352    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_in_bin[3]
    SLICE_X65Y101        LUT2 (Prop_lut2_I0_O)        0.098     1.450 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff[2]_i_1/O
                         net (fo=1, routed)           0.000     1.450    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/gray_enc[2]
    SLICE_X65Y101        FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.914     1.274    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X65Y101        FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                         clock pessimism             -0.036     1.238    
    SLICE_X65Y101        FDRE (Hold_fdre_C_D)         0.092     1.330    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.638     0.967    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y103        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     1.163    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X55Y103        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.914     1.274    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y103        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.307     0.967    
    SLICE_X55Y103        FDRE (Hold_fdre_C_D)         0.076     1.043    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.639     0.968    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y101        FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     1.164    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X65Y101        FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.914     1.274    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y101        FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.306     0.968    
    SLICE_X65Y101        FDRE (Hold_fdre_C_D)         0.076     1.044    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.638     0.967    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y103        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.163    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X55Y103        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.914     1.274    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y103        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.307     0.967    
    SLICE_X55Y103        FDRE (Hold_fdre_C_D)         0.075     1.042    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.638     0.967    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X57Y105        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.163    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff[0]
    SLICE_X57Y105        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.914     1.274    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X57Y105        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[1]/C
                         clock pessimism             -0.307     0.967    
    SLICE_X57Y105        FDRE (Hold_fdre_C_D)         0.075     1.042    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.637     0.966    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst/dest_clk
    SLICE_X56Y107        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y107        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.058     1.165    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst/syncstages_ff[0]
    SLICE_X56Y107        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.913     1.273    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst/dest_clk
    SLICE_X56Y107        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.307     0.966    
    SLICE_X56Y107        FDRE (Hold_fdre_C_D)         0.076     1.042    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.638     0.967    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y103        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     1.163    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X55Y103        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.914     1.274    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y103        FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.307     0.967    
    SLICE_X55Y103        FDRE (Hold_fdre_C_D)         0.071     1.038    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.637     0.966    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X56Y107        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y107        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.064     1.171    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff[0]
    SLICE_X56Y107        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=311, routed)         0.913     1.273    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X56Y107        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/C
                         clock pessimism             -0.307     0.966    
    SLICE_X56Y107        FDRE (Hold_fdre_C_D)         0.075     1.041    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X64Y100   design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X64Y101   design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDSE/C      n/a            1.000         8.000       7.000      SLICE_X64Y101   design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X64Y101   design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         8.000       7.000      SLICE_X64Y100   design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X65Y101   design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X65Y101   design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X65Y101   design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X65Y101   design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X63Y101   design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X65Y99    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X65Y99    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X65Y99    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X65Y99    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X64Y100   design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X66Y97    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X66Y97    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X66Y97    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X66Y97    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y100   design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y100   design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y100   design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y100   design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y98    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y100   design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y100   design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y100   design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         4.000       2.870      SLICE_X70Y100   design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.974ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.781ns  (logic 1.107ns (62.160%)  route 0.674ns (37.840%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99                                      0.000     0.000 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB/CLK
    SLICE_X58Y99         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     1.107 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB/O
                         net (fo=1, routed)           0.674     1.781    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[32]
    SLICE_X57Y99         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X57Y99         FDRE (Setup_fdre_C_D)       -0.245     7.755    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[32]
  -------------------------------------------------------------------
                         required time                          7.755    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.706ns  (logic 1.107ns (64.906%)  route 0.599ns (35.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100                                     0.000     0.000 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
    SLICE_X70Y100        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     1.107 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.599     1.706    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[14]
    SLICE_X71Y99         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y99         FDRE (Setup_fdre_C_D)       -0.251     7.749    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.609ns  (logic 1.100ns (68.363%)  route 0.509ns (31.637%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99                                      0.000     0.000 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
    SLICE_X66Y99         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     1.100 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/O
                         net (fo=1, routed)           0.509     1.609    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[28]
    SLICE_X68Y98         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X68Y98         FDRE (Setup_fdre_C_D)       -0.235     7.765    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -1.609    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.599ns  (logic 1.109ns (69.361%)  route 0.490ns (30.639%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100                                     0.000     0.000 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
    SLICE_X70Y100        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     1.109 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/O
                         net (fo=1, routed)           0.490     1.599    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[12]
    SLICE_X71Y99         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y99         FDRE (Setup_fdre_C_D)       -0.234     7.766    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          7.766    
                         arrival time                          -1.599    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.635ns  (logic 1.100ns (67.258%)  route 0.535ns (32.742%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100                                     0.000     0.000 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
    SLICE_X70Y100        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     1.100 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/O
                         net (fo=1, routed)           0.535     1.635    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[16]
    SLICE_X71Y99         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y99         FDRE (Setup_fdre_C_D)       -0.195     7.805    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          7.805    
                         arrival time                          -1.635    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.625ns  (logic 1.107ns (68.103%)  route 0.518ns (31.897%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98                                      0.000     0.000 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
    SLICE_X66Y98         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     1.107 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/O
                         net (fo=1, routed)           0.518     1.625    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[8]
    SLICE_X68Y98         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X68Y98         FDRE (Setup_fdre_C_D)       -0.205     7.795    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.610ns  (logic 1.100ns (68.302%)  route 0.510ns (31.698%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99                                      0.000     0.000 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
    SLICE_X70Y99         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     1.100 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/O
                         net (fo=1, routed)           0.510     1.610    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[22]
    SLICE_X71Y97         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y97         FDRE (Setup_fdre_C_D)       -0.205     7.795    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.613ns  (logic 1.109ns (68.769%)  route 0.504ns (31.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99                                      0.000     0.000 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
    SLICE_X66Y99         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     1.109 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/O
                         net (fo=1, routed)           0.504     1.613    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[24]
    SLICE_X71Y97         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y97         FDRE (Setup_fdre_C_D)       -0.198     7.802    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          7.802    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.603ns  (logic 1.109ns (69.182%)  route 0.494ns (30.818%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99                                      0.000     0.000 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA/CLK
    SLICE_X58Y99         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     1.109 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA/O
                         net (fo=1, routed)           0.494     1.603    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[30]
    SLICE_X60Y99         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X60Y99         FDRE (Setup_fdre_C_D)       -0.206     7.794    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          7.794    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.594ns  (logic 1.107ns (69.455%)  route 0.487ns (30.545%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99                                      0.000     0.000 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
    SLICE_X70Y99         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     1.107 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/O
                         net (fo=1, routed)           0.487     1.594    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[20]
    SLICE_X71Y99         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y99         FDRE (Setup_fdre_C_D)       -0.205     7.795    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.734ns  (logic 1.087ns (62.704%)  route 0.647ns (37.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100                                     0.000     0.000 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
    SLICE_X70Y100        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     1.087 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.647     1.734    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[15]
    SLICE_X71Y99         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y99         FDRE (Setup_fdre_C_D)       -0.039     7.961    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          7.961    
                         arrival time                          -1.734    
  -------------------------------------------------------------------
                         slack                                  6.227    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.695ns  (logic 1.081ns (63.778%)  route 0.614ns (36.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y98                                      0.000     0.000 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
    SLICE_X70Y98         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.614     1.695    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X71Y97         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y97         FDRE (Setup_fdre_C_D)       -0.073     7.927    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -1.695    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.510ns  (logic 1.107ns (73.313%)  route 0.403ns (26.687%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99                                      0.000     0.000 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
    SLICE_X66Y99         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     1.107 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/O
                         net (fo=1, routed)           0.403     1.510    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[26]
    SLICE_X68Y98         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X68Y98         FDRE (Setup_fdre_C_D)       -0.251     7.749    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -1.510    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.687ns  (logic 1.081ns (64.061%)  route 0.606ns (35.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100                                     0.000     0.000 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
    SLICE_X70Y100        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/O
                         net (fo=1, routed)           0.606     1.687    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[13]
    SLICE_X71Y99         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y99         FDRE (Setup_fdre_C_D)       -0.073     7.927    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.459ns  (logic 1.100ns (75.404%)  route 0.359ns (24.596%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98                                      0.000     0.000 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
    SLICE_X66Y98         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     1.100 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/O
                         net (fo=1, routed)           0.359     1.459    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[10]
    SLICE_X68Y98         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X68Y98         FDRE (Setup_fdre_C_D)       -0.238     7.762    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          7.762    
                         arrival time                          -1.459    
  -------------------------------------------------------------------
                         slack                                  6.303    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.475ns  (logic 1.107ns (75.069%)  route 0.368ns (24.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y98                                      0.000     0.000 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
    SLICE_X70Y98         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     1.107 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.368     1.475    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X71Y97         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y97         FDRE (Setup_fdre_C_D)       -0.210     7.790    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                  6.315    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.612ns  (logic 1.081ns (67.078%)  route 0.531ns (32.922%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99                                      0.000     0.000 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA_D1/CLK
    SLICE_X58Y99         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA_D1/O
                         net (fo=1, routed)           0.531     1.612    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[31]
    SLICE_X60Y99         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X60Y99         FDRE (Setup_fdre_C_D)       -0.059     7.941    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -1.612    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.576ns  (logic 1.084ns (68.766%)  route 0.492ns (31.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99                                      0.000     0.000 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
    SLICE_X70Y99         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/O
                         net (fo=1, routed)           0.492     1.576    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[23]
    SLICE_X71Y98         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y98         FDRE (Setup_fdre_C_D)       -0.047     7.953    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.386ns  (logic 1.109ns (80.020%)  route 0.277ns (19.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98                                      0.000     0.000 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
    SLICE_X66Y98         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     1.109 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.277     1.386    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X68Y98         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X68Y98         FDRE (Setup_fdre_C_D)       -0.191     7.809    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.809    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.336ns  (logic 1.109ns (82.983%)  route 0.227ns (17.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y98                                      0.000     0.000 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
    SLICE_X70Y98         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     1.109 r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.227     1.336    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X71Y97         FDRE                                         r  design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y97         FDRE (Setup_fdre_C_D)       -0.234     7.766    design_1_i/axis_clock_converter_1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.766    
                         arrival time                          -1.336    
  -------------------------------------------------------------------
                         slack                                  6.430    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        8.163ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.163ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.654ns  (logic 1.109ns (67.062%)  route 0.545ns (32.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y94                                      0.000     0.000 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
    SLICE_X70Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     1.109 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.545     1.654    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X65Y96         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y96         FDRE (Setup_fdre_C_D)       -0.183     9.817    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -1.654    
  -------------------------------------------------------------------
                         slack                                  8.163    

Slack (MET) :             8.170ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.613ns  (logic 1.107ns (68.623%)  route 0.506ns (31.377%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94                                      0.000     0.000 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
    SLICE_X66Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     1.107 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/O
                         net (fo=1, routed)           0.506     1.613    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[26]
    SLICE_X69Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X69Y95         FDRE (Setup_fdre_C_D)       -0.217     9.783    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                  8.170    

Slack (MET) :             8.176ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.602ns  (logic 1.107ns (69.115%)  route 0.495ns (30.885%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95                                      0.000     0.000 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
    SLICE_X72Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     1.107 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/O
                         net (fo=1, routed)           0.495     1.602    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[20]
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X71Y95         FDRE (Setup_fdre_C_D)       -0.222     9.778    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.602    
  -------------------------------------------------------------------
                         slack                                  8.176    

Slack (MET) :             8.178ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.628ns  (logic 1.100ns (67.588%)  route 0.528ns (32.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94                                      0.000     0.000 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
    SLICE_X72Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     1.100 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/O
                         net (fo=1, routed)           0.528     1.628    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[16]
    SLICE_X70Y96         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X70Y96         FDRE (Setup_fdre_C_D)       -0.194     9.806    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          9.806    
                         arrival time                          -1.628    
  -------------------------------------------------------------------
                         slack                                  8.178    

Slack (MET) :             8.193ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.616ns  (logic 1.109ns (68.635%)  route 0.507ns (31.365%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95                                      0.000     0.000 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA/CLK
    SLICE_X66Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     1.109 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA/O
                         net (fo=1, routed)           0.507     1.616    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[30]
    SLICE_X65Y96         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y96         FDRE (Setup_fdre_C_D)       -0.191     9.809    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          9.809    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                  8.193    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.612ns  (logic 1.109ns (68.803%)  route 0.503ns (31.197%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94                                      0.000     0.000 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
    SLICE_X66Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     1.109 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/O
                         net (fo=1, routed)           0.503     1.612    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[24]
    SLICE_X70Y96         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X70Y96         FDRE (Setup_fdre_C_D)       -0.163     9.837    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          9.837    
                         arrival time                          -1.612    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.241ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.508ns  (logic 1.107ns (73.413%)  route 0.401ns (26.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94                                      0.000     0.000 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
    SLICE_X72Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     1.107 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.401     1.508    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[14]
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X71Y95         FDRE (Setup_fdre_C_D)       -0.251     9.749    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          9.749    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  8.241    

Slack (MET) :             8.263ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.527ns  (logic 1.100ns (72.023%)  route 0.427ns (27.977%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95                                      0.000     0.000 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
    SLICE_X72Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     1.100 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/O
                         net (fo=1, routed)           0.427     1.527    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[22]
    SLICE_X71Y100        FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X71Y100        FDRE (Setup_fdre_C_D)       -0.210     9.790    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                  8.263    

Slack (MET) :             8.300ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.466ns  (logic 1.109ns (75.667%)  route 0.357ns (24.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94                                      0.000     0.000 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
    SLICE_X72Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     1.109 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/O
                         net (fo=1, routed)           0.357     1.466    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[12]
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X71Y95         FDRE (Setup_fdre_C_D)       -0.234     9.766    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -1.466    
  -------------------------------------------------------------------
                         slack                                  8.300    

Slack (MET) :             8.317ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.447ns  (logic 1.100ns (76.042%)  route 0.347ns (23.958%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94                                      0.000     0.000 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
    SLICE_X66Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     1.100 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/O
                         net (fo=1, routed)           0.347     1.447    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[28]
    SLICE_X65Y96         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y96         FDRE (Setup_fdre_C_D)       -0.236     9.764    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          9.764    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                  8.317    

Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.621ns  (logic 1.081ns (66.695%)  route 0.540ns (33.305%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y94                                      0.000     0.000 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
    SLICE_X70Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.540     1.621    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X68Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X68Y95         FDRE (Setup_fdre_C_D)       -0.059     9.941    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.941    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                  8.320    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.474ns  (logic 1.107ns (75.120%)  route 0.367ns (24.880%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95                                      0.000     0.000 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB/CLK
    SLICE_X66Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     1.107 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMB/O
                         net (fo=1, routed)           0.367     1.474    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[32]
    SLICE_X65Y96         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y96         FDRE (Setup_fdre_C_D)       -0.205     9.795    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[32]
  -------------------------------------------------------------------
                         required time                          9.795    
                         arrival time                          -1.474    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.563ns  (logic 1.081ns (69.183%)  route 0.482ns (30.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94                                      0.000     0.000 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
    SLICE_X72Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/O
                         net (fo=1, routed)           0.482     1.563    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[13]
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X71Y95         FDRE (Setup_fdre_C_D)       -0.073     9.927    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -1.563    
  -------------------------------------------------------------------
                         slack                                  8.364    

Slack (MET) :             8.367ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.468ns  (logic 1.100ns (74.927%)  route 0.368ns (25.073%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y95                                      0.000     0.000 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
    SLICE_X70Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     1.100 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.368     1.468    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X70Y96         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X70Y96         FDRE (Setup_fdre_C_D)       -0.165     9.835    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.835    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                  8.367    

Slack (MET) :             8.367ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.589ns  (logic 1.081ns (68.036%)  route 0.508ns (31.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95                                      0.000     0.000 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA_D1/CLK
    SLICE_X66Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA_D1/O
                         net (fo=1, routed)           0.508     1.589    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[31]
    SLICE_X65Y96         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y96         FDRE (Setup_fdre_C_D)       -0.044     9.956    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          9.956    
                         arrival time                          -1.589    
  -------------------------------------------------------------------
                         slack                                  8.367    

Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.559ns  (logic 1.084ns (69.544%)  route 0.475ns (30.456%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94                                      0.000     0.000 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
    SLICE_X72Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/O
                         net (fo=1, routed)           0.475     1.559    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[17]
    SLICE_X71Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X71Y95         FDRE (Setup_fdre_C_D)       -0.072     9.928    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          9.928    
                         arrival time                          -1.559    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.371ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.554ns  (logic 1.084ns (69.765%)  route 0.470ns (30.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y94                                      0.000     0.000 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/CLK
    SLICE_X70Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.470     1.554    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[11]
    SLICE_X65Y96         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y96         FDRE (Setup_fdre_C_D)       -0.075     9.925    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                  8.371    

Slack (MET) :             8.391ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.536ns  (logic 1.081ns (70.367%)  route 0.455ns (29.633%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94                                      0.000     0.000 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
    SLICE_X66Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/O
                         net (fo=1, routed)           0.455     1.536    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[25]
    SLICE_X65Y96         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y96         FDRE (Setup_fdre_C_D)       -0.073     9.927    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                  8.391    

Slack (MET) :             8.400ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.561ns  (logic 1.087ns (69.640%)  route 0.474ns (30.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y94                                      0.000     0.000 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
    SLICE_X70Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     1.087 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.474     1.561    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[9]
    SLICE_X68Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X68Y95         FDRE (Setup_fdre_C_D)       -0.039     9.961    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.961    
                         arrival time                          -1.561    
  -------------------------------------------------------------------
                         slack                                  8.400    

Slack (MET) :             8.403ns  (required time - arrival time)
  Source:                 design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.377ns  (logic 1.107ns (80.386%)  route 0.270ns (19.614%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y94                                      0.000     0.000 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
    SLICE_X70Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     1.107 r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/O
                         net (fo=1, routed)           0.270     1.377    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[8]
    SLICE_X68Y95         FDRE                                         r  design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X68Y95         FDRE (Setup_fdre_C_D)       -0.220     9.780    design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                  8.403    





