* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:45:11

* File Generated:     Jan 11 2025 14:15:46

* Purpose:            Deglitch logic routing info

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************


//ORA_pad_7AndLUT4(12:20:1) -> ORA[7](12:21:1)
Net : ORA_pad_7AndNet
T_12_20_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g1_1
T_12_21_wire_io_cluster/io_1/OUT_ENB

End 

    //ORA_pad_7LegalizeSB_DFF(12:20:4) -> ORA_pad_7AndLUT4(12:20:1)
    Net : ORA_pad_7LegalizeSB_DFFNet
    T_12_20_wire_logic_cluster/lc_4/out
    T_12_20_lc_trk_g0_4
    T_12_20_wire_logic_cluster/lc_1/in_3

    End 

**********************************************************************************************************

//CXXXOUT_padLegalizeSB_DFF(8:20:1) -> CXXXOUT(9:21:0)
Net : CXXXOUT_padLegalizeSB_DFFNet
T_8_20_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g0_1
T_9_21_wire_io_cluster/io_0/OUT_ENB

End 

**********************************************************************************************************

//KBD_N_padLegalizeSB_DFF(12:20:2) -> KBD_N(13:21:0)
Net : KBD_N_padLegalizeSB_DFFNet
T_12_20_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g1_2
T_13_21_wire_io_cluster/io_0/OUT_ENB

End 

**********************************************************************************************************

//EN80_N_padLegalizeSB_DFF(8:20:2) -> EN80_N(9:21:1)
Net : EN80_N_padLegalizeSB_DFFNet
T_8_20_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g0_2
T_9_21_wire_io_cluster/io_1/OUT_ENB

End 

**********************************************************************************************************

//ORA_pad_4AndLUT4(16:20:1) -> ORA[4](16:21:1)
Net : ORA_pad_4AndNet
T_16_20_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g1_1
T_16_21_wire_io_cluster/io_1/OUT_ENB

End 

    //ORA_pad_4LegalizeSB_DFF(16:20:4) -> ORA_pad_4AndLUT4(16:20:1)
    Net : ORA_pad_4LegalizeSB_DFFNet
    T_16_20_wire_logic_cluster/lc_4/out
    T_16_20_lc_trk_g0_4
    T_16_20_wire_logic_cluster/lc_1/in_3

    End 

**********************************************************************************************************

//ORA_pad_0AndLUT4(18:20:0) -> ORA[0](19:21:1)
Net : ORA_pad_0AndNet
T_18_20_wire_logic_cluster/lc_0/out
T_19_21_lc_trk_g0_0
T_19_21_wire_io_cluster/io_1/OUT_ENB

End 

    //ORA_pad_0LegalizeSB_DFF(18:20:3) -> ORA_pad_0AndLUT4(18:20:0)
    Net : ORA_pad_0LegalizeSB_DFFNet
    T_18_20_wire_logic_cluster/lc_3/out
    T_18_20_lc_trk_g1_3
    T_18_20_wire_logic_cluster/lc_0/in_0

    End 

**********************************************************************************************************

//ORA_pad_5AndLUT4(16:20:2) -> ORA[5](16:21:0)
Net : ORA_pad_5AndNet
T_16_20_wire_logic_cluster/lc_2/out
T_16_21_lc_trk_g1_2
T_16_21_wire_io_cluster/io_0/OUT_ENB

End 

    //ORA_pad_5LegalizeSB_DFF(16:20:5) -> ORA_pad_5AndLUT4(16:20:2)
    Net : ORA_pad_5LegalizeSB_DFFNet
    T_16_20_wire_logic_cluster/lc_5/out
    T_16_20_lc_trk_g1_5
    T_16_20_wire_logic_cluster/lc_2/in_0

    End 

**********************************************************************************************************

//U_R_W_N_245LegalizeSB_DFF(3:20:0) -> PACKAGEPIN(4:21:0)
Net : U_R_W_N_245LegalizeSB_DFFNet
T_3_20_wire_logic_cluster/lc_0/out
T_4_21_lc_trk_g1_0
T_4_21_wire_io_cluster/io_0/OUT_ENB

End 

**********************************************************************************************************

//ORA_pad_1AndLUT4(18:20:1) -> ORA[1](18:21:0)
Net : ORA_pad_1AndNet
T_18_20_wire_logic_cluster/lc_1/out
T_18_21_lc_trk_g0_1
T_18_21_wire_io_cluster/io_0/OUT_ENB

End 

    //ORA_pad_1LegalizeSB_DFF(18:20:4) -> ORA_pad_1AndLUT4(18:20:1)
    Net : ORA_pad_1LegalizeSB_DFFNet
    T_18_20_wire_logic_cluster/lc_4/out
    T_18_20_lc_trk_g0_4
    T_18_20_wire_logic_cluster/lc_1/in_3

    End 

**********************************************************************************************************

//U_MD7AndLUT4(5:20:0) -> PACKAGEPIN(5:21:0)
Net : U_MD7AndNet
T_5_20_wire_logic_cluster/lc_0/out
T_5_21_lc_trk_g1_0
T_5_21_wire_io_cluster/io_0/OUT_ENB

End 

    //U_MD7LegalizeSB_DFF(5:20:1) -> U_MD7AndLUT4(5:20:0)
    Net : U_MD7LegalizeSB_DFFNet
    T_5_20_wire_logic_cluster/lc_1/out
    T_5_20_lc_trk_g0_1
    T_5_20_wire_logic_cluster/lc_0/in_1

    End 

**********************************************************************************************************

//ORA_pad_6AndLUT4(12:20:0) -> ORA[6](13:21:1)
Net : ORA_pad_6AndNet
T_12_20_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g0_0
T_13_21_wire_io_cluster/io_1/OUT_ENB

End 

    //ORA_pad_6LegalizeSB_DFF(12:20:3) -> ORA_pad_6AndLUT4(12:20:0)
    Net : ORA_pad_6LegalizeSB_DFFNet
    T_12_20_wire_logic_cluster/lc_3/out
    T_12_20_lc_trk_g1_3
    T_12_20_wire_logic_cluster/lc_0/in_0

    End 

**********************************************************************************************************

//ORA_pad_2AndLUT4(18:20:2) -> ORA[2](18:21:1)
Net : ORA_pad_2AndNet
T_18_20_wire_logic_cluster/lc_2/out
T_18_21_lc_trk_g0_2
T_18_21_wire_io_cluster/io_1/OUT_ENB

End 

    //ORA_pad_2LegalizeSB_DFF(18:20:5) -> ORA_pad_2AndLUT4(18:20:2)
    Net : ORA_pad_2LegalizeSB_DFFNet
    T_18_20_wire_logic_cluster/lc_5/out
    T_18_20_lc_trk_g1_5
    T_18_20_wire_logic_cluster/lc_2/in_0

    End 

**********************************************************************************************************

//U_ROMEN1_NLegalizeSB_DFF(5:20:2) -> PACKAGEPIN(6:21:0)
Net : U_ROMEN1_NLegalizeSB_DFFNet
T_5_20_wire_logic_cluster/lc_2/out
T_6_21_lc_trk_g1_2
T_6_21_wire_io_cluster/io_0/OUT_ENB

End 

**********************************************************************************************************

//CASEN_N_padLegalizeSB_DFF(8:20:0) -> CASEN_N(8:21:0)
Net : CASEN_N_padLegalizeSB_DFFNet
T_8_20_wire_logic_cluster/lc_0/out
T_8_21_lc_trk_g1_0
T_8_21_wire_io_cluster/io_0/OUT_ENB

End 

**********************************************************************************************************

//ORA_pad_3AndLUT4(16:20:0) -> ORA[3](17:21:0)
Net : ORA_pad_3AndNet
T_16_20_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g1_0
T_17_21_wire_io_cluster/io_0/OUT_ENB

End 

    //ORA_pad_3LegalizeSB_DFF(16:20:3) -> ORA_pad_3AndLUT4(16:20:0)
    Net : ORA_pad_3LegalizeSB_DFFNet
    T_16_20_wire_logic_cluster/lc_3/out
    T_16_20_lc_trk_g1_3
    T_16_20_wire_logic_cluster/lc_0/in_0

    End 

**********************************************************************************************************

//ROMEN2_N_padLegalizeSB_DFF(8:20:3) -> ROMEN2_N(8:21:1)
Net : ROMEN2_N_padLegalizeSB_DFFNet
T_8_20_wire_logic_cluster/lc_3/out
T_8_21_lc_trk_g1_3
T_8_21_wire_io_cluster/io_1/OUT_ENB

End 

**********************************************************************************************************

