{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1570530895448 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PRODIG_RPM EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"PRODIG_RPM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1570530895467 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570530895507 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570530895507 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1570530895661 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1570530895678 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1570530896933 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 2270 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1570530896937 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 2271 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1570530896937 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1570530896937 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 161 " "No exact pin location assignment(s) for 24 pins of 161 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[0\] " "Pin tix_mem_sim\[0\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[0] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[1\] " "Pin tix_mem_sim\[1\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[1] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[2\] " "Pin tix_mem_sim\[2\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[2] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[3\] " "Pin tix_mem_sim\[3\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[3] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[4\] " "Pin tix_mem_sim\[4\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[4] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[5\] " "Pin tix_mem_sim\[5\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[5] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[6\] " "Pin tix_mem_sim\[6\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[6] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[7\] " "Pin tix_mem_sim\[7\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[7] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[8\] " "Pin tix_mem_sim\[8\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[8] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[9\] " "Pin tix_mem_sim\[9\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[9] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[10\] " "Pin tix_mem_sim\[10\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[10] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[11\] " "Pin tix_mem_sim\[11\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[11] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[12\] " "Pin tix_mem_sim\[12\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[12] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[13\] " "Pin tix_mem_sim\[13\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[13] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[14\] " "Pin tix_mem_sim\[14\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[14] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[15\] " "Pin tix_mem_sim\[15\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[15] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rpm_mem_sim\[0\] " "Pin rpm_mem_sim\[0\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { rpm_mem_sim[0] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 44 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rpm_mem_sim[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rpm_mem_sim\[1\] " "Pin rpm_mem_sim\[1\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { rpm_mem_sim[1] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 44 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rpm_mem_sim[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rpm_mem_sim\[2\] " "Pin rpm_mem_sim\[2\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { rpm_mem_sim[2] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 44 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rpm_mem_sim[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rpm_mem_sim\[3\] " "Pin rpm_mem_sim\[3\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { rpm_mem_sim[3] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 44 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rpm_mem_sim[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rpm_mem_sim\[4\] " "Pin rpm_mem_sim\[4\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { rpm_mem_sim[4] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 44 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rpm_mem_sim[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rpm_mem_sim\[5\] " "Pin rpm_mem_sim\[5\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { rpm_mem_sim[5] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 44 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rpm_mem_sim[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rpm_mem_sim\[6\] " "Pin rpm_mem_sim\[6\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { rpm_mem_sim[6] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 44 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rpm_mem_sim[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rpm_mem_sim\[7\] " "Pin rpm_mem_sim\[7\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { rpm_mem_sim[7] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 44 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rpm_mem_sim[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530897178 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1570530897178 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1570530897409 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PRODIG_RPM.sdc " "Synopsys Design Constraints File file not found: 'PRODIG_RPM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1570530897411 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1570530897412 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1570530897427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "prescaler:u1\|clkint  " "Automatically promoted node prescaler:u1\|clkint " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570530897483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:u5\|rpm_mem\[1\] " "Destination node division:u5\|rpm_mem\[1\]" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 34 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { division:u5|rpm_mem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570530897483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:u5\|rpm_mem\[2\] " "Destination node division:u5\|rpm_mem\[2\]" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 34 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { division:u5|rpm_mem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570530897483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:u5\|rpm_mem\[3\] " "Destination node division:u5\|rpm_mem\[3\]" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 34 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { division:u5|rpm_mem[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570530897483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:u5\|rpm_mem\[4\] " "Destination node division:u5\|rpm_mem\[4\]" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 34 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { division:u5|rpm_mem[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570530897483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:u5\|rpm_mem\[5\] " "Destination node division:u5\|rpm_mem\[5\]" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 34 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { division:u5|rpm_mem[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570530897483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:u5\|rpm_mem\[6\] " "Destination node division:u5\|rpm_mem\[6\]" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 34 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { division:u5|rpm_mem[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570530897483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:u5\|rpm_mem\[7\] " "Destination node division:u5\|rpm_mem\[7\]" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 34 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { division:u5|rpm_mem[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570530897483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "prescaler:u1\|clkint~0 " "Destination node prescaler:u1\|clkint~0" {  } { { "prescaler.vhd" "" { Text "D:/Documents/GitHub/prodig/prescaler.vhd" 46 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { prescaler:u1|clkint~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 1222 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570530897483 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1570530897483 ""}  } { { "prescaler.vhd" "" { Text "D:/Documents/GitHub/prodig/prescaler.vhd" 46 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { prescaler:u1|clkint } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 790 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570530897483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570530897485 ""}  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/program/altera13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program/altera13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 23 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570530897485 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "max_rpm:u6\|LessThan0~14  " "Automatically promoted node max_rpm:u6\|LessThan0~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570530897485 ""}  } { { "Max_rpm.vhd" "" { Text "D:/Documents/GitHub/prodig/Max_rpm.vhd" 26 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { max_rpm:u6|LessThan0~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 2009 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570530897485 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RPM_counter:u0\|omwentel255\[7\]~3  " "Automatically promoted node RPM_counter:u0\|omwentel255\[7\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570530897486 ""}  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RPM_counter:u0|omwentel255[7]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 1938 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570530897486 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1570530897685 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570530897687 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570530897687 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570530897690 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570530897692 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1570530897693 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1570530897694 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1570530897695 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1570530897746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1570530897749 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1570530897749 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 0 24 0 " "Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 0 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1570530897773 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1570530897773 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1570530897773 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 81 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570530897775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 46 33 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 46 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570530897775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570530897775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570530897775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 31 54 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570530897775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 22 59 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570530897775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 12 62 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570530897775 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 24 48 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570530897775 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1570530897775 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1570530897775 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570530897851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1570530902019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570530902838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1570530902853 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1570530906684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570530906685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1570530906886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X60_Y26 X71_Y38 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38" {  } { { "loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38"} 60 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1570530910522 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1570530910522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570530912665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1570530912671 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1570530912671 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.11 " "Total time spent on timing analysis during the Fitter is 2.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1570530912716 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570530912723 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "122 " "Found 122 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[0\] 0 " "Pin \"HEX0_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[1\] 0 " "Pin \"HEX0_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[2\] 0 " "Pin \"HEX0_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[3\] 0 " "Pin \"HEX0_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[4\] 0 " "Pin \"HEX0_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[5\] 0 " "Pin \"HEX0_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[6\] 0 " "Pin \"HEX0_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[0\] 0 " "Pin \"HEX1_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[1\] 0 " "Pin \"HEX1_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[2\] 0 " "Pin \"HEX1_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[3\] 0 " "Pin \"HEX1_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[4\] 0 " "Pin \"HEX1_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[5\] 0 " "Pin \"HEX1_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[6\] 0 " "Pin \"HEX1_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[0\] 0 " "Pin \"HEX2_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[1\] 0 " "Pin \"HEX2_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[2\] 0 " "Pin \"HEX2_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[3\] 0 " "Pin \"HEX2_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[4\] 0 " "Pin \"HEX2_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[5\] 0 " "Pin \"HEX2_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[6\] 0 " "Pin \"HEX2_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[0\] 0 " "Pin \"HEX3_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[1\] 0 " "Pin \"HEX3_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[2\] 0 " "Pin \"HEX3_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[3\] 0 " "Pin \"HEX3_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[4\] 0 " "Pin \"HEX3_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[5\] 0 " "Pin \"HEX3_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[6\] 0 " "Pin \"HEX3_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[0\] 0 " "Pin \"HEX4_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[1\] 0 " "Pin \"HEX4_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[2\] 0 " "Pin \"HEX4_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[3\] 0 " "Pin \"HEX4_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[4\] 0 " "Pin \"HEX4_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[5\] 0 " "Pin \"HEX4_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[6\] 0 " "Pin \"HEX4_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[0\] 0 " "Pin \"HEX5_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[1\] 0 " "Pin \"HEX5_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[2\] 0 " "Pin \"HEX5_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[3\] 0 " "Pin \"HEX5_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[4\] 0 " "Pin \"HEX5_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[5\] 0 " "Pin \"HEX5_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[6\] 0 " "Pin \"HEX5_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[0\] 0 " "Pin \"HEX6_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[1\] 0 " "Pin \"HEX6_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[2\] 0 " "Pin \"HEX6_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[3\] 0 " "Pin \"HEX6_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[4\] 0 " "Pin \"HEX6_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[5\] 0 " "Pin \"HEX6_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[6\] 0 " "Pin \"HEX6_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[0\] 0 " "Pin \"HEX7_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[1\] 0 " "Pin \"HEX7_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[2\] 0 " "Pin \"HEX7_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[3\] 0 " "Pin \"HEX7_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[4\] 0 " "Pin \"HEX7_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[5\] 0 " "Pin \"HEX7_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[6\] 0 " "Pin \"HEX7_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_DP 0 " "Pin \"HEX0_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_DP 0 " "Pin \"HEX1_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_DP 0 " "Pin \"HEX2_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_DP 0 " "Pin \"HEX3_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_DP 0 " "Pin \"HEX4_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_DP 0 " "Pin \"HEX5_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_DP 0 " "Pin \"HEX6_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_DP 0 " "Pin \"HEX7_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[0\] 0 " "Pin \"tix_mem_sim\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[1\] 0 " "Pin \"tix_mem_sim\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[2\] 0 " "Pin \"tix_mem_sim\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[3\] 0 " "Pin \"tix_mem_sim\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[4\] 0 " "Pin \"tix_mem_sim\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[5\] 0 " "Pin \"tix_mem_sim\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[6\] 0 " "Pin \"tix_mem_sim\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[7\] 0 " "Pin \"tix_mem_sim\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[8\] 0 " "Pin \"tix_mem_sim\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[9\] 0 " "Pin \"tix_mem_sim\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[10\] 0 " "Pin \"tix_mem_sim\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[11\] 0 " "Pin \"tix_mem_sim\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[12\] 0 " "Pin \"tix_mem_sim\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[13\] 0 " "Pin \"tix_mem_sim\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[14\] 0 " "Pin \"tix_mem_sim\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[15\] 0 " "Pin \"tix_mem_sim\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rpm_mem_sim\[0\] 0 " "Pin \"rpm_mem_sim\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rpm_mem_sim\[1\] 0 " "Pin \"rpm_mem_sim\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rpm_mem_sim\[2\] 0 " "Pin \"rpm_mem_sim\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rpm_mem_sim\[3\] 0 " "Pin \"rpm_mem_sim\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rpm_mem_sim\[4\] 0 " "Pin \"rpm_mem_sim\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rpm_mem_sim\[5\] 0 " "Pin \"rpm_mem_sim\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rpm_mem_sim\[6\] 0 " "Pin \"rpm_mem_sim\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rpm_mem_sim\[7\] 0 " "Pin \"rpm_mem_sim\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOTOR_UP 0 " "Pin \"MOTOR_UP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOTOR_DOWN 0 " "Pin \"MOTOR_DOWN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD 0 " "Pin \"RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Convstart 0 " "Pin \"Convstart\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530912758 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1570530912758 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570530913174 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570530913257 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570530913711 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570530914346 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1570530914585 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/GitHub/prodig/output_files/PRODIG_RPM.fit.smsg " "Generated suppressed messages file D:/Documents/GitHub/prodig/output_files/PRODIG_RPM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1570530914978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570530915447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 12:35:15 2019 " "Processing ended: Tue Oct 08 12:35:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570530915447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570530915447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570530915447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1570530915447 ""}
