


ARM Macro Assembler    Page 1 CMPE 250 Exercise Three


    1 00000000                 TTL              CMPE 250 Exercise Three
    2 00000000         ;****************************************************************
    3 00000000         ;Descriptive comment header goes here.
    4 00000000         ;(What does the program do?)
    5 00000000         ;Name:  <Chase Lewis>
    6 00000000         ;Date:  <2/1/19>
    7 00000000         ;Class:  CMPE-250
    8 00000000         ;Section:  <Lab 1, Friday, 12:00 pm>
    9 00000000         ;---------------------------------------------------------------
   10 00000000         ;Keil Simulator Template for KL46
   11 00000000         ;R. W. Melton
   12 00000000         ;January 5, 2018
   13 00000000         ;****************************************************************
   14 00000000         ;Assembler directives
   15 00000000                 THUMB
   17 00000000         ;****************************************************************
   18 00000000         ;EQUates
   19 00000000 00000001 
                       MUL2    EQU              1
   20 00000000 00000002 
                       MUL4    EQU              2
   21 00000000 00000003 
                       MUL8    EQU              3
   22 00000000         ;Standard data masks
   23 00000000 000000FF 
                       BYTE_MASK
                               EQU              0xFF
   24 00000000 0000000F 
                       NIBBLE_MASK
                               EQU              0x0F
   25 00000000         ;Standard data sizes (in bits)
   26 00000000 00000008 
                       BYTE_BITS
                               EQU              8
   27 00000000 00000004 
                       NIBBLE_BITS
                               EQU              4
   28 00000000         ;Architecture data sizes (in bytes)
   29 00000000 00000004 
                       WORD_SIZE
                               EQU              4           ;Cortex-M0+
   30 00000000 00000002 



ARM Macro Assembler    Page 2 CMPE 250 Exercise Three


                       HALFWORD_SIZE
                               EQU              2           ;Cortex-M0+
   31 00000000         ;Architecture data masks
   32 00000000 0000FFFF 
                       HALFWORD_MASK
                               EQU              0xFFFF
   33 00000000         ;Return                 
   34 00000000 00000001 
                       RET_ADDR_T_MASK
                               EQU              1           ;Bit 0 of ret. addr. must be
   35 00000000         ;set for BX, BLX, or POP
   36 00000000         ;mask in thumb mode
   37 00000000         ;---------------------------------------------------------------
   38 00000000         ;Vectors
   39 00000000 000000C0 
                       VECTOR_TABLE_SIZE
                               EQU              0x000000C0  ;KL46
   40 00000000 00000004 
                       VECTOR_SIZE
                               EQU              4           ;Bytes per vector
   41 00000000         ;---------------------------------------------------------------
   42 00000000         ;CPU CONTROL:  Control register
   43 00000000         ;31-2:(reserved)
   44 00000000         ;   1:SPSEL=current stack pointer select
   45 00000000         ;           0=MSP (main stack pointer) (reset value)
   46 00000000         ;           1=PSP (process stack pointer)
   47 00000000         ;   0:nPRIV=not privileged
   48 00000000         ;        0=privileged (Freescale/NXP "supervisor") (reset value)
   49 00000000         ;        1=not privileged (Freescale/NXP "user")
   50 00000000 00000002 
                       CONTROL_SPSEL_MASK
                               EQU              2
   51 00000000 00000001 
                       CONTROL_SPSEL_SHIFT
                               EQU              1
   52 00000000 00000001 
                       CONTROL_nPRIV_MASK
                               EQU              1
   53 00000000 00000000 
                       CONTROL_nPRIV_SHIFT
                               EQU              0
   54 00000000         ;---------------------------------------------------------------



ARM Macro Assembler    Page 3 CMPE 250 Exercise Three


   55 00000000         ;CPU PRIMASK:  Interrupt mask register
   56 00000000         ;31-1:(reserved)
   57 00000000         ;   0:PM=prioritizable interrupt mask:
   58 00000000         ;        0=all interrupts unmasked (reset value)
   59 00000000         ;          (value after CPSIE I instruction)
   60 00000000         ;        1=prioritizable interrrupts masked
   61 00000000         ;          (value after CPSID I instruction)
   62 00000000 00000001 
                       PRIMASK_PM_MASK
                               EQU              1
   63 00000000 00000000 
                       PRIMASK_PM_SHIFT
                               EQU              0
   64 00000000         ;---------------------------------------------------------------
   65 00000000         ;CPU PSR:  Program status register
   66 00000000         ;Combined APSR, EPSR, and IPSR
   67 00000000         ;----------------------------------------------------------
   68 00000000         ;CPU APSR:  Application Program Status Register
   69 00000000         ;31  :N=negative flag
   70 00000000         ;30  :Z=zero flag
   71 00000000         ;29  :C=carry flag
   72 00000000         ;28  :V=overflow flag
   73 00000000         ;27-0:(reserved)
   74 00000000 F0000000 
                       APSR_MASK
                               EQU              0xF0000000
   75 00000000 0000001C 
                       APSR_SHIFT
                               EQU              28
   76 00000000 80000000 
                       APSR_N_MASK
                               EQU              0x80000000
   77 00000000 0000001F 
                       APSR_N_SHIFT
                               EQU              31
   78 00000000 40000000 
                       APSR_Z_MASK
                               EQU              0x40000000
   79 00000000 0000001E 
                       APSR_Z_SHIFT
                               EQU              30
   80 00000000 20000000 



ARM Macro Assembler    Page 4 CMPE 250 Exercise Three


                       APSR_C_MASK
                               EQU              0x20000000
   81 00000000 0000001D 
                       APSR_C_SHIFT
                               EQU              29
   82 00000000 10000000 
                       APSR_V_MASK
                               EQU              0x10000000
   83 00000000 0000001C 
                       APSR_V_SHIFT
                               EQU              28
   84 00000000         ;----------------------------------------------------------
   85 00000000         ;CPU EPSR
   86 00000000         ;31-25:(reserved)
   87 00000000         ;   24:T=Thumb state bit
   88 00000000         ;23- 0:(reserved)
   89 00000000 01000000 
                       EPSR_MASK
                               EQU              0x01000000
   90 00000000 00000018 
                       EPSR_SHIFT
                               EQU              24
   91 00000000 01000000 
                       EPSR_T_MASK
                               EQU              0x01000000
   92 00000000 00000018 
                       EPSR_T_SHIFT
                               EQU              24
   93 00000000         ;----------------------------------------------------------
   94 00000000         ;CPU IPSR
   95 00000000         ;31-6:(reserved)
   96 00000000         ; 5-0:Exception number=number of current exception
   97 00000000         ;      0=thread mode
   98 00000000         ;      1:(reserved)
   99 00000000         ;      2=NMI
  100 00000000         ;      3=hard fault
  101 00000000         ;      4-10:(reserved)
  102 00000000         ;     11=SVCall
  103 00000000         ;     12-13:(reserved)
  104 00000000         ;     14=PendSV
  105 00000000         ;     15=SysTick
  106 00000000         ;     16=IRQ0



ARM Macro Assembler    Page 5 CMPE 250 Exercise Three


  107 00000000         ;     16-47:IRQ(Exception number - 16)
  108 00000000         ;     47=IRQ31
  109 00000000         ;     48-63:(reserved)
  110 00000000 0000003F 
                       IPSR_MASK
                               EQU              0x0000003F
  111 00000000 00000000 
                       IPSR_SHIFT
                               EQU              0
  112 00000000 0000003F 
                       IPSR_EXCEPTION_MASK
                               EQU              0x0000003F
  113 00000000 00000000 
                       IPSR_EXCEPTION_SHIFT
                               EQU              0
  114 00000000         ;----------------------------------------------------------
  115 00000000 80000000 
                       PSR_N_MASK
                               EQU              APSR_N_MASK
  116 00000000 0000001F 
                       PSR_N_SHIFT
                               EQU              APSR_N_SHIFT
  117 00000000 40000000 
                       PSR_Z_MASK
                               EQU              APSR_Z_MASK
  118 00000000 0000001E 
                       PSR_Z_SHIFT
                               EQU              APSR_Z_SHIFT
  119 00000000 20000000 
                       PSR_C_MASK
                               EQU              APSR_C_MASK
  120 00000000 0000001D 
                       PSR_C_SHIFT
                               EQU              APSR_C_SHIFT
  121 00000000 10000000 
                       PSR_V_MASK
                               EQU              APSR_V_MASK
  122 00000000 0000001C 
                       PSR_V_SHIFT
                               EQU              APSR_V_SHIFT
  123 00000000 01000000 
                       PSR_T_MASK



ARM Macro Assembler    Page 6 CMPE 250 Exercise Three


                               EQU              EPSR_T_MASK
  124 00000000 00000018 
                       PSR_T_SHIFT
                               EQU              EPSR_T_SHIFT
  125 00000000 0000003F 
                       PSR_EXCEPTION_MASK
                               EQU              IPSR_EXCEPTION_MASK
  126 00000000 00000000 
                       PSR_EXCEPTION_SHIFT
                               EQU              IPSR_EXCEPTION_SHIFT
  127 00000000         ;----------------------------------------------------------
  128 00000000         ;Stack
  129 00000000 00000100 
                       SSTACK_SIZE
                               EQU              0x00000100
  130 00000000         ;****************************************************************
  131 00000000         ;Program
  132 00000000         ;Linker requires Reset_Handler
  133 00000000                 AREA             MyCode,CODE,READONLY
  134 00000000                 ENTRY
  135 00000000                 EXPORT           Reset_Handler
  136 00000000         Reset_Handler
                               PROC             {}
  137 00000000         main
  138 00000000         ;---------------------------------------------------------------
  139 00000000         ;Initialize registers R0-R12
  140 00000000 F7FF FFFE       BL               RegInit
  141 00000004         ;>>>>> begin main program code <<<<<
  142 00000004 493E            LDR              R1,=P
  143 00000006 2680            MOVS             R6,#128
  144 00000008 43F6            MVNS             R6,R6
  145 0000000A 6809            LDR              R1,[R1,#0]
  146 0000000C 4A3D            LDR              R2,=Q
  147 0000000E 6812            LDR              R2,[R2,#0]
  148 00000010 4B3D            LDR              R3,=const_F ;F=81
  149 00000012 681B            LDR              R3,[R3,#0]
  150 00000014 4C3D            LDR              R4,=const_G ;G=11
  151 00000016 6824            LDR              R4,[R4,#0]
  152 00000018 0089            LSLS             R1,R1,#MUL4 ;4P
  153 0000001A 297F    checkp  CMP              R1,#127
  154 0000001C DC02            BGT              zerop
  155 0000001E 42B1            CMP              R1,R6



ARM Macro Assembler    Page 7 CMPE 250 Exercise Three


  156 00000020 DB00            BLT              zerop
  157 00000022 E001            B                cont1
  158 00000024         zerop
  159 00000024 2100            MOVS             R1,#0
  160 00000026 E019            B                Contf
  161 00000028 0055    cont1   LSLS             R5,R2,#MUL2 ;2Q
  162 0000002A 2D7F    checkq  CMP              R5,#127
  163 0000002C DC02            BGT              zeroq
  164 0000002E 42B5            CMP              R5,R6
  165 00000030 DB00            BLT              zeroq
  166 00000032 E001            B                cont2
  167 00000034         zeroq
  168 00000034 2100            MOVS             R1,#0
  169 00000036 E011            B                Contf
  170 00000038 1B49    cont2   SUBS             R1,R1,R5    ;4P-2Q
  171 0000003A 297F    iff3    CMP              R1,#127
  172 0000003C DC02            BGT              zero1
  173 0000003E 42B1            CMP              R1,R6
  174 00000040 DB00            BLT              zero1
  175 00000042 E001            B                cont
  176 00000044 2100    zero1   MOVS             R1,#0
  177 00000046 E009            B                Contf
  178 00000048 1859    cont    ADDS             R1,R3,R1    ;4P-2Q+81
  179 0000004A 297F            CMP              R1,#127     ;iff
  180 0000004C DC02            BGT              zerof
  181 0000004E 42B1            CMP              R1,R6
  182 00000050 DB00            BLT              zerof
  183 00000052 E003            B                Contf
  184 00000054         zerof
  185 00000054 4D2E            LDR              R5,=F
  186 00000056 2700            MOVS             R7,#0
  187 00000058 602F            STR              R7,[R5,#0]
  188 0000005A E001            B                Gsec
  189 0000005C         Contf
  190 0000005C 4D2C            LDR              R5,=F
  191 0000005E 6029            STR              R1,[R5,#0]
  192 00000060         
  193 00000060         
  194 00000060         Gsec
  195 00000060 4927            LDR              R1,=P
  196 00000062 6809            LDR              R1,[R1,#0]
  197 00000064 0089            LSLS             R1,R1,#MUL4 ;4P



ARM Macro Assembler    Page 8 CMPE 250 Exercise Three


  198 00000066 2380    cont4p  MOVS             R3,#128
  199 00000068 43DB            MVNS             R3,R3
  200 0000006A 4E25            LDR              R6,=P
  201 0000006C 6836            LDR              R6,[R6,#0]
  202 0000006E 1B89            SUBS             R1,R1,R6    ;4P - P = 3P
  203 00000070 297F    check3p CMP              R1,#127
  204 00000072 DC02            BGT              zero3p
  205 00000074 4299            CMP              R1,R3
  206 00000076 DB00            BLT              zero3p
  207 00000078 E001            B                cont3p
  208 0000007A         zero3p
  209 0000007A 2100            MOVS             R1,#0
  210 0000007C E009            B                zero7q
  211 0000007E 0609    cont3p  LSLS             R1,#24      ;shift 3p to most significant bit
  212 00000080 00D2            LSLS             R2,R2,#MUL8 ;8Q
  213 00000082         ;
  214 00000082 4F20            LDR              R7,=Q
  215 00000084 683F            LDR              R7,[R7,#0]
  216 00000086 1BD2            SUBS             R2,R2,R7    ;8Q-Q = 7Q
  217 00000088 2A7F    check7q CMP              R2,#127
  218 0000008A DC02            BGT              zero7q
  219 0000008C 429A            CMP              R2,R3
  220 0000008E DB00            BLT              zero7q
  221 00000090 E001            B                cont7q
  222 00000092         zero7q
  223 00000092 2200            MOVS             R2,#0
  224 00000094 E003            B                zeroout
  225 00000096 0612    cont7q  LSLS             R2,#24
  226 00000098 1A89            SUBS             R1,R1,R2    ;3P-7Q
  227 0000009A D600            BVS              zeroout
  228 0000009C E001            B                contG
  229 0000009E 2100    zeroout MOVS             R1,#0
  230 000000A0 E003            B                zeroout2
  231 000000A2 0624    contG   LSLS             R4,#24
  232 000000A4 190C            ADDS             R4,R1,R4    ;3p-7Q + 11
  233 000000A6 D600            BVS              zeroout2
  234 000000A8 E000            B                contg2
  235 000000AA 2400    zeroout2
                               MOVS             R4,#0
  236 000000AC 1624    contg2  ASRS             R4,#24
  237 000000AE         
  238 000000AE         



ARM Macro Assembler    Page 9 CMPE 250 Exercise Three


  239 000000AE         InitResult
  240 000000AE 4B19            LDR              R3,=G
  241 000000B0 601C            STR              R4,[R3,#0]
  242 000000B2         EnIf
  243 000000B2 4D17            LDR              R5,=F
  244 000000B4 682D            LDR              R5,[R5,#0]
  245 000000B6 4B17            LDR              R3,=G
  246 000000B8 681B            LDR              R3,[R3,#0]
  247 000000BA 195B            ADDS             R3,R3,R5
  248 000000BC         
  249 000000BC         
  250 000000BC 2680    Resu    MOVS             R6,#128
  251 000000BE 43F6            MVNS             R6,R6
  252 000000C0 2B7F    iffRe   CMP              R3,#127
  253 000000C2 DC02            BGT              zeroRe
  254 000000C4 42B3            CMP              R3,R6
  255 000000C6 DB00            BLT              zeroRe
  256 000000C8 E000            B                contRe
  257 000000CA         zeroRe
  258 000000CA 2300            MOVS             R3,#0
  259 000000CC 4D12    contRe  LDR              R5,=Result
  260 000000CE 602B            STR              R3,[R5,#0]
  261 000000D0         
  262 000000D0         
  263 000000D0         
  264 000000D0         
  265 000000D0         ;>>>>>   end main program code <<<<<
  266 000000D0         ;Stay here
  267 000000D0 E7FE            B                .
  268 000000D2                 ENDP
  269 000000D2         ;---------------------------------------------------------------
  270 000000D2         RegInit PROC             {}
  271 000000D2         ;****************************************************************
  272 000000D2         ;Initializes register n to value 0xnnnnnnnn, for n in 
  273 000000D2         ;{0x0-0xC,0xE}
  274 000000D2         ;****************************************************************
  275 000000D2         ;Put return on stack
  276 000000D2 B500            PUSH             {LR}
  277 000000D4         ;Initialize registers
  278 000000D4 4917            LDR              R1,=0x11111111
  279 000000D6 184A            ADDS             R2,R1,R1
  280 000000D8 1853            ADDS             R3,R2,R1



ARM Macro Assembler    Page 10 CMPE 250 Exercise Three


  281 000000DA 185C            ADDS             R4,R3,R1
  282 000000DC 1865            ADDS             R5,R4,R1
  283 000000DE 186E            ADDS             R6,R5,R1
  284 000000E0 1877            ADDS             R7,R6,R1
  285 000000E2 1878            ADDS             R0,R7,R1
  286 000000E4 4680            MOV              R8,R0
  287 000000E6 1840            ADDS             R0,R0,R1
  288 000000E8 4681            MOV              R9,R0
  289 000000EA 1840            ADDS             R0,R0,R1
  290 000000EC 4682            MOV              R10,R0
  291 000000EE 1840            ADDS             R0,R0,R1
  292 000000F0 4683            MOV              R11,R0
  293 000000F2 1840            ADDS             R0,R0,R1
  294 000000F4 4684            MOV              R12,R0
  295 000000F6 1840            ADDS             R0,R0,R1
  296 000000F8 1840            ADDS             R0,R0,R1
  297 000000FA 4686            MOV              R14,R0
  298 000000FC 2000            MOVS             R0,#0
  299 000000FE BD00            POP              {PC}
  300 00000100                 ENDP
  301 00000100         ;---------------------------------------------------------------
  302 00000100         ;>>>>> begin subroutine code <<<<<
  303 00000100         ;>>>>>   end subroutine code <<<<<
  304 00000100                 ALIGN
  305 00000100         ;****************************************************************
  306 00000100         ;Vector Table Mapped to Address 0 at Reset
  307 00000100         ;Linker requires __Vectors to be exported
  308 00000100 00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              11111111         AREA             RESET, DATA, READONLY
  309 00000000                 EXPORT           __Vectors



ARM Macro Assembler    Page 11 CMPE 250 Exercise Three


  310 00000000                 EXPORT           __Vectors_End
  311 00000000                 EXPORT           __Vectors_Size
  312 00000000         __Vectors
  313 00000000         ;ARM core vectors
  314 00000000 00000000        DCD              __initial_sp ;00:end of stack
  315 00000004 00000000        DCD              Reset_Handler ;reset vector
  316 00000008 00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 



ARM Macro Assembler    Page 12 CMPE 250 Exercise Three


              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00               SPACE            (VECTOR_TABLE_SIZE - (2 * VECTOR_SIZE))
  317 000000C0         __Vectors_End
  318 000000C0 000000C0 
                       __Vectors_Size
                               EQU              __Vectors_End - __Vectors
  319 000000C0                 ALIGN
  320 000000C0         ;****************************************************************
  321 000000C0         ;Constants
  322 000000C0                 AREA             MyConst,DATA,READONLY
  323 00000000         ;>>>>> begin constants here <<<<<
  324 00000000 00000051 
                       const_F DCD              81
  325 00000004 0000000B 
                       const_G DCD              11
  326 00000008         
  327 00000008         ;>>>>>   end constants here <<<<<
  328 00000008         ;****************************************************************



ARM Macro Assembler    Page 13 CMPE 250 Exercise Three


  329 00000008                 AREA             |.ARM.__at_0x1FFFE000|,DATA,READWRITE,ALIGN=3
  330 00000000                 EXPORT           __initial_sp
  331 00000000         ;Allocate system stack
  332 00000000                 IF               :LNOT::DEF:SSTACK_SIZE
  334                          ENDIF
  335 00000000 00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 



ARM Macro Assembler    Page 14 CMPE 250 Exercise Three


              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 



ARM Macro Assembler    Page 15 CMPE 250 Exercise Three


              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00       Stack_Mem
                               SPACE            SSTACK_SIZE
  336 00000100         __initial_sp
  337 00000100         ;****************************************************************
  338 00000100         ;Variables
  339 00000100                 AREA             MyData,DATA,READWRITE
  340 00000000         ;>>>>> begin variables here <<<<<
  341 00000000 00 00 00 
              00       P       SPACE            4           ;word variable P gets 4 bytes of memory
  342 00000004 00 00 00 
              00       Q       SPACE            4           ;word variable Q gets 4 bytes of memory
  343 00000008 00 00 00 
              00       F       SPACE            4           ;word variable F gets 4 bytes of memory
  344 0000000C 00 00 00 
              00       G       SPACE            4           ;word variable G gets 4 bytes of memory
  345 00000010 00 00 00 
              00       Result  SPACE            4           ;word variable Result gets 4 bytes of memory
  346 00000014         ;>>>>>   end variables here <<<<<
  347 00000014                 END
Command Line: --debug --xref --length=49 --width=120 --diag_suppress=9931 --cpu=Cortex-M0+ --apcs=interwork --depend=".\
objects\exercise three.d" -o".\objects\exercise three.o" -I.\RTE\_Target_1 -IC:\Keil_v5\ARM\PACK\Keil\Kinetis_KLxx_DFP\1
.14.0\Device\Include -IC:\Keil_v5\ARM\CMSIS\Include --predefine="__UVISION_VERSION SETA 524" --predefine="MKL46Z256xxx4 
SETA 1" --list=.\listings\exercise three.lst "Exercise Three.s"



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

Contf 0000005C

Symbol: Contf
   Definitions
      At line 189 in file Exercise
   Uses
      At line 160 in file Exercise
      At line 169 in file Exercise
      At line 177 in file Exercise
      At line 183 in file Exercise

EnIf 000000B2

Symbol: EnIf
   Definitions
      At line 242 in file Exercise
   Uses
      None
Comment: EnIf unused
Gsec 00000060

Symbol: Gsec
   Definitions
      At line 194 in file Exercise
   Uses
      At line 188 in file Exercise
Comment: Gsec used once
InitResult 000000AE

Symbol: InitResult
   Definitions
      At line 239 in file Exercise
   Uses
      None
Comment: InitResult unused
MyCode 00000000

Symbol: MyCode
   Definitions
      At line 133 in file Exercise
   Uses
      None



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

Comment: MyCode unused
RegInit 000000D2

Symbol: RegInit
   Definitions
      At line 270 in file Exercise
   Uses
      At line 140 in file Exercise
Comment: RegInit used once
Reset_Handler 00000000

Symbol: Reset_Handler
   Definitions
      At line 136 in file Exercise
   Uses
      At line 135 in file Exercise
      At line 315 in file Exercise

Resu 000000BC

Symbol: Resu
   Definitions
      At line 250 in file Exercise
   Uses
      None
Comment: Resu unused
check3p 00000070

Symbol: check3p
   Definitions
      At line 203 in file Exercise
   Uses
      None
Comment: check3p unused
check7q 00000088

Symbol: check7q
   Definitions
      At line 217 in file Exercise
   Uses
      None
Comment: check7q unused



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

checkp 0000001A

Symbol: checkp
   Definitions
      At line 153 in file Exercise
   Uses
      None
Comment: checkp unused
checkq 0000002A

Symbol: checkq
   Definitions
      At line 162 in file Exercise
   Uses
      None
Comment: checkq unused
cont 00000048

Symbol: cont
   Definitions
      At line 178 in file Exercise
   Uses
      At line 175 in file Exercise
Comment: cont used once
cont1 00000028

Symbol: cont1
   Definitions
      At line 161 in file Exercise
   Uses
      At line 157 in file Exercise
Comment: cont1 used once
cont2 00000038

Symbol: cont2
   Definitions
      At line 170 in file Exercise
   Uses
      At line 166 in file Exercise
Comment: cont2 used once
cont3p 0000007E




ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Relocatable symbols

Symbol: cont3p
   Definitions
      At line 211 in file Exercise
   Uses
      At line 207 in file Exercise
Comment: cont3p used once
cont4p 00000066

Symbol: cont4p
   Definitions
      At line 198 in file Exercise
   Uses
      None
Comment: cont4p unused
cont7q 00000096

Symbol: cont7q
   Definitions
      At line 225 in file Exercise
   Uses
      At line 221 in file Exercise
Comment: cont7q used once
contG 000000A2

Symbol: contG
   Definitions
      At line 231 in file Exercise
   Uses
      At line 228 in file Exercise
Comment: contG used once
contRe 000000CC

Symbol: contRe
   Definitions
      At line 259 in file Exercise
   Uses
      At line 256 in file Exercise
Comment: contRe used once
contg2 000000AC

Symbol: contg2
   Definitions



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Relocatable symbols

      At line 236 in file Exercise
   Uses
      At line 234 in file Exercise
Comment: contg2 used once
iff3 0000003A

Symbol: iff3
   Definitions
      At line 171 in file Exercise
   Uses
      None
Comment: iff3 unused
iffRe 000000C0

Symbol: iffRe
   Definitions
      At line 252 in file Exercise
   Uses
      None
Comment: iffRe unused
main 00000000

Symbol: main
   Definitions
      At line 137 in file Exercise
   Uses
      None
Comment: main unused
zero1 00000044

Symbol: zero1
   Definitions
      At line 176 in file Exercise
   Uses
      At line 172 in file Exercise
      At line 174 in file Exercise

zero3p 0000007A

Symbol: zero3p
   Definitions
      At line 208 in file Exercise



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Relocatable symbols

   Uses
      At line 204 in file Exercise
      At line 206 in file Exercise

zero7q 00000092

Symbol: zero7q
   Definitions
      At line 222 in file Exercise
   Uses
      At line 210 in file Exercise
      At line 218 in file Exercise
      At line 220 in file Exercise

zeroRe 000000CA

Symbol: zeroRe
   Definitions
      At line 257 in file Exercise
   Uses
      At line 253 in file Exercise
      At line 255 in file Exercise

zerof 00000054

Symbol: zerof
   Definitions
      At line 184 in file Exercise
   Uses
      At line 180 in file Exercise
      At line 182 in file Exercise

zeroout 0000009E

Symbol: zeroout
   Definitions
      At line 229 in file Exercise
   Uses
      At line 224 in file Exercise
      At line 227 in file Exercise

zeroout2 000000AA



ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Relocatable symbols


Symbol: zeroout2
   Definitions
      At line 235 in file Exercise
   Uses
      At line 230 in file Exercise
      At line 233 in file Exercise

zerop 00000024

Symbol: zerop
   Definitions
      At line 158 in file Exercise
   Uses
      At line 154 in file Exercise
      At line 156 in file Exercise

zeroq 00000034

Symbol: zeroq
   Definitions
      At line 167 in file Exercise
   Uses
      At line 163 in file Exercise
      At line 165 in file Exercise

33 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

RESET 00000000

Symbol: RESET
   Definitions
      At line 308 in file Exercise
   Uses
      None
Comment: RESET unused
__Vectors 00000000

Symbol: __Vectors
   Definitions
      At line 312 in file Exercise
   Uses
      At line 309 in file Exercise
      At line 318 in file Exercise

__Vectors_End 000000C0

Symbol: __Vectors_End
   Definitions
      At line 317 in file Exercise
   Uses
      At line 310 in file Exercise
      At line 318 in file Exercise

3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

MyConst 00000000

Symbol: MyConst
   Definitions
      At line 322 in file Exercise
   Uses
      None
Comment: MyConst unused
const_F 00000000

Symbol: const_F
   Definitions
      At line 324 in file Exercise
   Uses
      At line 148 in file Exercise
Comment: const_F used once
const_G 00000004

Symbol: const_G
   Definitions
      At line 325 in file Exercise
   Uses
      At line 150 in file Exercise
Comment: const_G used once
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.ARM.__at_0x1FFFE000 00000000

Symbol: .ARM.__at_0x1FFFE000
   Definitions
      At line 329 in file Exercise
   Uses
      None
Comment: .ARM.__at_0x1FFFE000 unused
Stack_Mem 00000000

Symbol: Stack_Mem
   Definitions
      At line 335 in file Exercise
   Uses
      None
Comment: Stack_Mem unused
__initial_sp 00000100

Symbol: __initial_sp
   Definitions
      At line 336 in file Exercise
   Uses
      At line 314 in file Exercise
      At line 330 in file Exercise

3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

F 00000008

Symbol: F
   Definitions
      At line 343 in file Exercise
   Uses
      At line 185 in file Exercise
      At line 190 in file Exercise
      At line 243 in file Exercise

G 0000000C

Symbol: G
   Definitions
      At line 344 in file Exercise
   Uses
      At line 240 in file Exercise
      At line 245 in file Exercise

MyData 00000000

Symbol: MyData
   Definitions
      At line 339 in file Exercise
   Uses
      None
Comment: MyData unused
P 00000000

Symbol: P
   Definitions
      At line 341 in file Exercise
   Uses
      At line 142 in file Exercise
      At line 195 in file Exercise
      At line 200 in file Exercise

Q 00000004

Symbol: Q
   Definitions
      At line 342 in file Exercise



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Uses
      At line 146 in file Exercise
      At line 214 in file Exercise

Result 00000010

Symbol: Result
   Definitions
      At line 345 in file Exercise
   Uses
      At line 259 in file Exercise
Comment: Result used once
6 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

APSR_C_MASK 20000000

Symbol: APSR_C_MASK
   Definitions
      At line 80 in file Exercise
   Uses
      At line 119 in file Exercise
Comment: APSR_C_MASK used once
APSR_C_SHIFT 0000001D

Symbol: APSR_C_SHIFT
   Definitions
      At line 81 in file Exercise
   Uses
      At line 120 in file Exercise
Comment: APSR_C_SHIFT used once
APSR_MASK F0000000

Symbol: APSR_MASK
   Definitions
      At line 74 in file Exercise
   Uses
      None
Comment: APSR_MASK unused
APSR_N_MASK 80000000

Symbol: APSR_N_MASK
   Definitions
      At line 76 in file Exercise
   Uses
      At line 115 in file Exercise
Comment: APSR_N_MASK used once
APSR_N_SHIFT 0000001F

Symbol: APSR_N_SHIFT
   Definitions
      At line 77 in file Exercise
   Uses
      At line 116 in file Exercise
Comment: APSR_N_SHIFT used once
APSR_SHIFT 0000001C




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: APSR_SHIFT
   Definitions
      At line 75 in file Exercise
   Uses
      None
Comment: APSR_SHIFT unused
APSR_V_MASK 10000000

Symbol: APSR_V_MASK
   Definitions
      At line 82 in file Exercise
   Uses
      At line 121 in file Exercise
Comment: APSR_V_MASK used once
APSR_V_SHIFT 0000001C

Symbol: APSR_V_SHIFT
   Definitions
      At line 83 in file Exercise
   Uses
      At line 122 in file Exercise
Comment: APSR_V_SHIFT used once
APSR_Z_MASK 40000000

Symbol: APSR_Z_MASK
   Definitions
      At line 78 in file Exercise
   Uses
      At line 117 in file Exercise
Comment: APSR_Z_MASK used once
APSR_Z_SHIFT 0000001E

Symbol: APSR_Z_SHIFT
   Definitions
      At line 79 in file Exercise
   Uses
      At line 118 in file Exercise
Comment: APSR_Z_SHIFT used once
BYTE_BITS 00000008

Symbol: BYTE_BITS
   Definitions



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      At line 26 in file Exercise
   Uses
      None
Comment: BYTE_BITS unused
BYTE_MASK 000000FF

Symbol: BYTE_MASK
   Definitions
      At line 23 in file Exercise
   Uses
      None
Comment: BYTE_MASK unused
CONTROL_SPSEL_MASK 00000002

Symbol: CONTROL_SPSEL_MASK
   Definitions
      At line 50 in file Exercise
   Uses
      None
Comment: CONTROL_SPSEL_MASK unused
CONTROL_SPSEL_SHIFT 00000001

Symbol: CONTROL_SPSEL_SHIFT
   Definitions
      At line 51 in file Exercise
   Uses
      None
Comment: CONTROL_SPSEL_SHIFT unused
CONTROL_nPRIV_MASK 00000001

Symbol: CONTROL_nPRIV_MASK
   Definitions
      At line 52 in file Exercise
   Uses
      None
Comment: CONTROL_nPRIV_MASK unused
CONTROL_nPRIV_SHIFT 00000000

Symbol: CONTROL_nPRIV_SHIFT
   Definitions
      At line 53 in file Exercise
   Uses



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

      None
Comment: CONTROL_nPRIV_SHIFT unused
EPSR_MASK 01000000

Symbol: EPSR_MASK
   Definitions
      At line 89 in file Exercise
   Uses
      None
Comment: EPSR_MASK unused
EPSR_SHIFT 00000018

Symbol: EPSR_SHIFT
   Definitions
      At line 90 in file Exercise
   Uses
      None
Comment: EPSR_SHIFT unused
EPSR_T_MASK 01000000

Symbol: EPSR_T_MASK
   Definitions
      At line 91 in file Exercise
   Uses
      At line 123 in file Exercise
Comment: EPSR_T_MASK used once
EPSR_T_SHIFT 00000018

Symbol: EPSR_T_SHIFT
   Definitions
      At line 92 in file Exercise
   Uses
      At line 124 in file Exercise
Comment: EPSR_T_SHIFT used once
HALFWORD_MASK 0000FFFF

Symbol: HALFWORD_MASK
   Definitions
      At line 32 in file Exercise
   Uses
      None
Comment: HALFWORD_MASK unused



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

HALFWORD_SIZE 00000002

Symbol: HALFWORD_SIZE
   Definitions
      At line 30 in file Exercise
   Uses
      None
Comment: HALFWORD_SIZE unused
IPSR_EXCEPTION_MASK 0000003F

Symbol: IPSR_EXCEPTION_MASK
   Definitions
      At line 112 in file Exercise
   Uses
      At line 125 in file Exercise
Comment: IPSR_EXCEPTION_MASK used once
IPSR_EXCEPTION_SHIFT 00000000

Symbol: IPSR_EXCEPTION_SHIFT
   Definitions
      At line 113 in file Exercise
   Uses
      At line 126 in file Exercise
Comment: IPSR_EXCEPTION_SHIFT used once
IPSR_MASK 0000003F

Symbol: IPSR_MASK
   Definitions
      At line 110 in file Exercise
   Uses
      None
Comment: IPSR_MASK unused
IPSR_SHIFT 00000000

Symbol: IPSR_SHIFT
   Definitions
      At line 111 in file Exercise
   Uses
      None
Comment: IPSR_SHIFT unused
MUL2 00000001




ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

Symbol: MUL2
   Definitions
      At line 19 in file Exercise
   Uses
      At line 161 in file Exercise
Comment: MUL2 used once
MUL4 00000002

Symbol: MUL4
   Definitions
      At line 20 in file Exercise
   Uses
      At line 152 in file Exercise
      At line 197 in file Exercise

MUL8 00000003

Symbol: MUL8
   Definitions
      At line 21 in file Exercise
   Uses
      At line 212 in file Exercise
Comment: MUL8 used once
NIBBLE_BITS 00000004

Symbol: NIBBLE_BITS
   Definitions
      At line 27 in file Exercise
   Uses
      None
Comment: NIBBLE_BITS unused
NIBBLE_MASK 0000000F

Symbol: NIBBLE_MASK
   Definitions
      At line 24 in file Exercise
   Uses
      None
Comment: NIBBLE_MASK unused
PRIMASK_PM_MASK 00000001

Symbol: PRIMASK_PM_MASK



ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 62 in file Exercise
   Uses
      None
Comment: PRIMASK_PM_MASK unused
PRIMASK_PM_SHIFT 00000000

Symbol: PRIMASK_PM_SHIFT
   Definitions
      At line 63 in file Exercise
   Uses
      None
Comment: PRIMASK_PM_SHIFT unused
PSR_C_MASK 20000000

Symbol: PSR_C_MASK
   Definitions
      At line 119 in file Exercise
   Uses
      None
Comment: PSR_C_MASK unused
PSR_C_SHIFT 0000001D

Symbol: PSR_C_SHIFT
   Definitions
      At line 120 in file Exercise
   Uses
      None
Comment: PSR_C_SHIFT unused
PSR_EXCEPTION_MASK 0000003F

Symbol: PSR_EXCEPTION_MASK
   Definitions
      At line 125 in file Exercise
   Uses
      None
Comment: PSR_EXCEPTION_MASK unused
PSR_EXCEPTION_SHIFT 00000000

Symbol: PSR_EXCEPTION_SHIFT
   Definitions
      At line 126 in file Exercise



ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: PSR_EXCEPTION_SHIFT unused
PSR_N_MASK 80000000

Symbol: PSR_N_MASK
   Definitions
      At line 115 in file Exercise
   Uses
      None
Comment: PSR_N_MASK unused
PSR_N_SHIFT 0000001F

Symbol: PSR_N_SHIFT
   Definitions
      At line 116 in file Exercise
   Uses
      None
Comment: PSR_N_SHIFT unused
PSR_T_MASK 01000000

Symbol: PSR_T_MASK
   Definitions
      At line 123 in file Exercise
   Uses
      None
Comment: PSR_T_MASK unused
PSR_T_SHIFT 00000018

Symbol: PSR_T_SHIFT
   Definitions
      At line 124 in file Exercise
   Uses
      None
Comment: PSR_T_SHIFT unused
PSR_V_MASK 10000000

Symbol: PSR_V_MASK
   Definitions
      At line 121 in file Exercise
   Uses
      None



ARM Macro Assembler    Page 9 Alphabetic symbol ordering
Absolute symbols

Comment: PSR_V_MASK unused
PSR_V_SHIFT 0000001C

Symbol: PSR_V_SHIFT
   Definitions
      At line 122 in file Exercise
   Uses
      None
Comment: PSR_V_SHIFT unused
PSR_Z_MASK 40000000

Symbol: PSR_Z_MASK
   Definitions
      At line 117 in file Exercise
   Uses
      None
Comment: PSR_Z_MASK unused
PSR_Z_SHIFT 0000001E

Symbol: PSR_Z_SHIFT
   Definitions
      At line 118 in file Exercise
   Uses
      None
Comment: PSR_Z_SHIFT unused
RET_ADDR_T_MASK 00000001

Symbol: RET_ADDR_T_MASK
   Definitions
      At line 34 in file Exercise
   Uses
      None
Comment: RET_ADDR_T_MASK unused
SSTACK_SIZE 00000100

Symbol: SSTACK_SIZE
   Definitions
      At line 129 in file Exercise
   Uses
      At line 335 in file Exercise
Comment: SSTACK_SIZE used once
VECTOR_SIZE 00000004



ARM Macro Assembler    Page 10 Alphabetic symbol ordering
Absolute symbols


Symbol: VECTOR_SIZE
   Definitions
      At line 40 in file Exercise
   Uses
      At line 316 in file Exercise
Comment: VECTOR_SIZE used once
VECTOR_TABLE_SIZE 000000C0

Symbol: VECTOR_TABLE_SIZE
   Definitions
      At line 39 in file Exercise
   Uses
      At line 316 in file Exercise
Comment: VECTOR_TABLE_SIZE used once
WORD_SIZE 00000004

Symbol: WORD_SIZE
   Definitions
      At line 29 in file Exercise
   Uses
      None
Comment: WORD_SIZE unused
__Vectors_Size 000000C0

Symbol: __Vectors_Size
   Definitions
      At line 318 in file Exercise
   Uses
      At line 311 in file Exercise
Comment: __Vectors_Size used once
51 symbols
433 symbols in table
