# Reading pref.tcl
# do DUT_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {DUT.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:09:30 on Sep 20,2021
# vcom -reportprogress 300 -93 -work work DUT.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package maxv_atom_pack
# -- Loading package maxv_components
# -- Compiling entity TopLevel
# -- Compiling architecture structure of TopLevel
# End time: 19:09:30 on Sep 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/EE214/combckt/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:09:30 on Sep 20,2021
# vcom -reportprogress 300 -93 -work work D:/EE214/combckt/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 19:09:30 on Sep 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /dut_instance=DUT_vhd.sdo -L maxv -L gate_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -sdftyp "/dut_instance=DUT_vhd.sdo" -L maxv -L gate_work -L work -voptargs=""+acc"" Testbench 
# Start time: 19:09:30 on Sep 20,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# ** Warning: (vsim-3473) Component instance "dut_instance : DUT" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: D:/EE214/combckt/Testbench.vhdl
# Loading instances from DUT_vhd.sdo
# ** Error (suppressible): (vsim-SDF-3250) DUT_vhd.sdo(0): Failed to find INSTANCE '/dut_instance'.
# ** Error (suppressible): (vsim-SDF-3894) : Errors occured in reading and resolving instances from compiled SDF file(s).
# ** Error (suppressible): (vsim-SDF-3250) DUT_vhd.sdo(0): Failed to find INSTANCE '/dut_instance'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./DUT_run_msim_gate_vhdl.do PAUSED at line 12
# End time: 19:09:57 on Sep 20,2021, Elapsed time: 0:00:27
# Errors: 3, Warnings: 1
