#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Feb 23 23:53:13 2015
# Process ID: 9570
# Log file: /home/moffitt/Development/N6480/Xilinx/planAhead_run_3/planAhead.log
# Journal file: /home/moffitt/Development/N6480/Xilinx/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/moffitt/Development/N6480/Xilinx/pa.fromHdl.tcl
# create_project -name N6480 -dir "/home/moffitt/Development/N6480/Xilinx/planAhead_run_3" -part xc6slx4cpg196-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "n6480.ucf" [current_fileset -constrset]
Adding file '/home/moffitt/Development/N6480/Xilinx/n6480.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../Source/FD_MXILINX_rgbdac.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Source/SR4CE_MXILINX_rgbdac.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Source/FD4_MXILINX_rgbdac.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Source/rgbdac.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Source/n6480.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top n6480 $srcset
# add_files [list {n6480.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx4cpg196-2
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/home/moffitt/Development/N6480/Source/FD_MXILINX_rgbdac.vhd" into library work
Parsing VHDL file "/home/moffitt/Development/N6480/Source/SR4CE_MXILINX_rgbdac.vhd" into library work
Parsing VHDL file "/home/moffitt/Development/N6480/Source/FD4_MXILINX_rgbdac.vhd" into library work
Parsing VHDL file "/home/moffitt/Development/N6480/Source/rgbdac.vhd" into library work
Parsing VHDL file "/home/moffitt/Development/N6480/Source/n6480.vhd" into library work
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx4/cpg196/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/moffitt/Development/N6480/Xilinx/n6480.ucf]
Finished Parsing UCF File [/home/moffitt/Development/N6480/Xilinx/n6480.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  FDCP => FDCP (FDCE, FDPE, LDCE, LUT3, VCC): 28 instances

Phase 0 | Netlist Checksum: 607bbdaa
open_rtl_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2812.418 ; gain = 168.477
update_compile_order -fileset sim_1
startgroup
set_property package_pin P7 [get_ports n64_clock]
endgroup
save_constraints
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See /home/moffitt/Development/N6480/Xilinx/planAhead_pid9570.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Feb 23 23:54:11 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
