
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000826                       # Number of seconds simulated
sim_ticks                                   825520500                       # Number of ticks simulated
final_tick                                  825520500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 227623                       # Simulator instruction rate (inst/s)
host_op_rate                                   383640                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               62185195                       # Simulator tick rate (ticks/s)
host_mem_usage                                 649476                       # Number of bytes of host memory used
host_seconds                                    13.28                       # Real time elapsed on the host
sim_insts                                     3021710                       # Number of instructions simulated
sim_ops                                       5092876                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    825520500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            33600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           143296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              176896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        33600                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          33600                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               525                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              2239                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2764                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst            40701594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           173582606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              214284200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst       40701594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          40701594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst           40701594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          173582606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             214284200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         2764                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2764                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  176896                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   176896                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                209                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                188                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                173                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                202                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                165                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                129                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                164                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                191                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                169                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               163                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               185                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               175                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               145                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               199                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      825442000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2764                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2399                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      245                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       82                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       26                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          317                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     550.561514                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    344.604390                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    412.415607                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            62     19.56%     19.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           61     19.24%     38.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           24      7.57%     46.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           11      3.47%     49.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            9      2.84%     52.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           11      3.47%     56.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           14      4.42%     60.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           22      6.94%     67.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          103     32.49%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           317                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      43032750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 94857750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    13820000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15569.01                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34319.01                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        214.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     214.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.67                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.67                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.79                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2439                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  88.24                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      298640.38                       # Average gap between requests
system.mem_ctrl.pageHitRate                     88.24                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1185240                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    610995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9753240                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              19570380                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                705600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         47290620                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          7678080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         158799780                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               259730655                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             314.626536                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             780763000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        791500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        5992000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     657064250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     19995500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       37931750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    103745500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1135260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    592020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  9981720                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          28888080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              22002570                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1656960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         76048830                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         29341440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         132667500                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               302314380                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             366.210627                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             772904000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       2995500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       12280000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     529771500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     76412250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       37278250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    166783000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    825520500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  429419                       # Number of BP lookups
system.cpu.branchPred.condPredicted            429419                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8220                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               420964                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       6                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          420964                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             420739                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              225                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          147                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    825520500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      998619                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      405626                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           164                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            57                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    825520500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    825520500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      406626                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            73                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       825520500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1651042                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             422727                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3199481                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      429419                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             420745                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1188908                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16548                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  104                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           315                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          174                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    406596                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   772                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1620516                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.330943                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.288065                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   754520     46.56%     46.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7739      0.48%     47.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1535      0.09%     47.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     9342      0.58%     47.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     8703      0.54%     48.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   392994     24.25%     72.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3832      0.24%     72.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   198571     12.25%     84.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   243280     15.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1620516                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.260090                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.937856                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   411703                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                346074                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    836711                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 17754                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8274                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5363616                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8274                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   423199                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   59399                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1546                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    839183                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                288915                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5307809                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   538                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  16307                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    789                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 267176                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             6138867                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              12916899                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5427791                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3123305                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5890967                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   247900                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 35                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             31                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     86851                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               993025                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              413708                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               542                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           184796                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5235800                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 301                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5198960                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               615                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          143224                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       240420                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            291                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1620516                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.208213                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.653853                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              333352     20.57%     20.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              399148     24.63%     45.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               42075      2.60%     47.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               39933      2.46%     50.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              200743     12.39%     62.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               30079      1.86%     64.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              387410     23.91%     88.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              184172     11.37%     99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3604      0.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1620516                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1254     22.34%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2593     46.19%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     28      0.50%     69.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    14      0.25%     69.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1711     30.48%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10738      0.21%      0.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2915385     56.08%     56.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.00%     56.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    96      0.00%     56.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              867803     16.69%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3325      0.06%     73.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               12029      0.23%     73.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          995701     19.15%     92.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         393868      7.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5198960                       # Type of FU issued
system.cpu.iq.rate                           3.148896                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        5614                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001080                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7438801                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           3019168                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2887887                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4585864                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2360194                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2257105                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2898786                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2295050                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1147                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        29814                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8827                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          8040                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8274                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   14045                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 40448                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5236101                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               612                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                993025                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               413708                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                122                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     27                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 40183                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             37                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           6706                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2065                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 8771                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5179331                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                998616                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             19629                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1404242                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   409862                       # Number of branches executed
system.cpu.iew.exec_stores                     405626                       # Number of stores executed
system.cpu.iew.exec_rate                     3.137007                       # Inst execution rate
system.cpu.iew.wb_sent                        5155031                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5144992                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4283028                       # num instructions producing a value
system.cpu.iew.wb_consumers                   6605948                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.116209                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.648359                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          143265                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8240                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1598271                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.186491                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.989686                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       532070     33.29%     33.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       230338     14.41%     47.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        26975      1.69%     49.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        26669      1.67%     51.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        28500      1.78%     52.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       351623     22.00%     74.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       179822     11.25%     86.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          658      0.04%     86.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       221616     13.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1598271                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3021710                       # Number of instructions committed
system.cpu.commit.committedOps                5092876                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1368092                       # Number of memory references committed
system.cpu.commit.loads                        963211                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     405068                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2256302                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4182456                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  125                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         9843      0.19%      0.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2847354     55.91%     56.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               8      0.00%     56.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               87      0.00%     56.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         867492     17.03%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1367      0.03%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          11049      0.22%     73.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       961844     18.89%     92.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       393832      7.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5092876                       # Class of committed instruction
system.cpu.commit.bw_lim_events                221616                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6612796                       # The number of ROB reads
system.cpu.rob.rob_writes                    10494658                       # The number of ROB writes
system.cpu.timesIdled                             283                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           30526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3021710                       # Number of Instructions Simulated
system.cpu.committedOps                       5092876                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.546393                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.546393                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.830184                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.830184                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5295808                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2462432                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3026180                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1872718                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2037769                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1629275                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2214843                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    825520500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              3513                       # number of replacements
system.cpu.dcache.tags.tagsinuse           949.113097                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1389102                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4537                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            306.171920                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            165500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   949.113097                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.926868                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.926868                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          710                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2793837                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2793837                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    825520500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       987309                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          987309                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       401790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         401790                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1389099                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1389099                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1389099                       # number of overall hits
system.cpu.dcache.overall_hits::total         1389099                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2460                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         3091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3091                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         5551                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5551                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         5551                       # number of overall misses
system.cpu.dcache.overall_misses::total          5551                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     73075500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     73075500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    176089500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    176089500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    249165000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    249165000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    249165000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    249165000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       989769                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       989769                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       404881                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       404881                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1394650                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1394650                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1394650                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1394650                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002485                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002485                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.007634                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007634                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003980                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003980                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003980                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003980                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 29705.487805                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29705.487805                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56968.456810                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56968.456810                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44886.506936                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44886.506936                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 44886.506936                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44886.506936                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5781                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               879                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.576792                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         3416                       # number of writebacks
system.cpu.dcache.writebacks::total              3416                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1011                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1011                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1011                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1011                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1011                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1011                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1449                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3091                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3091                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4540                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4540                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4540                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4540                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     37333000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     37333000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    172998500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    172998500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    210331500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    210331500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    210331500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    210331500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001464                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001464                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.007634                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007634                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003255                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003255                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003255                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003255                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25764.665286                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25764.665286                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55968.456810                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55968.456810                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 46328.524229                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46328.524229                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 46328.524229                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46328.524229                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    825520500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               334                       # number of replacements
system.cpu.icache.tags.tagsinuse           235.162329                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              405797                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               581                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            698.445783                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   235.162329                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.918603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.918603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          182                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            813772                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           813772                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    825520500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       405797                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          405797                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        405797                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           405797                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       405797                       # number of overall hits
system.cpu.icache.overall_hits::total          405797                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          797                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           797                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          797                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            797                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          797                       # number of overall misses
system.cpu.icache.overall_misses::total           797                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     57580997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57580997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     57580997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57580997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     57580997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57580997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       406594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       406594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       406594                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       406594                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       406594                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       406594                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001960                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001960                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001960                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001960                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001960                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001960                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 72247.173149                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72247.173149                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 72247.173149                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72247.173149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 72247.173149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72247.173149                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1760                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          212                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          212                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          212                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          212                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          212                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          212                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          585                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          585                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          585                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          585                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          585                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          585                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     44564999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44564999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     44564999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44564999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     44564999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44564999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001439                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001439                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001439                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001439                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76179.485470                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76179.485470                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76179.485470                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76179.485470                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76179.485470                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76179.485470                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           8972                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         3848                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    825520500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2033                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          3416                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               432                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 3                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3088                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3088                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2034                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1500                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        12593                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   14093                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        37184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       508992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   546176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 4                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               5126                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001561                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.039478                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     5118     99.84%     99.84% # Request fanout histogram
system.l2bus.snoop_fanout::1                        8      0.16%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 5126                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              7902000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              876499                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             6807000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    825520500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    1                       # number of replacements
system.l2cache.tags.tagsinuse             2381.943912                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   6203                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2764                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.244211                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   459.098497                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  1922.845415                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.112085                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.469445                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.581529                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2763                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2680                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.674561                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                74508                       # Number of tag accesses
system.l2cache.tags.data_accesses               74508                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    825520500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks         3416                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3416                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data            3                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               3                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data           980                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              980                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           56                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data         1318                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1374                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               56                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data             2298                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                2354                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              56                       # number of overall hits
system.l2cache.overall_hits::cpu.data            2298                       # number of overall hits
system.l2cache.overall_hits::total               2354                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         2108                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           2108                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          526                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          131                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          657                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            526                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           2239                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2765                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           526                       # number of overall misses
system.l2cache.overall_misses::cpu.data          2239                       # number of overall misses
system.l2cache.overall_misses::total             2765                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data    157655500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    157655500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     43089500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     20504500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     63594000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     43089500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    178160000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    221249500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     43089500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    178160000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    221249500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks         3416                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3416                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         3088                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3088                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          582                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         1449                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2031                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          582                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         4537                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            5119                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          582                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         4537                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           5119                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.682642                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.682642                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.903780                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.090407                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.323486                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.903780                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.493498                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.540145                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.903780                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.493498                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.540145                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 74789.136622                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 74789.136622                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 81919.201521                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 156522.900763                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 96794.520548                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 81919.201521                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 79571.237159                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 80017.902351                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 81919.201521                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 79571.237159                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 80017.902351                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data         2108                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         2108                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          526                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          131                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          657                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          526                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         2239                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2765                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          526                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         2239                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2765                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data    136575500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    136575500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     37839500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     19194500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     57034000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     37839500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    155770000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    193609500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     37839500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    155770000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    193609500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.682642                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.682642                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.903780                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.090407                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.323486                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.903780                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.493498                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.540145                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.903780                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.493498                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.540145                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64789.136622                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 64789.136622                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 71938.212928                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 146522.900763                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86809.741248                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 71938.212928                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 69571.237159                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 70021.518987                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 71938.212928                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 69571.237159                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 70021.518987                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2765                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    825520500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                656                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2108                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2108                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           656                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         5529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       176896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       176896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  176896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2764                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2764    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2764                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1382500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            7539750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
