$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 $ cin $end
  $var wire  1 # clk $end
  $var wire  3 & q [2:0] $end
  $var wire  1 % rst $end
  $scope module top $end
   $var wire  1 $ cin $end
   $var wire  1 # clk $end
   $var wire  3 & q [2:0] $end
   $var wire  1 % rst $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
0%
b000 &
#2
1#
#3
0#
#4
1#
#5
0#
1$
#6
1#
b001 &
#7
0#
0$
1%
#8
1#
b000 &
#9
