$date
	Sun Aug 16 00:03:15 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! y3 $end
$var wire 1 " y2 $end
$var wire 1 # y1 $end
$var reg 1 $ p1 $end
$var reg 1 % p2 $end
$var reg 1 & p3 $end
$var reg 1 ' p4 $end
$var reg 1 ( p5 $end
$var reg 1 ) p6 $end
$var reg 1 * p7 $end
$var reg 1 + p8 $end
$var reg 1 , p9 $end
$scope module T1_2 $end
$var wire 1 * A $end
$var wire 1 + B $end
$var wire 1 - B0 $end
$var wire 1 , C $end
$var wire 1 . C0 $end
$var wire 1 ! Y $end
$scope module T1_2 $end
$var wire 1 - D0 $end
$var wire 1 . D1 $end
$var wire 1 * S $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$scope module T1_4 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 / CNO $end
$var wire 1 0 Cs $end
$var wire 1 " Y $end
$scope module T1_4 $end
$var wire 1 0 D0 $end
$var wire 1 / D1 $end
$var wire 1 / D2 $end
$var wire 1 0 D3 $end
$var wire 1 ' S0 $end
$var wire 1 ( S1 $end
$var wire 1 " Y1 $end
$var wire 1 1 W2 $end
$var wire 1 2 W1 $end
$scope module box1 $end
$var wire 1 0 D0 $end
$var wire 1 / D1 $end
$var wire 1 ' S $end
$var wire 1 2 Y $end
$upscope $end
$scope module box2 $end
$var wire 1 / D0 $end
$var wire 1 0 D1 $end
$var wire 1 ' S $end
$var wire 1 1 Y $end
$upscope $end
$scope module box3 $end
$var wire 1 2 D0 $end
$var wire 1 1 D1 $end
$var wire 1 ( S $end
$var wire 1 " Y $end
$upscope $end
$upscope $end
$upscope $end
$scope module T1_8 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 3 G $end
$var wire 1 4 V $end
$var wire 1 # Y $end
$scope module T1_8 $end
$var wire 1 3 D0 $end
$var wire 1 4 D1 $end
$var wire 1 4 D2 $end
$var wire 1 3 D3 $end
$var wire 1 4 D4 $end
$var wire 1 3 D5 $end
$var wire 1 3 D6 $end
$var wire 1 4 D7 $end
$var wire 1 $ S0 $end
$var wire 1 % S1 $end
$var wire 1 & S2 $end
$var wire 1 # Y2 $end
$var wire 1 5 W2 $end
$var wire 1 6 W1 $end
$scope module box1 $end
$var wire 1 3 D0 $end
$var wire 1 4 D1 $end
$var wire 1 4 D2 $end
$var wire 1 3 D3 $end
$var wire 1 $ S0 $end
$var wire 1 % S1 $end
$var wire 1 6 Y1 $end
$var wire 1 7 W2 $end
$var wire 1 8 W1 $end
$scope module box1 $end
$var wire 1 3 D0 $end
$var wire 1 4 D1 $end
$var wire 1 $ S $end
$var wire 1 8 Y $end
$upscope $end
$scope module box2 $end
$var wire 1 4 D0 $end
$var wire 1 3 D1 $end
$var wire 1 $ S $end
$var wire 1 7 Y $end
$upscope $end
$scope module box3 $end
$var wire 1 8 D0 $end
$var wire 1 7 D1 $end
$var wire 1 % S $end
$var wire 1 6 Y $end
$upscope $end
$upscope $end
$scope module box2 $end
$var wire 1 4 D0 $end
$var wire 1 3 D1 $end
$var wire 1 3 D2 $end
$var wire 1 4 D3 $end
$var wire 1 $ S0 $end
$var wire 1 % S1 $end
$var wire 1 5 Y1 $end
$var wire 1 9 W2 $end
$var wire 1 : W1 $end
$scope module box1 $end
$var wire 1 4 D0 $end
$var wire 1 3 D1 $end
$var wire 1 $ S $end
$var wire 1 : Y $end
$upscope $end
$scope module box2 $end
$var wire 1 3 D0 $end
$var wire 1 4 D1 $end
$var wire 1 $ S $end
$var wire 1 9 Y $end
$upscope $end
$scope module box3 $end
$var wire 1 : D0 $end
$var wire 1 9 D1 $end
$var wire 1 % S $end
$var wire 1 5 Y $end
$upscope $end
$upscope $end
$scope module box3 $end
$var wire 1 6 D0 $end
$var wire 1 5 D1 $end
$var wire 1 & S $end
$var wire 1 # Y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x:
x9
x8
x7
x6
x5
14
03
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
0#
06
15
08
17
1:
09
0&
0%
0$
#2
1#
1&
#3
16
05
0&
1%
#4
0#
1&
#5
1#
18
07
0:
19
0&
0%
1$
#6
0#
1&
#7
06
15
0&
1%
#8
1#
1&
#10
11
1/
0"
02
00
0)
0(
0'
#11
1"
01
12
0/
10
1)
#12
11
02
1/
1"
00
0)
1(
#13
0"
01
12
0/
10
1)
#14
1"
1/
12
00
0)
0(
1'
#15
0"
02
11
0/
10
1)
#16
12
01
1/
0"
00
0)
1(
#17
1"
02
11
0/
10
1)
#20
0!
1.
0-
0,
0+
0*
#21
1!
0.
1-
1,
#22
0,
1+
#23
0!
1.
0-
1,
#24
1!
0,
0+
1*
#25
0!
0.
1-
1,
#26
0,
1+
#27
1!
1.
0-
1,
#50
