SIM ?= icarus
TOPLEVEL_LANG ?= verilog
VERILOG_SOURCES += $(PWD)/bypass.v
TOPLEVEL = bypass
MODULE = testbench

include $(shell cocotb-config --makefiles)/Makefile.sim