INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado/adder_std_logic/adder_std_logic.srcs/sources_1/new/adder4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado/adder_std_logic/adder_std_logic.srcs/sim_1/new/adder4_tp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder4_tp
