

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_707_1_proc'
================================================================
* Date:           Fri May  9 17:46:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        SneakySnake_bit
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  8.806 ns|     1.32 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       39|       39|  0.429 us|  0.429 us|   38|   38|  loop auto-rewind stp (delay=2 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_707_1_VITIS_LOOP_640_1  |       37|       37|         3|          1|          1|    36|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten1 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 7 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%global_count3 = alloca i32 1"   --->   Operation 8 'alloca' 'global_count3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%global_count_2125 = alloca i32 1"   --->   Operation 9 'alloca' 'global_count_2125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%iter18 = alloca i32 1"   --->   Operation 10 'alloca' 'iter18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%global_count_319 = alloca i32 1"   --->   Operation 11 'alloca' 'global_count_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2221 = alloca i32 1"   --->   Operation 12 'alloca' 'i_2221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_val2546_i_i7 = alloca i32 1"   --->   Operation 13 'alloca' 'p_val2546_i_i7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_val2444_i_i8 = alloca i32 1"   --->   Operation 14 'alloca' 'p_val2444_i_i8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_val2342_i_i9 = alloca i32 1"   --->   Operation 15 'alloca' 'p_val2342_i_i9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_val2240_i_i10 = alloca i32 1"   --->   Operation 16 'alloca' 'p_val2240_i_i10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_val2138_i_i11 = alloca i32 1"   --->   Operation 17 'alloca' 'p_val2138_i_i11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_val2036_i_i12 = alloca i32 1"   --->   Operation 18 'alloca' 'p_val2036_i_i12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_val1934_i_i13 = alloca i32 1"   --->   Operation 19 'alloca' 'p_val1934_i_i13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_val1832_i_i14 = alloca i32 1"   --->   Operation 20 'alloca' 'p_val1832_i_i14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_val1730_i_i15 = alloca i32 1"   --->   Operation 21 'alloca' 'p_val1730_i_i15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_val1628_i_i16 = alloca i32 1"   --->   Operation 22 'alloca' 'p_val1628_i_i16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_val26_i_i17 = alloca i32 1"   --->   Operation 23 'alloca' 'p_val26_i_i17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.42ns)   --->   "%p_read_1 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read10"   --->   Operation 24 'read' 'p_read_1' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (1.42ns)   --->   "%p_read_2 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read9"   --->   Operation 25 'read' 'p_read_2' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (1.42ns)   --->   "%p_read_3 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read8"   --->   Operation 26 'read' 'p_read_3' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (1.42ns)   --->   "%p_read_4 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read7"   --->   Operation 27 'read' 'p_read_4' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 28 [1/1] (1.42ns)   --->   "%p_read_5 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read6"   --->   Operation 28 'read' 'p_read_5' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (1.42ns)   --->   "%p_read_6 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read5"   --->   Operation 29 'read' 'p_read_6' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 30 [1/1] (1.42ns)   --->   "%p_read_7 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read4"   --->   Operation 30 'read' 'p_read_7' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 31 [1/1] (1.42ns)   --->   "%p_read_8 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read3"   --->   Operation 31 'read' 'p_read_8' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 32 [1/1] (1.42ns)   --->   "%p_read_9 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read2"   --->   Operation 32 'read' 'p_read_9' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 33 [1/1] (1.42ns)   --->   "%p_read_10 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read1"   --->   Operation 33 'read' 'p_read_10' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 34 [1/1] (1.42ns)   --->   "%p_read_11 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read"   --->   Operation 34 'read' 'p_read_11' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 1, i4 %i_2221"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %global_count_319"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %iter18"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %global_count3"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i2"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten1"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%br_ln0 = br void %after_neighbohood.exit.i"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%icmp_ln64020 = phi i1 0, void %entry, i1 %icmp_ln640, void %for.body.split.i.i" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:640->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 42 'phi' 'icmp_ln64020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%first_iter_06 = phi i1 1, void %entry, i1 0, void %for.body.split.i.i"   --->   Operation 43 'phi' 'first_iter_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten1_load = load i6 %indvar_flatten1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 44 'load' 'indvar_flatten1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%i2_load = load i4 %i2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 45 'load' 'i2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%iter18_load = load i2 %iter18" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:640->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 46 'load' 'iter18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%i_2221_load = load i4 %i_2221" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 47 'load' 'i_2221_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.12ns)   --->   "%or_ln706 = or i1 %icmp_ln64020, i1 %first_iter_06" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 48 'or' 'or_ln706' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.35ns)   --->   "%i_10 = select i1 %icmp_ln64020, i4 %i_2221_load, i4 %i2_load" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 49 'select' 'i_10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_10, i3 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 50 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.70ns)   --->   "%icmp_ln710 = icmp_ne  i7 %shl_ln, i7 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 51 'icmp' 'icmp_ln710' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln710)   --->   "%tmp = partselect i128 @llvm.part.select.i128, i128 %p_read_11, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 52 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln710_1)   --->   "%xor_ln710 = xor i7 %shl_ln, i7 127" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 53 'xor' 'xor_ln710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln710)   --->   "%select_ln710 = select i1 %icmp_ln710, i128 %tmp, i128 %p_read_11" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 54 'select' 'select_ln710' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln710_1 = select i1 %icmp_ln710, i7 %xor_ln710, i7 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 55 'select' 'select_ln710_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln710 = zext i7 %select_ln710_1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 56 'zext' 'zext_ln710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln710 = lshr i128 %select_ln710, i128 %zext_ln710" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 57 'lshr' 'lshr_ln710' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln710 = trunc i128 %lshr_ln710" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 58 'trunc' 'trunc_ln710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.27ns)   --->   "%select_ln710_2 = select i1 %icmp_ln710, i8 3, i8 255" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 59 'select' 'select_ln710_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.22ns)   --->   "%DNA_nsh = and i8 %trunc_ln710, i8 %select_ln710_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 60 'and' 'DNA_nsh' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln711)   --->   "%tmp_7 = partselect i128 @llvm.part.select.i128, i128 %p_read_10, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 61 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln711)   --->   "%select_ln711 = select i1 %icmp_ln710, i128 %tmp_7, i128 %p_read_10" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 62 'select' 'select_ln711' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln711 = lshr i128 %select_ln711, i128 %zext_ln710" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 63 'lshr' 'lshr_ln711' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln711 = trunc i128 %lshr_ln711" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 64 'trunc' 'trunc_ln711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.22ns)   --->   "%DNA_shl_one = and i8 %trunc_ln711, i8 %select_ln710_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 65 'and' 'DNA_shl_one' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln711_1)   --->   "%tmp_8 = partselect i128 @llvm.part.select.i128, i128 %p_read_9, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 66 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln711_1)   --->   "%select_ln711_1 = select i1 %icmp_ln710, i128 %tmp_8, i128 %p_read_9" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 67 'select' 'select_ln711_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln711_1 = lshr i128 %select_ln711_1, i128 %zext_ln710" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 68 'lshr' 'lshr_ln711_1' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln711_1 = trunc i128 %lshr_ln711_1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 69 'trunc' 'trunc_ln711_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.22ns)   --->   "%DNA_shl_two = and i8 %trunc_ln711_1, i8 %select_ln710_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 70 'and' 'DNA_shl_two' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln711_2)   --->   "%tmp_9 = partselect i128 @llvm.part.select.i128, i128 %p_read_8, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 71 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln711_2)   --->   "%select_ln711_2 = select i1 %icmp_ln710, i128 %tmp_9, i128 %p_read_8" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 72 'select' 'select_ln711_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln711_2 = lshr i128 %select_ln711_2, i128 %zext_ln710" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 73 'lshr' 'lshr_ln711_2' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln711_2 = trunc i128 %lshr_ln711_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 74 'trunc' 'trunc_ln711_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.22ns)   --->   "%DNA_shl_three = and i8 %trunc_ln711_2, i8 %select_ln710_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 75 'and' 'DNA_shl_three' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln711_3)   --->   "%tmp_10 = partselect i128 @llvm.part.select.i128, i128 %p_read_7, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 76 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln711_3)   --->   "%select_ln711_3 = select i1 %icmp_ln710, i128 %tmp_10, i128 %p_read_7" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 77 'select' 'select_ln711_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln711_3 = lshr i128 %select_ln711_3, i128 %zext_ln710" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 78 'lshr' 'lshr_ln711_3' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln711_3 = trunc i128 %lshr_ln711_3" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 79 'trunc' 'trunc_ln711_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.22ns)   --->   "%DNA_shl_four = and i8 %trunc_ln711_3, i8 %select_ln710_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 80 'and' 'DNA_shl_four' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln711_4)   --->   "%tmp_11 = partselect i128 @llvm.part.select.i128, i128 %p_read_6, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 81 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln711_4)   --->   "%select_ln711_4 = select i1 %icmp_ln710, i128 %tmp_11, i128 %p_read_6" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 82 'select' 'select_ln711_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln711_4 = lshr i128 %select_ln711_4, i128 %zext_ln710" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 83 'lshr' 'lshr_ln711_4' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln711_4 = trunc i128 %lshr_ln711_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 84 'trunc' 'trunc_ln711_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.22ns)   --->   "%DNA_shl_five = and i8 %trunc_ln711_4, i8 %select_ln710_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 85 'and' 'DNA_shl_five' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln712)   --->   "%tmp_12 = partselect i128 @llvm.part.select.i128, i128 %p_read_5, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 86 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln712)   --->   "%select_ln712 = select i1 %icmp_ln710, i128 %tmp_12, i128 %p_read_5" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 87 'select' 'select_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln712 = lshr i128 %select_ln712, i128 %zext_ln710" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 88 'lshr' 'lshr_ln712' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i128 %lshr_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 89 'trunc' 'trunc_ln712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.22ns)   --->   "%DNA_shr_one = and i8 %trunc_ln712, i8 %select_ln710_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 90 'and' 'DNA_shr_one' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln712_1)   --->   "%tmp_13 = partselect i128 @llvm.part.select.i128, i128 %p_read_4, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 91 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln712_1)   --->   "%select_ln712_1 = select i1 %icmp_ln710, i128 %tmp_13, i128 %p_read_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 92 'select' 'select_ln712_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln712_1 = lshr i128 %select_ln712_1, i128 %zext_ln710" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 93 'lshr' 'lshr_ln712_1' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln712_1 = trunc i128 %lshr_ln712_1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 94 'trunc' 'trunc_ln712_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.22ns)   --->   "%DNA_shr_two = and i8 %trunc_ln712_1, i8 %select_ln710_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 95 'and' 'DNA_shr_two' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln712_2)   --->   "%tmp_14 = partselect i128 @llvm.part.select.i128, i128 %p_read_3, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 96 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln712_2)   --->   "%select_ln712_2 = select i1 %icmp_ln710, i128 %tmp_14, i128 %p_read_3" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 97 'select' 'select_ln712_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln712_2 = lshr i128 %select_ln712_2, i128 %zext_ln710" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 98 'lshr' 'lshr_ln712_2' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln712_2 = trunc i128 %lshr_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 99 'trunc' 'trunc_ln712_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.22ns)   --->   "%DNA_shr_three = and i8 %trunc_ln712_2, i8 %select_ln710_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 100 'and' 'DNA_shr_three' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln712_3)   --->   "%tmp_15 = partselect i128 @llvm.part.select.i128, i128 %p_read_2, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 101 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln712_3)   --->   "%select_ln712_3 = select i1 %icmp_ln710, i128 %tmp_15, i128 %p_read_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 102 'select' 'select_ln712_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln712_3 = lshr i128 %select_ln712_3, i128 %zext_ln710" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 103 'lshr' 'lshr_ln712_3' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln712_3 = trunc i128 %lshr_ln712_3" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 104 'trunc' 'trunc_ln712_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.22ns)   --->   "%DNA_shr_four = and i8 %trunc_ln712_3, i8 %select_ln710_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 105 'and' 'DNA_shr_four' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln712_4)   --->   "%tmp_16 = partselect i128 @llvm.part.select.i128, i128 %p_read_1, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 106 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln712_4)   --->   "%select_ln712_4 = select i1 %icmp_ln710, i128 %tmp_16, i128 %p_read_1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 107 'select' 'select_ln712_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln712_4 = lshr i128 %select_ln712_4, i128 %zext_ln710" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 108 'lshr' 'lshr_ln712_4' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln712_4 = trunc i128 %lshr_ln712_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 109 'trunc' 'trunc_ln712_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.22ns)   --->   "%DNA_shr_five = and i8 %trunc_ln712_4, i8 %select_ln710_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 110 'and' 'DNA_shr_five' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.70ns)   --->   "%add_ln707 = add i6 %indvar_flatten1_load, i6 1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 111 'add' 'add_ln707' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln640 = br i1 %or_ln706, void %for.body.split.i.i, void %for.first.iter.for.body.i.i" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:640->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 112 'br' 'br_ln640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.43ns)   --->   "%add_ln640 = add i2 %iter18_load, i2 1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:640->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 113 'add' 'add_ln640' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.27ns)   --->   "%iter = select i1 %icmp_ln64020, i2 1, i2 %add_ln640" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:640->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 114 'select' 'iter' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.43ns)   --->   "%icmp_ln640 = icmp_eq  i2 %iter, i2 3" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:640->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 115 'icmp' 'icmp_ln640' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.70ns)   --->   "%i = add i4 %i_10, i4 1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 116 'add' 'i' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.70ns)   --->   "%icmp_ln707 = icmp_eq  i6 %indvar_flatten1_load, i6 35" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 117 'icmp' 'icmp_ln707' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.38ns)   --->   "%store_ln707 = store i4 %i, i4 %i_2221" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 118 'store' 'store_ln707' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 119 [1/1] (0.38ns)   --->   "%store_ln640 = store i2 %iter, i2 %iter18" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:640->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 119 'store' 'store_ln640' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 120 [1/1] (0.38ns)   --->   "%store_ln707 = store i4 %i_10, i4 %i2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 120 'store' 'store_ln707' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 121 [1/1] (0.38ns)   --->   "%store_ln707 = store i6 %add_ln707, i6 %indvar_flatten1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 121 'store' 'store_ln707' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln707 = br i1 %icmp_ln707, void %after_neighbohood.exit.i, void %Loop_VITIS_LOOP_707_1_proc.exit" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 122 'br' 'br_ln707' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.80>
ST_2 : Operation 123 [1/1] (0.38ns)   --->   "%store_ln710 = store i8 %DNA_nsh, i8 %p_val26_i_i17" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 123 'store' 'store_ln710' <Predicate = (or_ln706)> <Delay = 0.38>
ST_2 : Operation 124 [1/1] (0.38ns)   --->   "%store_ln711 = store i8 %DNA_shl_one, i8 %p_val1628_i_i16" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 124 'store' 'store_ln711' <Predicate = (or_ln706)> <Delay = 0.38>
ST_2 : Operation 125 [1/1] (0.38ns)   --->   "%store_ln711 = store i8 %DNA_shl_two, i8 %p_val1730_i_i15" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 125 'store' 'store_ln711' <Predicate = (or_ln706)> <Delay = 0.38>
ST_2 : Operation 126 [1/1] (0.38ns)   --->   "%store_ln711 = store i8 %DNA_shl_three, i8 %p_val1832_i_i14" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 126 'store' 'store_ln711' <Predicate = (or_ln706)> <Delay = 0.38>
ST_2 : Operation 127 [1/1] (0.38ns)   --->   "%store_ln711 = store i8 %DNA_shl_four, i8 %p_val1934_i_i13" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 127 'store' 'store_ln711' <Predicate = (or_ln706)> <Delay = 0.38>
ST_2 : Operation 128 [1/1] (0.38ns)   --->   "%store_ln711 = store i8 %DNA_shl_five, i8 %p_val2036_i_i12" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 128 'store' 'store_ln711' <Predicate = (or_ln706)> <Delay = 0.38>
ST_2 : Operation 129 [1/1] (0.38ns)   --->   "%store_ln712 = store i8 %DNA_shr_one, i8 %p_val2138_i_i11" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 129 'store' 'store_ln712' <Predicate = (or_ln706)> <Delay = 0.38>
ST_2 : Operation 130 [1/1] (0.38ns)   --->   "%store_ln712 = store i8 %DNA_shr_two, i8 %p_val2240_i_i10" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 130 'store' 'store_ln712' <Predicate = (or_ln706)> <Delay = 0.38>
ST_2 : Operation 131 [1/1] (0.38ns)   --->   "%store_ln712 = store i8 %DNA_shr_three, i8 %p_val2342_i_i9" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 131 'store' 'store_ln712' <Predicate = (or_ln706)> <Delay = 0.38>
ST_2 : Operation 132 [1/1] (0.38ns)   --->   "%store_ln712 = store i8 %DNA_shr_four, i8 %p_val2444_i_i8" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 132 'store' 'store_ln712' <Predicate = (or_ln706)> <Delay = 0.38>
ST_2 : Operation 133 [1/1] (0.38ns)   --->   "%store_ln712 = store i8 %DNA_shr_five, i8 %p_val2546_i_i7" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 133 'store' 'store_ln712' <Predicate = (or_ln706)> <Delay = 0.38>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln640 = br void %for.body.split.i.i" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:640->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 134 'br' 'br_ln640' <Predicate = (or_ln706)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%p_val2240_i_i10_load = load i8 %p_val2240_i_i10" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:670->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 135 'load' 'p_val2240_i_i10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%p_val2138_i_i11_load = load i8 %p_val2138_i_i11" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:669->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 136 'load' 'p_val2138_i_i11_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%p_val2036_i_i12_load = load i8 %p_val2036_i_i12" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:668->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 137 'load' 'p_val2036_i_i12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%p_val1934_i_i13_load = load i8 %p_val1934_i_i13" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:667->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 138 'load' 'p_val1934_i_i13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%p_val1832_i_i14_load = load i8 %p_val1832_i_i14" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:666->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 139 'load' 'p_val1832_i_i14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%p_val1730_i_i15_load = load i8 %p_val1730_i_i15" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:665->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 140 'load' 'p_val1730_i_i15_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%p_val1628_i_i16_load = load i8 %p_val1628_i_i16" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:664->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 141 'load' 'p_val1628_i_i16_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%p_val26_i_i17_load = load i8 %p_val26_i_i17" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:663->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 142 'load' 'p_val26_i_i17_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (1.00ns)   --->   "%max = call i4 @count_one_bit, i8 %p_val26_i_i17_load" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:644->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 143 'call' 'max' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 144 [1/1] (1.00ns)   --->   "%tmp_8_i_i = call i4 @count_one_bit, i8 %p_val1628_i_i16_load" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:645->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 144 'call' 'tmp_8_i_i' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 145 [1/1] (1.00ns)   --->   "%max_2 = call i4 @count_one_bit, i8 %p_val1730_i_i15_load" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:646->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 145 'call' 'max_2' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 146 [1/1] (1.00ns)   --->   "%tmp_i_i = call i4 @count_one_bit, i8 %p_val1832_i_i14_load" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:647->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 146 'call' 'tmp_i_i' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 147 [1/1] (1.00ns)   --->   "%max_5 = call i4 @count_one_bit, i8 %p_val1934_i_i13_load" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:648->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 147 'call' 'max_5' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 148 [1/1] (1.00ns)   --->   "%tmp_1_i_i = call i4 @count_one_bit, i8 %p_val2036_i_i12_load" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:649->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 148 'call' 'tmp_1_i_i' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 149 [1/1] (1.00ns)   --->   "%max_8 = call i4 @count_one_bit, i8 %p_val2138_i_i11_load" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:650->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 149 'call' 'max_8' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 150 [1/1] (1.00ns)   --->   "%tmp_2_i_i = call i4 @count_one_bit, i8 %p_val2240_i_i10_load" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:651->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 150 'call' 'tmp_2_i_i' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 151 [1/1] (0.70ns)   --->   "%icmp_ln318 = icmp_ugt  i4 %tmp_8_i_i, i4 %max" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 151 'icmp' 'icmp_ln318' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.35ns)   --->   "%max_1 = select i1 %icmp_ln318, i4 %tmp_8_i_i, i4 %max" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 152 'select' 'max_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.70ns)   --->   "%icmp_ln318_1 = icmp_ugt  i4 %max_2, i4 %max_1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 153 'icmp' 'icmp_ln318_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.35ns)   --->   "%max_3 = select i1 %icmp_ln318_1, i4 %max_2, i4 %max_1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 154 'select' 'max_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.70ns)   --->   "%icmp_ln318_2 = icmp_ugt  i4 %tmp_i_i, i4 %max_3" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 155 'icmp' 'icmp_ln318_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.35ns)   --->   "%max_4 = select i1 %icmp_ln318_2, i4 %tmp_i_i, i4 %max_3" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 156 'select' 'max_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.70ns)   --->   "%icmp_ln318_3 = icmp_ugt  i4 %max_5, i4 %max_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 157 'icmp' 'icmp_ln318_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.35ns)   --->   "%max_6 = select i1 %icmp_ln318_3, i4 %max_5, i4 %max_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 158 'select' 'max_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.70ns)   --->   "%icmp_ln318_4 = icmp_ugt  i4 %tmp_1_i_i, i4 %max_6" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 159 'icmp' 'icmp_ln318_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.35ns)   --->   "%max_7 = select i1 %icmp_ln318_4, i4 %tmp_1_i_i, i4 %max_6" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 160 'select' 'max_7' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.70ns)   --->   "%icmp_ln318_5 = icmp_ugt  i4 %max_8, i4 %max_7" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 161 'icmp' 'icmp_ln318_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.35ns)   --->   "%max_9 = select i1 %icmp_ln318_5, i4 %max_8, i4 %max_7" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 162 'select' 'max_9' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.70ns)   --->   "%icmp_ln318_6 = icmp_ugt  i4 %tmp_2_i_i, i4 %max_9" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 163 'icmp' 'icmp_ln318_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.35ns)   --->   "%max_10 = select i1 %icmp_ln318_6, i4 %tmp_2_i_i, i4 %max_9" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 164 'select' 'max_10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.27>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%global_count3_load = load i2 %global_count3" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 165 'load' 'global_count3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%global_count_2125_load = load i2 %global_count_2125" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 166 'load' 'global_count_2125_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_707_1_VITIS_LOOP_640_1_str"   --->   Operation 167 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 168 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.27ns)   --->   "%global_count_2 = select i1 %icmp_ln64020, i2 %global_count_2125_load, i2 %global_count3_load" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 169 'select' 'global_count_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%global_count_319_load = load i2 %global_count_319" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 170 'load' 'global_count_319_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%p_val2546_i_i7_load = load i8 %p_val2546_i_i7" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:673->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 171 'load' 'p_val2546_i_i7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%p_val2444_i_i8_load = load i8 %p_val2444_i_i8" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:672->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 172 'load' 'p_val2444_i_i8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%p_val2342_i_i9_load = load i8 %p_val2342_i_i9" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:671->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 173 'load' 'p_val2342_i_i9_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%specpipeline_ln643 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:643->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 174 'specpipeline' 'specpipeline_ln643' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (1.00ns)   --->   "%max_12 = call i4 @count_one_bit, i8 %p_val2342_i_i9_load" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:652->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 175 'call' 'max_12' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 176 [1/1] (1.00ns)   --->   "%tmp_3_i_i = call i4 @count_one_bit, i8 %p_val2444_i_i8_load" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:653->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 176 'call' 'tmp_3_i_i' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 177 [1/1] (1.00ns)   --->   "%max_11 = call i4 @count_one_bit, i8 %p_val2546_i_i7_load" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:654->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 177 'call' 'max_11' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 178 [1/1] (0.70ns)   --->   "%icmp_ln318_7 = icmp_ugt  i4 %max_12, i4 %max_10" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 178 'icmp' 'icmp_ln318_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.35ns)   --->   "%max_13 = select i1 %icmp_ln318_7, i4 %max_12, i4 %max_10" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 179 'select' 'max_13' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.70ns)   --->   "%icmp_ln318_8 = icmp_ugt  i4 %tmp_3_i_i, i4 %max_13" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 180 'icmp' 'icmp_ln318_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.35ns)   --->   "%max_14 = select i1 %icmp_ln318_8, i4 %tmp_3_i_i, i4 %max_13" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 181 'select' 'max_14' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.70ns)   --->   "%icmp_ln318_9 = icmp_ugt  i4 %max_11, i4 %max_14" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 182 'icmp' 'icmp_ln318_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.35ns)   --->   "%max_16 = select i1 %icmp_ln318_9, i4 %max_11, i4 %max_14" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 183 'select' 'max_16' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln658 = trunc i4 %max_16" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:658->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 184 'trunc' 'trunc_ln658' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln658 = add i2 %trunc_ln658, i2 1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:658->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 185 'add' 'add_ln658' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 186 [1/1] (0.27ns)   --->   "%select_ln706 = select i1 %icmp_ln64020, i2 0, i2 %global_count_319_load" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 186 'select' 'select_ln706' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%global_count_3 = add i2 %select_ln706, i2 %add_ln658" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:658->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 187 'add' 'global_count_3' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%max_16cast = zext i4 %max_16" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:663->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 188 'zext' 'max_16cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.70ns)   --->   "%shl_ln663 = shl i8 %p_val26_i_i17_load, i8 %max_16cast" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:663->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 189 'shl' 'shl_ln663' <Predicate = true> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%max_16cast159 = zext i4 %max_16" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:664->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 190 'zext' 'max_16cast159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.70ns)   --->   "%shl_ln664 = shl i8 %p_val1628_i_i16_load, i8 %max_16cast159" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:664->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 191 'shl' 'shl_ln664' <Predicate = true> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%max_16cast160 = zext i4 %max_16" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:665->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 192 'zext' 'max_16cast160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.70ns)   --->   "%shl_ln665 = shl i8 %p_val1730_i_i15_load, i8 %max_16cast160" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:665->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 193 'shl' 'shl_ln665' <Predicate = true> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%max_16cast161 = zext i4 %max_16" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:666->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 194 'zext' 'max_16cast161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.70ns)   --->   "%shl_ln666 = shl i8 %p_val1832_i_i14_load, i8 %max_16cast161" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:666->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 195 'shl' 'shl_ln666' <Predicate = true> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%max_16cast162 = zext i4 %max_16" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:667->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 196 'zext' 'max_16cast162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.70ns)   --->   "%shl_ln667 = shl i8 %p_val1934_i_i13_load, i8 %max_16cast162" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:667->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 197 'shl' 'shl_ln667' <Predicate = true> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%max_16cast163 = zext i4 %max_16" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:668->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 198 'zext' 'max_16cast163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.70ns)   --->   "%shl_ln668 = shl i8 %p_val2036_i_i12_load, i8 %max_16cast163" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:668->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 199 'shl' 'shl_ln668' <Predicate = true> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%max_16cast164 = zext i4 %max_16" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:669->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 200 'zext' 'max_16cast164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.70ns)   --->   "%shl_ln669 = shl i8 %p_val2138_i_i11_load, i8 %max_16cast164" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:669->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 201 'shl' 'shl_ln669' <Predicate = true> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%max_16cast165 = zext i4 %max_16" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:670->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 202 'zext' 'max_16cast165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.70ns)   --->   "%shl_ln670 = shl i8 %p_val2240_i_i10_load, i8 %max_16cast165" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:670->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 203 'shl' 'shl_ln670' <Predicate = true> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%max_16cast166 = zext i4 %max_16" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:671->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 204 'zext' 'max_16cast166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.70ns)   --->   "%shl_ln671 = shl i8 %p_val2342_i_i9_load, i8 %max_16cast166" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:671->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 205 'shl' 'shl_ln671' <Predicate = true> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%max_16cast167 = zext i4 %max_16" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:672->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 206 'zext' 'max_16cast167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.70ns)   --->   "%shl_ln672 = shl i8 %p_val2444_i_i8_load, i8 %max_16cast167" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:672->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 207 'shl' 'shl_ln672' <Predicate = true> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%max_16cast168 = zext i4 %max_16" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:673->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 208 'zext' 'max_16cast168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.70ns)   --->   "%shl_ln673 = shl i8 %p_val2546_i_i7_load, i8 %max_16cast168" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:673->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 209 'shl' 'shl_ln673' <Predicate = true> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.43ns)   --->   "%global_count = add i2 %global_count_3, i2 %global_count_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 210 'add' 'global_count' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.38ns)   --->   "%store_ln663 = store i8 %shl_ln663, i8 %p_val26_i_i17" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:663->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 211 'store' 'store_ln663' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 212 [1/1] (0.38ns)   --->   "%store_ln664 = store i8 %shl_ln664, i8 %p_val1628_i_i16" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:664->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 212 'store' 'store_ln664' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 213 [1/1] (0.38ns)   --->   "%store_ln665 = store i8 %shl_ln665, i8 %p_val1730_i_i15" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:665->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 213 'store' 'store_ln665' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 214 [1/1] (0.38ns)   --->   "%store_ln666 = store i8 %shl_ln666, i8 %p_val1832_i_i14" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:666->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 214 'store' 'store_ln666' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 215 [1/1] (0.38ns)   --->   "%store_ln667 = store i8 %shl_ln667, i8 %p_val1934_i_i13" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:667->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 215 'store' 'store_ln667' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 216 [1/1] (0.38ns)   --->   "%store_ln668 = store i8 %shl_ln668, i8 %p_val2036_i_i12" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:668->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 216 'store' 'store_ln668' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 217 [1/1] (0.38ns)   --->   "%store_ln669 = store i8 %shl_ln669, i8 %p_val2138_i_i11" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:669->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 217 'store' 'store_ln669' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 218 [1/1] (0.38ns)   --->   "%store_ln670 = store i8 %shl_ln670, i8 %p_val2240_i_i10" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:670->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 218 'store' 'store_ln670' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 219 [1/1] (0.38ns)   --->   "%store_ln671 = store i8 %shl_ln671, i8 %p_val2342_i_i9" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:671->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 219 'store' 'store_ln671' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 220 [1/1] (0.38ns)   --->   "%store_ln672 = store i8 %shl_ln672, i8 %p_val2444_i_i8" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:672->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 220 'store' 'store_ln672' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 221 [1/1] (0.38ns)   --->   "%store_ln673 = store i8 %shl_ln673, i8 %p_val2546_i_i7" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:673->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 221 'store' 'store_ln673' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 222 [1/1] (0.38ns)   --->   "%store_ln658 = store i2 %global_count_3, i2 %global_count_319" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:658->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 222 'store' 'store_ln658' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln710 = store i2 %global_count, i2 %global_count_2125" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 223 'store' 'store_ln710' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.38ns)   --->   "%store_ln707 = store i2 %global_count_2, i2 %global_count3" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 224 'store' 'store_ln707' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 225 [1/1] (0.38ns)   --->   "%ret_ln706 = ret i2 %global_count" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706]   --->   Operation 225 'ret' 'ret_ln706' <Predicate = (icmp_ln707)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 11.000ns, clock uncertainty: 1.320ns.

 <State 1>: 3.155ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 1 on local variable 'i_2221' [41]  (0.387 ns)
	'load' operation 4 bit ('i_2221_load', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) on local variable 'i_2221' [56]  (0.000 ns)
	'select' operation 4 bit ('i', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [60]  (0.351 ns)
	'icmp' operation 1 bit ('icmp_ln710', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [63]  (0.706 ns)
	'select' operation 7 bit ('select_ln710_1', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [67]  (0.308 ns)
	'lshr' operation 128 bit ('lshr_ln710', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [69]  (1.175 ns)
	'and' operation 8 bit ('DNA_nsh', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [72]  (0.228 ns)

 <State 2>: 8.806ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln710', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) of variable 'DNA_nsh', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706 on local variable 'p_val26_i_i17' [126]  (0.387 ns)
	'load' operation 8 bit ('p_val26_i_i17_load', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:663->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) on local variable 'p_val26_i_i17' [150]  (0.000 ns)
	'call' operation 4 bit ('max', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:644->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) to 'count_one_bit' [152]  (1.006 ns)
	'icmp' operation 1 bit ('icmp_ln318', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [163]  (0.708 ns)
	'select' operation 4 bit ('max', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [164]  (0.351 ns)
	'icmp' operation 1 bit ('icmp_ln318_1', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [165]  (0.708 ns)
	'select' operation 4 bit ('max', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [166]  (0.351 ns)
	'icmp' operation 1 bit ('icmp_ln318_2', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [167]  (0.708 ns)
	'select' operation 4 bit ('max', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [168]  (0.351 ns)
	'icmp' operation 1 bit ('icmp_ln318_3', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [169]  (0.708 ns)
	'select' operation 4 bit ('max', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [170]  (0.351 ns)
	'icmp' operation 1 bit ('icmp_ln318_4', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [171]  (0.708 ns)
	'select' operation 4 bit ('max', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [172]  (0.351 ns)
	'icmp' operation 1 bit ('icmp_ln318_5', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [173]  (0.708 ns)
	'select' operation 4 bit ('max', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [174]  (0.351 ns)
	'icmp' operation 1 bit ('icmp_ln318_6', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [175]  (0.708 ns)
	'select' operation 4 bit ('max', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [176]  (0.351 ns)

 <State 3>: 5.276ns
The critical path consists of the following:
	'load' operation 8 bit ('p_val2342_i_i9_load', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:671->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) on local variable 'p_val2342_i_i9' [142]  (0.000 ns)
	'call' operation 4 bit ('max', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:652->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) to 'count_one_bit' [160]  (1.006 ns)
	'icmp' operation 1 bit ('icmp_ln318_7', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [177]  (0.708 ns)
	'select' operation 4 bit ('max', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [178]  (0.351 ns)
	'icmp' operation 1 bit ('icmp_ln318_8', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [179]  (0.708 ns)
	'select' operation 4 bit ('max', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [180]  (0.351 ns)
	'icmp' operation 1 bit ('icmp_ln318_9', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [181]  (0.708 ns)
	'select' operation 4 bit ('max', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:657->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [182]  (0.351 ns)
	'shl' operation 8 bit ('shl_ln663', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:663->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) [188]  (0.706 ns)
	'store' operation 0 bit ('store_ln663', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:663->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706) of variable 'shl_ln663', /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:663->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706 on local variable 'p_val26_i_i17' [215]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
