AR logic_bit_slice behavioral C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/logic_bit_slice.vhd sub00/vhpl31 1508952206
AR not_gate not_architecture C:/Users/neo30/Desktop/lab1-submission/labe/src/NOT.vhd sub00/vhpl13 1508952188
EN four_bit_xor_control NULL C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/four_bit_xor_control.vhd sub00/vhpl24 1508952199
EN four_bit_lac NULL C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/four_bit_LAC.vhd sub00/vhpl06 1508952181
AR and_gate and_architecture C:/Users/neo30/Desktop/lab1-submission/labe/src/AND.vhd sub00/vhpl15 1508952190
EN n_bit_adder NULL C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/n_bit_adder.vhd sub00/vhpl08 1508952183
EN four_bit_lac_adder NULL C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/four_bit_LAC_adder.vhd sub00/vhpl26 1508952201
AR four_bit_xor_control behavioral C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/four_bit_xor_control.vhd sub00/vhpl25 1508952200
EN half_adder NULL C:/Users/neo30/Desktop/lab1-submission/labe/src/half_adder.vhd sub00/vhpl00 1508952175
AR two_input_xor my_architecture C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/two_input_xor.vhd sub00/vhpl11 1508952186
EN four_input_multiplexer NULL C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/four_input_multiplexer.vhd sub00/vhpl22 1508952197
EN not_gate NULL C:/Users/neo30/Desktop/lab1-submission/labe/src/NOT.vhd sub00/vhpl12 1508952187
EN two_input_and NULL C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/two_input_and.vhd sub00/vhpl18 1508952193
EN one_input_not NULL C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/one_input_not.vhd sub00/vhpl16 1508952191
EN n_bit_two_input_mux NULL C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/n_bit_two_input_mux.vhd sub00/vhpl32 1508952207
AR half_adder low_level_half_adder C:/Users/neo30/Desktop/lab1-submission/labe/src/half_adder.vhd sub00/vhpl01 1508952176
EN two_input_xor NULL C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/two_input_xor.vhd sub00/vhpl10 1508952185
AR two_input_and my_architecture C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/two_input_and.vhd sub00/vhpl19 1508952194
AR n_bit_adder behavioral C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/n_bit_adder.vhd sub00/vhpl09 1508952184
AR full_adder multi_component_full_adder C:/Users/neo30/Desktop/lab1-submission/labe/src/full_adder.vhd sub00/vhpl05 1508952180
EN two_input_or NULL C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/two_input_or.vhd sub00/vhpl20 1508952195
AR one_input_not behavioral C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/one_input_not.vhd sub00/vhpl17 1508952192
AR two_input_or my_architecture C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/two_input_or.vhd sub00/vhpl21 1508952196
EN logic_bit_slice NULL C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/logic_bit_slice.vhd sub00/vhpl30 1508952205
EN full_adder NULL C:/Users/neo30/Desktop/lab1-submission/labe/src/full_adder.vhd sub00/vhpl04 1508952179
EN or_gate NULL C:/Users/neo30/Desktop/lab1-submission/labe/src/OR.vhd sub00/vhpl02 1508952177
AR four_bit_lac behavioral C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/four_bit_LAC.vhd sub00/vhpl07 1508952182
AR four_input_multiplexer behavioral C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/four_input_multiplexer.vhd sub00/vhpl23 1508952198
AR four_bit_lac_adder behavioral C:/Users/neo30/Desktop/lab1-submission/labe/src/lab2src/four_bit_LAC_adder.vhd sub00/vhpl27 1508952202
AR two_input_multiplexer multi_component_two_input_multiplexer_arch C:/Users/neo30/Desktop/lab1-submission/labe/src/two_input_multiplexer.vhd sub00/vhpl29 1508952204
EN two_input_multiplexer NULL C:/Users/neo30/Desktop/lab1-submission/labe/src/two_input_multiplexer.vhd sub00/vhpl28 1508952203
AR or_gate and_architecture C:/Users/neo30/Desktop/lab1-submission/labe/src/OR.vhd sub00/vhpl03 1508952178
EN and_gate NULL C:/Users/neo30/Desktop/lab1-submission/labe/src/AND.vhd sub00/vhpl14 1508952189
