<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>specnext.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>zxnexys_zxclock_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>mb_clock</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="mb_clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="mb_clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>machine_timing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>machine_timing</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>clk_lsb</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpu_clk_lsb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>speed</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpu_speed</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>contend</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpu_contend</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpu_clk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_cpu</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>clk_28</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>mb_clk_28</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>clk_14</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>mb_clk_14</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>clk_28_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>mb_clk_28_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>clk_7</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>mb_clk_7</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_28</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_28</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_28.FREQ_HZ">28000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_28.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_28.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_28.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_28.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_28.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_28.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK_28.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_14</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_14</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_14.FREQ_HZ">14000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_14.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_14.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_14.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_14.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_14.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_14.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK_14.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_7</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_7</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_7.FREQ_HZ">7000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_7.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_7.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_7.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_7.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_7.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_7.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK_7.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_peripheral</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_peripheral</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.CLK_DOMAIN">zxnexys_zxclock_0_0_clk_peripheral</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_peripheral_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_peripheral_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL_N.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL_N.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL_N.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL_N.CLK_DOMAIN">zxnexys_zxclock_0_0_clk_peripheral_n</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL_N.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL_N.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL_N.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL_N.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_video</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_video</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_VIDEO.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_VIDEO.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_VIDEO.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_VIDEO.CLK_DOMAIN">zxnexys_zxclock_0_0_clk_video</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_VIDEO.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_VIDEO.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_VIDEO.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK_VIDEO.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_28_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_28_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_28_N.FREQ_HZ">28000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_28_N.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_28_N.PHASE">180.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_28_N.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_28_N.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_28_N.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_28_N.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK_28_N.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_140</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_140</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_140.FREQ_HZ">140000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_140.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_140.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_140.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_140.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_140.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_140.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK_140.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_memory</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_memory</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_MEMORY.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_MEMORY.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_MEMORY.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_MEMORY.CLK_DOMAIN">zxnexys_zxclock_0_0_clk_memory</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_MEMORY.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_MEMORY.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_MEMORY.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK_MEMORY.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>cpu_speed</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="cpu_speed" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="cpu_speed_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpu_speed</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_cpu_speed</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_system</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_system</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_SYSTEM.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_SYSTEM.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_SYSTEM.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_SYSTEM.CLK_DOMAIN">zxnexys_zxclock_0_0_clk_system</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_SYSTEM.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_SYSTEM.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_SYSTEM.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK_SYSTEM.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_audio</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_audio</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_AUDIO.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_AUDIO.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_AUDIO.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_AUDIO.CLK_DOMAIN">zxnexys_zxclock_0_0_clk_audio</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_AUDIO.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_AUDIO.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_AUDIO.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK_AUDIO.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_200</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_200</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_200.FREQ_HZ">200000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_200.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_200.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_200.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_200.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_200.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_200.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK_200.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_22m58</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_22m58</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_22M58.FREQ_HZ">22580645</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_22M58.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_22M58.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_22M58.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_22M58.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_22M58.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_22M58.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK_22M58.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>zxclock</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Dec 12 09:15:28 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:46a4fe69</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:46a4fe69</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zxnexys_zxclock_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Dec 12 09:15:29 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:46a4fe69</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>zxclock</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Dec 12 09:15:28 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4b29aac2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zxnexys_zxclock_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Dec 12 09:15:29 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4b29aac2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Dec 12 09:15:53 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:46a4fe69</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_cpu</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpu_speed</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpu_clk_lsb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpu_contend</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>machine_timing</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mb_clk_28</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mb_clk_28_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mb_clk_14</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mb_clk_7</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_system</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_memory</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_peripheral</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_peripheral_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_audio</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_video</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_cpu_speed</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_200</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_140</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_28_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_28</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_22m58</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_14</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_7</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/7520/zxclock.srcs/sources_1/new/zxclock.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/zxnexys_zxclock_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/7520/zxclock.srcs/sources_1/new/zxclock.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/zxnexys_zxclock_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxnexys_zxclock_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxclock_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxclock_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxclock_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxclock_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>zxclock_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">zxnexys_zxclock_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>zxclock_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>66</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@375bf411_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2217f84b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f513342_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50e7bce0_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1942d2ac_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bfbe3fb_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41547372_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f1cbfd2_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2aee36b3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c9e80c7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7153f6ba_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17eef5ba_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@573e0c25_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6600f6b5_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@125e8274_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d6e9e92_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11708597_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ddeeb59_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@564e9394_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@309cc1db_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5733fe9f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c64982b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d1e84cc_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c69b158_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@536914e0_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40d762b1_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62de67ac_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b0b76ef_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d39f36b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2340dc81_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63bd6e6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7572da7a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cc66e12_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bfa11ee_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4952f710_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@488a92aa_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3170453f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61e7114_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f50fc8e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@343de520_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44953bae_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65675eb4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31dd80b3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@694acf94_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e69205a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2721db55_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@577c1b8d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@608d8d5f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f4a6176_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e1be181_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b8b61f3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12bafa85_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b957d4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1614adf0_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39bc826d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bbd7ef4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b67d49f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40fb8d8a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f5ca30e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a1fa957_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22a4e3ae_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45637dbb_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63ab6f6f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d0c0d73_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b8a67f3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14af0fa4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f7dd471_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6116e563_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d1b55fa_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e7c1feb_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33212ecc_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@df416ba_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a0765be_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10855a3b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72b43a34_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c886579_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@319b4a53_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d827782_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a6728c6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e80c579_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32257968_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b23e0e7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f55d795_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b324e06_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b831d7f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5acf3ed7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b55bf41_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f52b37b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20964dac_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14c55d91_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dc35caa_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d03d77_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a842152_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b76a023_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79b28acb_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ec9dbdf_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66e2668f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34b3c473_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b46383a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@677c7bbb_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61993043_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76a1aade_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79a8072b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d64a6e3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e136b2_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a5a51ea_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22f0da23_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bdf0dba_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3741b659_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58ba98f6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@185472b1_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dd8f4f0_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4058e838_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f61102a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a968514_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c8d84e6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3632cb4a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c54a55c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b2572a6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@424df51_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17e7deb_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@511784d7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d1e838d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3550cc15_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d523d84_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bbe02b7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b831f1e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cc715fa_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20331418_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ef57e06_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f75a29d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f481e80_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f3cbe33_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d8cca_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f781ea_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ba3720f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29505739_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6003a610_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12fac495_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79200903_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e52ed16_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5090f0fd_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f8a8dba_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5248bed6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70667245_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53ea3511_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5598f20_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a6d855a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fcf70e5_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d9d8c73_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34b510ab_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fc07551_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@169eeec0_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@340b60c1_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7aff6b55_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3037a1c1_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33761f5a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30c0f3e5_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10d55f89_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27c0a43c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4180f845_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@499b04d8_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f6328f0_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@452827bd_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44bea139_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b535cdf_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@605b7923_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ac97e68_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35a4e2d1_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b693aa_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44c30de6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ea354eb_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68177f8d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@765dde90_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f0280b5_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7411088b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2589f358_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@276679be_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53216873_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24627a34_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26c8d419_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2467e932_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@373ca3b0_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2381f67f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71d7b0b8_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25ce859d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50f5c2a3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f1e4a4e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5afd780f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15ce3f4f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d01b740_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48ffb908_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1253aafd_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@264823dc_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65b965c9_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63716eeb_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@648aa7cc_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fa52072_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f469312_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e712a28_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@638b6eab_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2db28190_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3450a8b9_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30122240_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70df081e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bd0e897_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1db0c5e3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@449cb77a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cc60ce8_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@eb3fbf2_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a11e568_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1012cf9e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e6da870_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ed3e780_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c3734f0_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a0ec070_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cd9329f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@dd22e10_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e3144a7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@121496a9_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@434247e5_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1899888c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ac27326_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4597d3a9_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28be622b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@621ea3f6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a8df52b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f3d2e80_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4078f9ff_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68747dcc_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27f0d15d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@119499ff_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58ad9074_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5063c03e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e8e3335_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1555b91c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c48abdc_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bafcb01_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30af41ac_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31e6c550_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64bae461_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49225aa1_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31454356_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cc6f62b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7beb9179_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19f224e9_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@177c4746_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c446f03_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@218a4480_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14763e51_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75bd7f94_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27756755_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4103b4a4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ec6dff3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@411b5f97_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cd761e0_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6143c0e7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55488173_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c42a4da_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@655c149e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13d10380_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39410914_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6791e32a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2dde5cf1_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f9e09d1_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@591156e6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ba8a72b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62e22d51_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28d3cf42_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@154c1b6f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c01750d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bf27ce_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@781fc717_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c2802ea_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c15ad9c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@436e0eb6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19082a9_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@369e0bf8_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21a0a40d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cd4d456_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34f9c576_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c373a17_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11abdbcd_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fcaba4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75433afb_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f3227cd_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10202dc_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c2335a2_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2073096f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e307f18_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6de0056c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13712bfa_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5151b571_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13d7df26_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30470529_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fde7c6e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18973d13_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43d61c7a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d8672ea_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1104195_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19bc9545_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c79c64f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64e6617b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c3cf422_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c01000_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44a3af6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10a88320_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e3215d1_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f915d7c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f1c3572_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35493f2d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c2f21f9_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d94035b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@522eb0fe_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f4221ca_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ff30d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ea783df_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f44323b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c009a7d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61cb04f3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fc65a9d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f112cd3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48ed62a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16bae656_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@160fab74_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fb0864f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f6ba907_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@494cc697_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c89baf7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12935924_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d656c42_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12d8c2af_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17cf491e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d023d2b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18becabc_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f089da5_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1357bad5_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67c0caa_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@219ffca4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@205c2ff4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8662dc1_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38e4ab81_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14871522_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b017538_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32e36b7a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@444d1d63_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@156ff5b6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3483c7e3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c992f56_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2359b62c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a4b239f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69574e92_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c6bd4f6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ab0aaca_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4464aa37_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5915802c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d85cb10_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73e49746_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63100eb3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fb5355a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61003a41_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1596ebb5_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2755ea17_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@598f4587_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53ce0e70_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75378e4d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@255aea11_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21b48e5f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71bd9dec_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@379b1c11_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7507ef1e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67690a51_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e6d0f04_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b6ec86c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e612bac_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b433a0_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e24dbcb_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c54bb60_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b821740_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e27e399_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f4610a7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a0dd2d4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ce63af3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53e0693b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@580a2db6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a61136c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9c20248_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48327177_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@110cc2ba_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32ecf533_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15c29361_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ba62781_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@729f0c15_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@622c77a8_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b7ff842_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7277bb40_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41bdb108_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4da08ae7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43413dd4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e1164f2_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@701f7e44_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dedc18d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@262c4508_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79705670_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@550d6fc6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e0443cd_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61f53862_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26ac8b74_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ba40a37_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1037d63_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54911619_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27d94f1a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2de2b059_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3341a667_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5163954_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7841dd80_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56e63001_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a35738c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c6d283e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65d81d39_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@329ba250_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a5cac3d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54feb96_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64490cd7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4438edc4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3270088f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16926aae_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e2e6d84_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56c00580_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2032088a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57ec4094_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e3fd805_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a3c2d54_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b6d141f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2282431a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d57c481_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cc77962_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5928d9c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e45dc2f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54044cda_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b397602_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b621f01_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59f9b166_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14f9a524_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61e923aa_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@439116b3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ae5607d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57bf9bbf_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@571cc42e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ad48120_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41a5e43a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61060f64_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3eaf0b7c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62a7336c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79490b99_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48474295_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76b66a0c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@465a6d5c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b349b35_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@176e6adf_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7eac9cc_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ac139b5_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70d572db_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e2af247_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@740f26b8_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79bf9c8f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c000784_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cf700ab_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67ebed2f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6999ac4c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dea8aec_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d3f0f1_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17d79015_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b88ea15_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7314a644_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b538181_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@373f5375_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2254b26b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6516b81e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a720e53_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@176ff0d3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50f0c39c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a226b29_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a90e3dc_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e4f42e0_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32948b60_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65fef5c7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ac59dbc_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62a3b59e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cfb3e0_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7858c5df_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dd1ad7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48e85808_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30bcd12b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14758a9d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53b97341_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@750b9440_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7940b08f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e34242c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6eac636f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e254085_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@562ca827_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73d5f7bd_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@448528d5_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@704be053_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@753b6edd_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52481b3e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6898139f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@414bd956_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5917cdc2_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70ae3721_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a8cbfb6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35e97a6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54efc13b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ec80337_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fa0052d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ada50c9_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74653226_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b1cdac3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69bd1d1_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48bbc712_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f8c9171_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65b97e55_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c20a6b8_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4441ec5f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12e10780_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35ac37cf_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47aa38bf_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26915e1f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73e7db8a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@109c7886_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51339e65_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21b227b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@607bf411_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7602c11f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13e9e256_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e4292d7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b7663d4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@798737a4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19b8f122_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@228173fd_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ce1b94a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4abd852e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63132dd5_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a540fbc_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7688c2d3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6aa36f18_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3798c9d6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6401005b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@479d3058_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30b5fe16_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a3a3045_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16959c25_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@673a44f8_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22c1d72d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bf69382_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b0da933_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fc29466_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a83ad08_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@621ffdc9_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25d2a689_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@677f083b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d91f597_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54799139_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1800366a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ece61cf_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e0ee2b7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62327201_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1658e17a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c5a681c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e6063cc_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78844894_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cbfd6af_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@938bd7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e17f064_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6064213c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ddecabb_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a479562_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e0d5948_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b41dd6a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29656753_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fdb6917_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f118db2_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6db103ee_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2426e5cc_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d967caf_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4eca7e3f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e73eaf3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4897668b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@531d87fd_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61609ada_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f1cb630_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b73e03d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27fd8080_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bf5edbb_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a0d3a56_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@545ec2b4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1039106e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@658cd627_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57913d35_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59bf09e6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bc79192_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45dedac4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69e71073_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54cf2ec5_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@501f7434_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b8a1254_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c4eb3b7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4314a79_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@305e61ce_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1af93c32_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@735c7147_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e11d21c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59955cec_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28606dee_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29411d12_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44c9fc81_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@661a3b77_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@577253c4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d28236d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15c3676c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6eafd8c5_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@edf30ad_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28ef59aa_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2aae805b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a015947_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d997e4e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ad6e271_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ddbf504_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68d6c63c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4586b9ab_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35bba2b3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9274074_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e05738b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44a78f57_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c0000a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@247ade1b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@289464a1_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13b509e3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6be37c01_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f5fadf_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e5bd0b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b2bd43c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33e6c5ac_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@203498b5_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3600e5fa_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15668798_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dd5b8c3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16372570_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@245437f9_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@228f9050_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44be68cc_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1606362a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24a29be2_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a97650d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a197238_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8e08cb2_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ecc1155_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@400ff638_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35467b3e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51d21076_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4582db98_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d60ea94_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65750c56_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1eeea1f4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25a558a4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22ea35c8_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4af15ad1_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51b4091c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6574fae5_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f71b070_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32a40808_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@605e7c23_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@421e7860_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a3a3837_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78c101ad_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54d407f6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16a59877_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63abb645_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a2e9459_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dad9be_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c9650bf_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7de03f6a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b1ea8e2_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@771f2590_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f9d8bf_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1da1cd16_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18f080a8_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@211a3286_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@155049e1_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ed4fb9d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1184c6ba_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4caa48b3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e81480c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c6735e6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7eaf94cb_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bb3dba0_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@423e415e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ec46241_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5eba6816_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@119a26bd_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@360b8293_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71080076_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5975b7c8_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48e11b1f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@336dc31c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62468799_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6102e059_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f16829f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37fb5888_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a3482e4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b4b298_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62e9d1a4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f116ef5_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ba23d52_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4aff5658_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@616f5850_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@414911bf_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ad359f7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65ff0d7c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1abd6652_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30378b17_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f54498f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10622bba_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13edd97b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6751020_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1224df2b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e3159b0_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24baeb2f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32300abc_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32164d67_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d1e1e0a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@de39799_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@84559b4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13f0b8b8_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20b1d72d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fca8932_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f676c84_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@535a9525_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39a5b087_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@385f6b9f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@341b7f2d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28f18833_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2724af84_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b6f955e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71ea7954_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77655566_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b30159_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a4468ab_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ecb0002_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cf22c6d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d56212c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@218db93_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2669871_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1522abdb_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e294ce5_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fecf103_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23d3fde6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77ce4603_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3141bee6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16ded950_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b3feaa6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70457fed_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d32f48a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@719a4036_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@310db74e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@481e4c20_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cbd43f0_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@203e95df_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c751176_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dde608e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@272bbe95_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35dc026a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c9af3d6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39e240ef_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68cc0d42_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e84a165_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b90767c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7671ce76_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43e344d0_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8d18168_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68d3da4d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c416f2e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10ed8806_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31491e49_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_14.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_14.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_14.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_14.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_14.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_14.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_14.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_140.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_140.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_140.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_140.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_140.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_140.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_140.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_200.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_200.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_200.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_200.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_200.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_200.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_200.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_22M58.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_22M58.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_22M58.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_22M58.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_22M58.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_22M58.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_22M58.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_28.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_28.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_28.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_28.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_28.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_28.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_28.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_28_N.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_28_N.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_28_N.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_28_N.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_28_N.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_28_N.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_28_N.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_7.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_7.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_7.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_7.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_7.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_7.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_7.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_AUDIO.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_AUDIO.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_AUDIO.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_AUDIO.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_AUDIO.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_AUDIO.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_AUDIO.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_MEMORY.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_MEMORY.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_MEMORY.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_MEMORY.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_MEMORY.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_MEMORY.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_MEMORY.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL_N.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL_N.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL_N.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL_N.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL_N.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL_N.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL_N.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_SYSTEM.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_SYSTEM.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_SYSTEM.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_SYSTEM.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_SYSTEM.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_SYSTEM.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_SYSTEM.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_VIDEO.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_VIDEO.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_VIDEO.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_VIDEO.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_VIDEO.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_VIDEO.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_VIDEO.PHASE" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="55c02ceb"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1483e4a1"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c561e7d1"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="0724a4d3"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
