# Output products list for <MIG_LPDDR>
MIG_LPDDR.gise
MIG_LPDDR.vho
MIG_LPDDR.xco
MIG_LPDDR.xise
MIG_LPDDR\docs\ug388.pdf
MIG_LPDDR\docs\ug416.pdf
MIG_LPDDR\example_design\datasheet.txt
MIG_LPDDR\example_design\log.txt
MIG_LPDDR\example_design\mig.prj
MIG_LPDDR\example_design\par\create_ise.bat
MIG_LPDDR\example_design\par\example_top.ucf
MIG_LPDDR\example_design\par\icon_coregen.xco
MIG_LPDDR\example_design\par\ila_coregen.xco
MIG_LPDDR\example_design\par\ise_flow.bat
MIG_LPDDR\example_design\par\ise_run.txt
MIG_LPDDR\example_design\par\makeproj.bat
MIG_LPDDR\example_design\par\mem_interface_top.ut
MIG_LPDDR\example_design\par\readme.txt
MIG_LPDDR\example_design\par\rem_files.bat
MIG_LPDDR\example_design\par\set_ise_prop.tcl
MIG_LPDDR\example_design\par\vio_coregen.xco
MIG_LPDDR\example_design\rtl\example_top.vhd
MIG_LPDDR\example_design\rtl\iodrp_controller.vhd
MIG_LPDDR\example_design\rtl\iodrp_mcb_controller.vhd
MIG_LPDDR\example_design\rtl\mcb_raw_wrapper.vhd
MIG_LPDDR\example_design\rtl\mcb_soft_calibration.vhd
MIG_LPDDR\example_design\rtl\mcb_soft_calibration_top.vhd
MIG_LPDDR\example_design\rtl\memc1_infrastructure.vhd
MIG_LPDDR\example_design\rtl\memc1_tb_top.vhd
MIG_LPDDR\example_design\rtl\memc1_wrapper.vhd
MIG_LPDDR\example_design\rtl\traffic_gen\afifo.vhd
MIG_LPDDR\example_design\rtl\traffic_gen\cmd_gen.vhd
MIG_LPDDR\example_design\rtl\traffic_gen\cmd_prbs_gen.vhd
MIG_LPDDR\example_design\rtl\traffic_gen\data_prbs_gen.vhd
MIG_LPDDR\example_design\rtl\traffic_gen\init_mem_pattern_ctr.vhd
MIG_LPDDR\example_design\rtl\traffic_gen\mcb_flow_control.vhd
MIG_LPDDR\example_design\rtl\traffic_gen\mcb_traffic_gen.vhd
MIG_LPDDR\example_design\rtl\traffic_gen\rd_data_gen.vhd
MIG_LPDDR\example_design\rtl\traffic_gen\read_data_path.vhd
MIG_LPDDR\example_design\rtl\traffic_gen\read_posted_fifo.vhd
MIG_LPDDR\example_design\rtl\traffic_gen\sp6_data_gen.vhd
MIG_LPDDR\example_design\rtl\traffic_gen\tg_status.vhd
MIG_LPDDR\example_design\rtl\traffic_gen\v6_data_gen.vhd
MIG_LPDDR\example_design\rtl\traffic_gen\wr_data_gen.vhd
MIG_LPDDR\example_design\rtl\traffic_gen\write_data_path.vhd
MIG_LPDDR\example_design\sim\functional\MIG_LPDDR.prj
MIG_LPDDR\example_design\sim\functional\isim.bat
MIG_LPDDR\example_design\sim\functional\isim.tcl
MIG_LPDDR\example_design\sim\functional\lpddr_model_c1.v
MIG_LPDDR\example_design\sim\functional\lpddr_model_parameters_c1.vh
MIG_LPDDR\example_design\sim\functional\readme.txt
MIG_LPDDR\example_design\sim\functional\sim.do
MIG_LPDDR\example_design\sim\functional\sim_tb_top.vhd
MIG_LPDDR\example_design\synth\example_top.lso
MIG_LPDDR\example_design\synth\example_top.prj
MIG_LPDDR\example_design\synth\mem_interface_top_synp.sdc
MIG_LPDDR\example_design\synth\script_synp.tcl
MIG_LPDDR\user_design\datasheet.txt
MIG_LPDDR\user_design\log.txt
MIG_LPDDR\user_design\mig.prj
MIG_LPDDR\user_design\par\MIG_LPDDR.ucf
MIG_LPDDR\user_design\par\create_ise.bat
MIG_LPDDR\user_design\par\icon_coregen.xco
MIG_LPDDR\user_design\par\ila_coregen.xco
MIG_LPDDR\user_design\par\ise_flow.bat
MIG_LPDDR\user_design\par\ise_run.txt
MIG_LPDDR\user_design\par\makeproj.bat
MIG_LPDDR\user_design\par\mem_interface_top.ut
MIG_LPDDR\user_design\par\readme.txt
MIG_LPDDR\user_design\par\rem_files.bat
MIG_LPDDR\user_design\par\set_ise_prop.tcl
MIG_LPDDR\user_design\par\vio_coregen.xco
MIG_LPDDR\user_design\rtl\MIG_LPDDR.vhd
MIG_LPDDR\user_design\rtl\iodrp_controller.vhd
MIG_LPDDR\user_design\rtl\iodrp_mcb_controller.vhd
MIG_LPDDR\user_design\rtl\mcb_raw_wrapper.vhd
MIG_LPDDR\user_design\rtl\mcb_soft_calibration.vhd
MIG_LPDDR\user_design\rtl\mcb_soft_calibration_top.vhd
MIG_LPDDR\user_design\rtl\memc1_infrastructure.vhd
MIG_LPDDR\user_design\rtl\memc1_wrapper.vhd
MIG_LPDDR\user_design\sim\MIG_LPDDR.prj
MIG_LPDDR\user_design\sim\afifo.vhd
MIG_LPDDR\user_design\sim\cmd_gen.vhd
MIG_LPDDR\user_design\sim\cmd_prbs_gen.vhd
MIG_LPDDR\user_design\sim\data_prbs_gen.vhd
MIG_LPDDR\user_design\sim\init_mem_pattern_ctr.vhd
MIG_LPDDR\user_design\sim\isim.bat
MIG_LPDDR\user_design\sim\isim.tcl
MIG_LPDDR\user_design\sim\lpddr_model_c1.v
MIG_LPDDR\user_design\sim\lpddr_model_parameters_c1.vh
MIG_LPDDR\user_design\sim\mcb_flow_control.vhd
MIG_LPDDR\user_design\sim\mcb_traffic_gen.vhd
MIG_LPDDR\user_design\sim\memc1_tb_top.vhd
MIG_LPDDR\user_design\sim\rd_data_gen.vhd
MIG_LPDDR\user_design\sim\read_data_path.vhd
MIG_LPDDR\user_design\sim\read_posted_fifo.vhd
MIG_LPDDR\user_design\sim\readme.txt
MIG_LPDDR\user_design\sim\sim.do
MIG_LPDDR\user_design\sim\sim_tb_top.vhd
MIG_LPDDR\user_design\sim\sp6_data_gen.vhd
MIG_LPDDR\user_design\sim\tg_status.vhd
MIG_LPDDR\user_design\sim\v6_data_gen.vhd
MIG_LPDDR\user_design\sim\wr_data_gen.vhd
MIG_LPDDR\user_design\sim\write_data_path.vhd
MIG_LPDDR\user_design\synth\MIG_LPDDR.lso
MIG_LPDDR\user_design\synth\MIG_LPDDR.prj
MIG_LPDDR\user_design\synth\mem_interface_top_synp.sdc
MIG_LPDDR\user_design\synth\script_synp.tcl
MIG_LPDDR_flist.txt
MIG_LPDDR_readme.txt
MIG_LPDDR_xmdf.tcl
_xmsgs\pn_parser.xmsgs
