
2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a58  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08002bf8  08002bf8  00012bf8  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002c6c  08002c6c  00012c6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002c70  08002c70  00012c70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000068  20000000  08002c74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
  7 .bss          00000120  20000068  20000068  00020068  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000188  20000188  00020068  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 10 .debug_info   00011902  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002461  00000000  00000000  0003199a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000052bb  00000000  00000000  00033dfb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000007a0  00000000  00000000  000390b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000a48  00000000  00000000  00039858  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000054f7  00000000  00000000  0003a2a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003467  00000000  00000000  0003f797  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00042bfe  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000017f4  00000000  00000000  00042c7c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002be0 	.word	0x08002be0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08002be0 	.word	0x08002be0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000280:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 8000282:	4b08      	ldr	r3, [pc, #32]	; (80002a4 <HAL_InitTick+0x24>)
{
 8000284:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 8000286:	6818      	ldr	r0, [r3, #0]
 8000288:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800028c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000290:	f000 fd96 	bl	8000dc0 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000294:	2200      	movs	r2, #0
 8000296:	4621      	mov	r1, r4
 8000298:	f04f 30ff 	mov.w	r0, #4294967295
 800029c:	f000 fd5c 	bl	8000d58 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 80002a0:	2000      	movs	r0, #0
 80002a2:	bd10      	pop	{r4, pc}
 80002a4:	20000000 	.word	0x20000000

080002a8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80002a8:	4a07      	ldr	r2, [pc, #28]	; (80002c8 <HAL_Init+0x20>)
{
 80002aa:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80002ac:	6813      	ldr	r3, [r2, #0]
 80002ae:	f043 0310 	orr.w	r3, r3, #16
 80002b2:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80002b4:	2003      	movs	r0, #3
 80002b6:	f000 fd3d 	bl	8000d34 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80002ba:	2000      	movs	r0, #0
 80002bc:	f7ff ffe0 	bl	8000280 <HAL_InitTick>
  HAL_MspInit();
 80002c0:	f001 ff2a 	bl	8002118 <HAL_MspInit>
}
 80002c4:	2000      	movs	r0, #0
 80002c6:	bd08      	pop	{r3, pc}
 80002c8:	40022000 	.word	0x40022000

080002cc <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80002cc:	4a02      	ldr	r2, [pc, #8]	; (80002d8 <HAL_IncTick+0xc>)
 80002ce:	6813      	ldr	r3, [r2, #0]
 80002d0:	3301      	adds	r3, #1
 80002d2:	6013      	str	r3, [r2, #0]
 80002d4:	4770      	bx	lr
 80002d6:	bf00      	nop
 80002d8:	20000090 	.word	0x20000090

080002dc <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 80002dc:	4b01      	ldr	r3, [pc, #4]	; (80002e4 <HAL_GetTick+0x8>)
 80002de:	6818      	ldr	r0, [r3, #0]
}
 80002e0:	4770      	bx	lr
 80002e2:	bf00      	nop
 80002e4:	20000090 	.word	0x20000090

080002e8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80002e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80002ea:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80002ec:	f7ff fff6 	bl	80002dc <HAL_GetTick>
  uint32_t wait = Delay;
 80002f0:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002f2:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80002f4:	4605      	mov	r5, r0
  {
     wait++;
 80002f6:	bf18      	it	ne
 80002f8:	3401      	addne	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002fa:	f7ff ffef 	bl	80002dc <HAL_GetTick>
 80002fe:	1b40      	subs	r0, r0, r5
 8000300:	42a0      	cmp	r0, r4
 8000302:	d3fa      	bcc.n	80002fa <HAL_Delay+0x12>
  {
  }
}
 8000304:	b003      	add	sp, #12
 8000306:	bd30      	pop	{r4, r5, pc}

08000308 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8000308:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 800030a:	6803      	ldr	r3, [r0, #0]
{
 800030c:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET )
 800030e:	6898      	ldr	r0, [r3, #8]
 8000310:	f000 0003 	and.w	r0, r0, #3
 8000314:	2801      	cmp	r0, #1
 8000316:	d001      	beq.n	800031c <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000318:	2000      	movs	r0, #0
 800031a:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 800031c:	681a      	ldr	r2, [r3, #0]
 800031e:	07d2      	lsls	r2, r2, #31
 8000320:	d5fa      	bpl.n	8000318 <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8000322:	689a      	ldr	r2, [r3, #8]
 8000324:	f002 020d 	and.w	r2, r2, #13
 8000328:	2a01      	cmp	r2, #1
 800032a:	d11b      	bne.n	8000364 <ADC_Disable+0x5c>
      __HAL_ADC_DISABLE(hadc);
 800032c:	689a      	ldr	r2, [r3, #8]
 800032e:	f042 0202 	orr.w	r2, r2, #2
 8000332:	609a      	str	r2, [r3, #8]
 8000334:	2203      	movs	r2, #3
 8000336:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8000338:	f7ff ffd0 	bl	80002dc <HAL_GetTick>
 800033c:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800033e:	6823      	ldr	r3, [r4, #0]
 8000340:	689b      	ldr	r3, [r3, #8]
 8000342:	07db      	lsls	r3, r3, #31
 8000344:	d5e8      	bpl.n	8000318 <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000346:	f7ff ffc9 	bl	80002dc <HAL_GetTick>
 800034a:	1b40      	subs	r0, r0, r5
 800034c:	2802      	cmp	r0, #2
 800034e:	d9f6      	bls.n	800033e <ADC_Disable+0x36>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000350:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000352:	f043 0310 	orr.w	r3, r3, #16
 8000356:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000358:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800035a:	f043 0301 	orr.w	r3, r3, #1
 800035e:	64a3      	str	r3, [r4, #72]	; 0x48
        return HAL_ERROR;
 8000360:	2001      	movs	r0, #1
 8000362:	bd38      	pop	{r3, r4, r5, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000364:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000366:	f043 0310 	orr.w	r3, r3, #16
 800036a:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800036c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800036e:	f043 0301 	orr.w	r3, r3, #1
 8000372:	64a3      	str	r3, [r4, #72]	; 0x48
      return HAL_ERROR;
 8000374:	bd38      	pop	{r3, r4, r5, pc}
	...

08000378 <ADC_Enable>:
{
 8000378:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 800037a:	6803      	ldr	r3, [r0, #0]
 800037c:	689a      	ldr	r2, [r3, #8]
 800037e:	f002 0203 	and.w	r2, r2, #3
 8000382:	2a01      	cmp	r2, #1
{
 8000384:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000386:	d104      	bne.n	8000392 <ADC_Enable+0x1a>
 8000388:	681a      	ldr	r2, [r3, #0]
 800038a:	07d2      	lsls	r2, r2, #31
 800038c:	d501      	bpl.n	8000392 <ADC_Enable+0x1a>
  return HAL_OK;
 800038e:	2000      	movs	r0, #0
 8000390:	bd38      	pop	{r3, r4, r5, pc}
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8000392:	6899      	ldr	r1, [r3, #8]
 8000394:	4a0e      	ldr	r2, [pc, #56]	; (80003d0 <ADC_Enable+0x58>)
 8000396:	4211      	tst	r1, r2
 8000398:	d10f      	bne.n	80003ba <ADC_Enable+0x42>
    __HAL_ADC_ENABLE(hadc);
 800039a:	689a      	ldr	r2, [r3, #8]
 800039c:	f042 0201 	orr.w	r2, r2, #1
 80003a0:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 80003a2:	f7ff ff9b 	bl	80002dc <HAL_GetTick>
 80003a6:	4605      	mov	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80003a8:	6823      	ldr	r3, [r4, #0]
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	07db      	lsls	r3, r3, #31
 80003ae:	d4ee      	bmi.n	800038e <ADC_Enable+0x16>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80003b0:	f7ff ff94 	bl	80002dc <HAL_GetTick>
 80003b4:	1b40      	subs	r0, r0, r5
 80003b6:	2802      	cmp	r0, #2
 80003b8:	d9f6      	bls.n	80003a8 <ADC_Enable+0x30>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80003ba:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80003bc:	f043 0310 	orr.w	r3, r3, #16
 80003c0:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80003c2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80003c4:	f043 0301 	orr.w	r3, r3, #1
 80003c8:	64a3      	str	r3, [r4, #72]	; 0x48
        return HAL_ERROR;
 80003ca:	2001      	movs	r0, #1
 80003cc:	bd38      	pop	{r3, r4, r5, pc}
 80003ce:	bf00      	nop
 80003d0:	8000003f 	.word	0x8000003f

080003d4 <HAL_ADC_Init>:
{
 80003d4:	b570      	push	{r4, r5, r6, lr}
 80003d6:	b096      	sub	sp, #88	; 0x58
  __IO uint32_t wait_loop_index = 0U;
 80003d8:	2300      	movs	r3, #0
 80003da:	9300      	str	r3, [sp, #0]
  if(hadc == NULL)
 80003dc:	4604      	mov	r4, r0
 80003de:	2800      	cmp	r0, #0
 80003e0:	f000 8091 	beq.w	8000506 <HAL_ADC_Init+0x132>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80003e4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80003e6:	06d2      	lsls	r2, r2, #27
 80003e8:	d463      	bmi.n	80004b2 <HAL_ADC_Init+0xde>
    if (hadc->State == HAL_ADC_STATE_RESET)
 80003ea:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d02e      	beq.n	800044e <HAL_ADC_Init+0x7a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80003f0:	2000      	movs	r0, #0
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80003f2:	6823      	ldr	r3, [r4, #0]
 80003f4:	689a      	ldr	r2, [r3, #8]
 80003f6:	00d1      	lsls	r1, r2, #3
 80003f8:	d502      	bpl.n	8000400 <HAL_ADC_Init+0x2c>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80003fa:	689b      	ldr	r3, [r3, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80003fc:	009a      	lsls	r2, r3, #2
 80003fe:	d50a      	bpl.n	8000416 <HAL_ADC_Init+0x42>
      ADC_STATE_CLR_SET(hadc->State,
 8000400:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000402:	f023 0312 	bic.w	r3, r3, #18
 8000406:	f043 0310 	orr.w	r3, r3, #16
 800040a:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800040c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800040e:	f043 0301 	orr.w	r3, r3, #1
 8000412:	64a3      	str	r3, [r4, #72]	; 0x48
      tmp_hal_status = HAL_ERROR;
 8000414:	2001      	movs	r0, #1
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000416:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000418:	06db      	lsls	r3, r3, #27
 800041a:	d46e      	bmi.n	80004fa <HAL_ADC_Init+0x126>
 800041c:	2800      	cmp	r0, #0
 800041e:	d16c      	bne.n	80004fa <HAL_ADC_Init+0x126>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000420:	6823      	ldr	r3, [r4, #0]
 8000422:	689d      	ldr	r5, [r3, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8000424:	f015 0504 	ands.w	r5, r5, #4
 8000428:	d167      	bne.n	80004fa <HAL_ADC_Init+0x126>
    ADC_STATE_CLR_SET(hadc->State,
 800042a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800042c:	f422 7281 	bic.w	r2, r2, #258	; 0x102
 8000430:	f042 0202 	orr.w	r2, r2, #2
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000434:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 8000438:	6462      	str	r2, [r4, #68]	; 0x44
 800043a:	4a78      	ldr	r2, [pc, #480]	; (800061c <HAL_ADC_Init+0x248>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800043c:	d065      	beq.n	800050a <HAL_ADC_Init+0x136>
 800043e:	4293      	cmp	r3, r2
 8000440:	d166      	bne.n	8000510 <HAL_ADC_Init+0x13c>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000442:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000446:	9201      	str	r2, [sp, #4]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000448:	f502 7240 	add.w	r2, r2, #768	; 0x300
 800044c:	e066      	b.n	800051c <HAL_ADC_Init+0x148>
      ADC_CLEAR_ERRORCODE(hadc);
 800044e:	6483      	str	r3, [r0, #72]	; 0x48
      hadc->InjectionConfig.ChannelCount = 0U;
 8000450:	6503      	str	r3, [r0, #80]	; 0x50
      hadc->InjectionConfig.ContextQueue = 0U;
 8000452:	64c3      	str	r3, [r0, #76]	; 0x4c
      hadc->Lock = HAL_UNLOCKED;
 8000454:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
      HAL_ADC_MspInit(hadc);
 8000458:	f001 fe9c 	bl	8002194 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800045c:	6823      	ldr	r3, [r4, #0]
 800045e:	689b      	ldr	r3, [r3, #8]
 8000460:	00de      	lsls	r6, r3, #3
 8000462:	d4c5      	bmi.n	80003f0 <HAL_ADC_Init+0x1c>
        tmp_hal_status = ADC_Disable(hadc);
 8000464:	4620      	mov	r0, r4
 8000466:	f7ff ff4f 	bl	8000308 <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800046a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800046c:	06d5      	lsls	r5, r2, #27
 800046e:	d4c0      	bmi.n	80003f2 <HAL_ADC_Init+0x1e>
 8000470:	2800      	cmp	r0, #0
 8000472:	d1be      	bne.n	80003f2 <HAL_ADC_Init+0x1e>
          ADC_STATE_CLR_SET(hadc->State,
 8000474:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000476:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800047a:	f023 0302 	bic.w	r3, r3, #2
 800047e:	f043 0302 	orr.w	r3, r3, #2
 8000482:	6463      	str	r3, [r4, #68]	; 0x44
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000484:	6823      	ldr	r3, [r4, #0]
 8000486:	689a      	ldr	r2, [r3, #8]
 8000488:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800048c:	609a      	str	r2, [r3, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800048e:	689a      	ldr	r2, [r3, #8]
 8000490:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000494:	609a      	str	r2, [r3, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000496:	4b62      	ldr	r3, [pc, #392]	; (8000620 <HAL_ADC_Init+0x24c>)
 8000498:	4a62      	ldr	r2, [pc, #392]	; (8000624 <HAL_ADC_Init+0x250>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	fbb3 f2f2 	udiv	r2, r3, r2
 80004a0:	230a      	movs	r3, #10
 80004a2:	4353      	muls	r3, r2
            wait_loop_index--;
 80004a4:	9300      	str	r3, [sp, #0]
          while(wait_loop_index != 0U)
 80004a6:	9b00      	ldr	r3, [sp, #0]
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d0a1      	beq.n	80003f0 <HAL_ADC_Init+0x1c>
            wait_loop_index--;
 80004ac:	9b00      	ldr	r3, [sp, #0]
 80004ae:	3b01      	subs	r3, #1
 80004b0:	e7f8      	b.n	80004a4 <HAL_ADC_Init+0xd0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80004b2:	4618      	mov	r0, r3
 80004b4:	e7af      	b.n	8000416 <HAL_ADC_Init+0x42>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80004b6:	4293      	cmp	r3, r2
 80004b8:	bf0c      	ite	eq
 80004ba:	9101      	streq	r1, [sp, #4]
 80004bc:	9001      	strne	r0, [sp, #4]
 80004be:	e02c      	b.n	800051a <HAL_ADC_Init+0x146>
        ADC_STATE_CLR_SET(hadc->State,
 80004c0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80004c2:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 80004c6:	f042 0220 	orr.w	r2, r2, #32
 80004ca:	6462      	str	r2, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80004cc:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80004ce:	f042 0201 	orr.w	r2, r2, #1
 80004d2:	64a2      	str	r2, [r4, #72]	; 0x48
 80004d4:	e052      	b.n	800057c <HAL_ADC_Init+0x1a8>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80004d6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80004da:	e06d      	b.n	80005b8 <HAL_ADC_Init+0x1e4>
 80004dc:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 80004e0:	e06a      	b.n	80005b8 <HAL_ADC_Init+0x1e4>
 80004e2:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 80004e6:	e067      	b.n	80005b8 <HAL_ADC_Init+0x1e4>
 80004e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80004ec:	e064      	b.n	80005b8 <HAL_ADC_Init+0x1e4>
 80004ee:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 80004f2:	e061      	b.n	80005b8 <HAL_ADC_Init+0x1e4>
 80004f4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80004f8:	e05e      	b.n	80005b8 <HAL_ADC_Init+0x1e4>
    ADC_STATE_CLR_SET(hadc->State,
 80004fa:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80004fc:	f023 0312 	bic.w	r3, r3, #18
 8000500:	f043 0310 	orr.w	r3, r3, #16
 8000504:	6463      	str	r3, [r4, #68]	; 0x44
    return HAL_ERROR;
 8000506:	2001      	movs	r0, #1
 8000508:	e085      	b.n	8000616 <HAL_ADC_Init+0x242>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800050a:	9201      	str	r2, [sp, #4]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800050c:	4a46      	ldr	r2, [pc, #280]	; (8000628 <HAL_ADC_Init+0x254>)
 800050e:	e005      	b.n	800051c <HAL_ADC_Init+0x148>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000510:	4946      	ldr	r1, [pc, #280]	; (800062c <HAL_ADC_Init+0x258>)
 8000512:	4a47      	ldr	r2, [pc, #284]	; (8000630 <HAL_ADC_Init+0x25c>)
 8000514:	428b      	cmp	r3, r1
 8000516:	d1ce      	bne.n	80004b6 <HAL_ADC_Init+0xe2>
 8000518:	9201      	str	r2, [sp, #4]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800051a:	4a46      	ldr	r2, [pc, #280]	; (8000634 <HAL_ADC_Init+0x260>)
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800051c:	6899      	ldr	r1, [r3, #8]
 800051e:	f001 0103 	and.w	r1, r1, #3
 8000522:	2901      	cmp	r1, #1
 8000524:	d102      	bne.n	800052c <HAL_ADC_Init+0x158>
 8000526:	6819      	ldr	r1, [r3, #0]
 8000528:	07ce      	lsls	r6, r1, #31
 800052a:	d40f      	bmi.n	800054c <HAL_ADC_Init+0x178>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800052c:	9901      	ldr	r1, [sp, #4]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800052e:	b139      	cbz	r1, 8000540 <HAL_ADC_Init+0x16c>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000530:	688e      	ldr	r6, [r1, #8]
 8000532:	f006 0603 	and.w	r6, r6, #3
 8000536:	2e01      	cmp	r6, #1
 8000538:	d102      	bne.n	8000540 <HAL_ADC_Init+0x16c>
 800053a:	6809      	ldr	r1, [r1, #0]
 800053c:	07c9      	lsls	r1, r1, #31
 800053e:	d405      	bmi.n	800054c <HAL_ADC_Init+0x178>
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000540:	6891      	ldr	r1, [r2, #8]
 8000542:	6866      	ldr	r6, [r4, #4]
 8000544:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 8000548:	4331      	orrs	r1, r6
 800054a:	6091      	str	r1, [r2, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 800054c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800054e:	68a6      	ldr	r6, [r4, #8]
 8000550:	69e2      	ldr	r2, [r4, #28]
 8000552:	2901      	cmp	r1, #1
 8000554:	68e1      	ldr	r1, [r4, #12]
 8000556:	ea41 0106 	orr.w	r1, r1, r6
 800055a:	bf18      	it	ne
 800055c:	f44f 5580 	movne.w	r5, #4096	; 0x1000
 8000560:	ea41 3142 	orr.w	r1, r1, r2, lsl #13
 8000564:	4329      	orrs	r1, r5
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000566:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8000568:	2d01      	cmp	r5, #1
 800056a:	d107      	bne.n	800057c <HAL_ADC_Init+0x1a8>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800056c:	2a00      	cmp	r2, #0
 800056e:	d1a7      	bne.n	80004c0 <HAL_ADC_Init+0xec>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000570:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000572:	3a01      	subs	r2, #1
 8000574:	ea41 4142 	orr.w	r1, r1, r2, lsl #17
 8000578:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800057c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800057e:	2a01      	cmp	r2, #1
 8000580:	d01d      	beq.n	80005be <HAL_ADC_Init+0x1ea>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000582:	4d2a      	ldr	r5, [pc, #168]	; (800062c <HAL_ADC_Init+0x258>)
 8000584:	42ab      	cmp	r3, r5
 8000586:	d003      	beq.n	8000590 <HAL_ADC_Init+0x1bc>
 8000588:	f505 7580 	add.w	r5, r5, #256	; 0x100
 800058c:	42ab      	cmp	r3, r5
 800058e:	d1a2      	bne.n	80004d6 <HAL_ADC_Init+0x102>
 8000590:	f5b2 7f30 	cmp.w	r2, #704	; 0x2c0
 8000594:	d0a2      	beq.n	80004dc <HAL_ADC_Init+0x108>
 8000596:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800059a:	d0a2      	beq.n	80004e2 <HAL_ADC_Init+0x10e>
 800059c:	f5b2 7fe0 	cmp.w	r2, #448	; 0x1c0
 80005a0:	d0a2      	beq.n	80004e8 <HAL_ADC_Init+0x114>
 80005a2:	f5b2 5f8a 	cmp.w	r2, #4416	; 0x1140
 80005a6:	d0a2      	beq.n	80004ee <HAL_ADC_Init+0x11a>
 80005a8:	f5b2 5f84 	cmp.w	r2, #4224	; 0x1080
 80005ac:	d0a2      	beq.n	80004f4 <HAL_ADC_Init+0x120>
 80005ae:	f5b2 5f86 	cmp.w	r2, #4288	; 0x10c0
 80005b2:	bf08      	it	eq
 80005b4:	f44f 72c0 	moveq.w	r2, #384	; 0x180
 80005b8:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80005ba:	4329      	orrs	r1, r5
 80005bc:	4311      	orrs	r1, r2
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80005be:	689a      	ldr	r2, [r3, #8]
 80005c0:	f012 0f0c 	tst.w	r2, #12
 80005c4:	d10b      	bne.n	80005de <HAL_ADC_Init+0x20a>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80005c6:	68da      	ldr	r2, [r3, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80005c8:	69a5      	ldr	r5, [r4, #24]
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80005ca:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80005ce:	f022 0202 	bic.w	r2, r2, #2
 80005d2:	60da      	str	r2, [r3, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80005d4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80005d6:	0052      	lsls	r2, r2, #1
 80005d8:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
 80005dc:	4311      	orrs	r1, r2
    MODIFY_REG(hadc->Instance->CFGR,
 80005de:	68dd      	ldr	r5, [r3, #12]
 80005e0:	4a15      	ldr	r2, [pc, #84]	; (8000638 <HAL_ADC_Init+0x264>)
 80005e2:	402a      	ands	r2, r5
 80005e4:	4311      	orrs	r1, r2
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80005e6:	6922      	ldr	r2, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 80005e8:	60d9      	str	r1, [r3, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80005ea:	2a01      	cmp	r2, #1
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80005ec:	bf05      	ittet	eq
 80005ee:	6b19      	ldreq	r1, [r3, #48]	; 0x30
 80005f0:	6a22      	ldreq	r2, [r4, #32]
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80005f2:	6b1a      	ldrne	r2, [r3, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80005f4:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80005f8:	bf06      	itte	eq
 80005fa:	f021 010f 	biceq.w	r1, r1, #15
 80005fe:	430a      	orreq	r2, r1
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000600:	f022 020f 	bicne.w	r2, r2, #15
 8000604:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 8000606:	2300      	movs	r3, #0
 8000608:	64a3      	str	r3, [r4, #72]	; 0x48
    ADC_STATE_CLR_SET(hadc->State,
 800060a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800060c:	f023 0303 	bic.w	r3, r3, #3
 8000610:	f043 0301 	orr.w	r3, r3, #1
 8000614:	6463      	str	r3, [r4, #68]	; 0x44
}
 8000616:	b016      	add	sp, #88	; 0x58
 8000618:	bd70      	pop	{r4, r5, r6, pc}
 800061a:	bf00      	nop
 800061c:	50000100 	.word	0x50000100
 8000620:	20000000 	.word	0x20000000
 8000624:	000f4240 	.word	0x000f4240
 8000628:	50000300 	.word	0x50000300
 800062c:	50000400 	.word	0x50000400
 8000630:	50000500 	.word	0x50000500
 8000634:	50000700 	.word	0x50000700
 8000638:	fff0c007 	.word	0xfff0c007

0800063c <HAL_ADC_Start>:
{
 800063c:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800063e:	6803      	ldr	r3, [r0, #0]
 8000640:	689d      	ldr	r5, [r3, #8]
 8000642:	f015 0504 	ands.w	r5, r5, #4
{
 8000646:	4604      	mov	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000648:	f040 809d 	bne.w	8000786 <HAL_ADC_Start+0x14a>
    __HAL_LOCK(hadc);
 800064c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000650:	2b01      	cmp	r3, #1
 8000652:	f000 8098 	beq.w	8000786 <HAL_ADC_Start+0x14a>
 8000656:	2301      	movs	r3, #1
 8000658:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    tmp_hal_status = ADC_Enable(hadc);
 800065c:	f7ff fe8c 	bl	8000378 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000660:	2800      	cmp	r0, #0
 8000662:	f040 808d 	bne.w	8000780 <HAL_ADC_Start+0x144>
      ADC_STATE_CLR_SET(hadc->State,
 8000666:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000668:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800066c:	f023 0301 	bic.w	r3, r3, #1
 8000670:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000674:	6463      	str	r3, [r4, #68]	; 0x44
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000676:	6823      	ldr	r3, [r4, #0]
 8000678:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800067c:	d002      	beq.n	8000684 <HAL_ADC_Start+0x48>
 800067e:	4a43      	ldr	r2, [pc, #268]	; (800078c <HAL_ADC_Start+0x150>)
 8000680:	4293      	cmp	r3, r2
 8000682:	d117      	bne.n	80006b4 <HAL_ADC_Start+0x78>
 8000684:	4a42      	ldr	r2, [pc, #264]	; (8000790 <HAL_ADC_Start+0x154>)
 8000686:	6892      	ldr	r2, [r2, #8]
 8000688:	06d1      	lsls	r1, r2, #27
 800068a:	d005      	beq.n	8000698 <HAL_ADC_Start+0x5c>
 800068c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000690:	d002      	beq.n	8000698 <HAL_ADC_Start+0x5c>
 8000692:	4a40      	ldr	r2, [pc, #256]	; (8000794 <HAL_ADC_Start+0x158>)
 8000694:	4293      	cmp	r3, r2
 8000696:	d11a      	bne.n	80006ce <HAL_ADC_Start+0x92>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000698:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800069a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800069e:	6462      	str	r2, [r4, #68]	; 0x44
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80006a0:	68da      	ldr	r2, [r3, #12]
 80006a2:	0195      	lsls	r5, r2, #6
 80006a4:	d521      	bpl.n	80006ea <HAL_ADC_Start+0xae>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80006a6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80006a8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80006ac:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80006b0:	6462      	str	r2, [r4, #68]	; 0x44
 80006b2:	e01a      	b.n	80006ea <HAL_ADC_Start+0xae>
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80006b4:	4a38      	ldr	r2, [pc, #224]	; (8000798 <HAL_ADC_Start+0x15c>)
 80006b6:	6892      	ldr	r2, [r2, #8]
 80006b8:	06d2      	lsls	r2, r2, #27
 80006ba:	d0ed      	beq.n	8000698 <HAL_ADC_Start+0x5c>
 80006bc:	4a35      	ldr	r2, [pc, #212]	; (8000794 <HAL_ADC_Start+0x158>)
 80006be:	4293      	cmp	r3, r2
 80006c0:	d0ea      	beq.n	8000698 <HAL_ADC_Start+0x5c>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80006c2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80006c4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80006c8:	6462      	str	r2, [r4, #68]	; 0x44
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80006ca:	4a32      	ldr	r2, [pc, #200]	; (8000794 <HAL_ADC_Start+0x158>)
 80006cc:	e008      	b.n	80006e0 <HAL_ADC_Start+0xa4>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80006ce:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80006d0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80006d4:	6462      	str	r2, [r4, #68]	; 0x44
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80006d6:	4a2d      	ldr	r2, [pc, #180]	; (800078c <HAL_ADC_Start+0x150>)
 80006d8:	4293      	cmp	r3, r2
 80006da:	d1f6      	bne.n	80006ca <HAL_ADC_Start+0x8e>
 80006dc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80006e0:	68d2      	ldr	r2, [r2, #12]
 80006e2:	f3c2 6240 	ubfx	r2, r2, #25, #1
 80006e6:	2a00      	cmp	r2, #0
 80006e8:	d1dd      	bne.n	80006a6 <HAL_ADC_Start+0x6a>
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80006ea:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80006ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80006f0:	bf1c      	itt	ne
 80006f2:	6ca2      	ldrne	r2, [r4, #72]	; 0x48
 80006f4:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc);
 80006f8:	64a2      	str	r2, [r4, #72]	; 0x48
      __HAL_UNLOCK(hadc);
 80006fa:	2200      	movs	r2, #0
 80006fc:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8000700:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000704:	f04f 021c 	mov.w	r2, #28
 8000708:	601a      	str	r2, [r3, #0]
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800070a:	d002      	beq.n	8000712 <HAL_ADC_Start+0xd6>
 800070c:	4a1f      	ldr	r2, [pc, #124]	; (800078c <HAL_ADC_Start+0x150>)
 800070e:	4293      	cmp	r3, r2
 8000710:	d108      	bne.n	8000724 <HAL_ADC_Start+0xe8>
 8000712:	4a1f      	ldr	r2, [pc, #124]	; (8000790 <HAL_ADC_Start+0x154>)
 8000714:	6891      	ldr	r1, [r2, #8]
 8000716:	06c9      	lsls	r1, r1, #27
 8000718:	d118      	bne.n	800074c <HAL_ADC_Start+0x110>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800071a:	689a      	ldr	r2, [r3, #8]
 800071c:	f042 0204 	orr.w	r2, r2, #4
 8000720:	609a      	str	r2, [r3, #8]
 8000722:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8000724:	4a1c      	ldr	r2, [pc, #112]	; (8000798 <HAL_ADC_Start+0x15c>)
 8000726:	6892      	ldr	r2, [r2, #8]
 8000728:	06d2      	lsls	r2, r2, #27
 800072a:	d0f6      	beq.n	800071a <HAL_ADC_Start+0xde>
 800072c:	4a1a      	ldr	r2, [pc, #104]	; (8000798 <HAL_ADC_Start+0x15c>)
 800072e:	6892      	ldr	r2, [r2, #8]
 8000730:	f002 021f 	and.w	r2, r2, #31
 8000734:	2a05      	cmp	r2, #5
 8000736:	d0f0      	beq.n	800071a <HAL_ADC_Start+0xde>
 8000738:	4a17      	ldr	r2, [pc, #92]	; (8000798 <HAL_ADC_Start+0x15c>)
 800073a:	6892      	ldr	r2, [r2, #8]
 800073c:	f002 021f 	and.w	r2, r2, #31
 8000740:	2a09      	cmp	r2, #9
 8000742:	d0ea      	beq.n	800071a <HAL_ADC_Start+0xde>
 8000744:	4a13      	ldr	r2, [pc, #76]	; (8000794 <HAL_ADC_Start+0x158>)
 8000746:	4293      	cmp	r3, r2
 8000748:	d0e7      	beq.n	800071a <HAL_ADC_Start+0xde>
}
 800074a:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800074c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000750:	d002      	beq.n	8000758 <HAL_ADC_Start+0x11c>
 8000752:	490e      	ldr	r1, [pc, #56]	; (800078c <HAL_ADC_Start+0x150>)
 8000754:	428b      	cmp	r3, r1
 8000756:	d1e9      	bne.n	800072c <HAL_ADC_Start+0xf0>
 8000758:	6892      	ldr	r2, [r2, #8]
 800075a:	f002 021f 	and.w	r2, r2, #31
 800075e:	2a05      	cmp	r2, #5
 8000760:	d0db      	beq.n	800071a <HAL_ADC_Start+0xde>
 8000762:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000766:	d002      	beq.n	800076e <HAL_ADC_Start+0x132>
 8000768:	4a08      	ldr	r2, [pc, #32]	; (800078c <HAL_ADC_Start+0x150>)
 800076a:	4293      	cmp	r3, r2
 800076c:	d1e4      	bne.n	8000738 <HAL_ADC_Start+0xfc>
 800076e:	4a08      	ldr	r2, [pc, #32]	; (8000790 <HAL_ADC_Start+0x154>)
 8000770:	6892      	ldr	r2, [r2, #8]
 8000772:	f002 021f 	and.w	r2, r2, #31
 8000776:	2a09      	cmp	r2, #9
 8000778:	d0cf      	beq.n	800071a <HAL_ADC_Start+0xde>
 800077a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800077e:	e7e0      	b.n	8000742 <HAL_ADC_Start+0x106>
      __HAL_UNLOCK(hadc);
 8000780:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
 8000784:	bd38      	pop	{r3, r4, r5, pc}
    tmp_hal_status = HAL_BUSY;
 8000786:	2002      	movs	r0, #2
 8000788:	bd38      	pop	{r3, r4, r5, pc}
 800078a:	bf00      	nop
 800078c:	50000100 	.word	0x50000100
 8000790:	50000300 	.word	0x50000300
 8000794:	50000400 	.word	0x50000400
 8000798:	50000700 	.word	0x50000700

0800079c <HAL_ADC_PollForConversion>:
{
 800079c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80007a0:	6946      	ldr	r6, [r0, #20]
 80007a2:	6803      	ldr	r3, [r0, #0]
 80007a4:	2e08      	cmp	r6, #8
{
 80007a6:	4604      	mov	r4, r0
 80007a8:	460f      	mov	r7, r1
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80007aa:	d027      	beq.n	80007fc <HAL_ADC_PollForConversion+0x60>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80007ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80007b0:	d015      	beq.n	80007de <HAL_ADC_PollForConversion+0x42>
 80007b2:	4946      	ldr	r1, [pc, #280]	; (80008cc <HAL_ADC_PollForConversion+0x130>)
 80007b4:	4a46      	ldr	r2, [pc, #280]	; (80008d0 <HAL_ADC_PollForConversion+0x134>)
 80007b6:	4847      	ldr	r0, [pc, #284]	; (80008d4 <HAL_ADC_PollForConversion+0x138>)
 80007b8:	4283      	cmp	r3, r0
 80007ba:	bf08      	it	eq
 80007bc:	460a      	moveq	r2, r1
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80007be:	6891      	ldr	r1, [r2, #8]
 80007c0:	f011 011f 	ands.w	r1, r1, #31
 80007c4:	d10d      	bne.n	80007e2 <HAL_ADC_PollForConversion+0x46>
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80007c6:	68da      	ldr	r2, [r3, #12]
 80007c8:	07d5      	lsls	r5, r2, #31
 80007ca:	d516      	bpl.n	80007fa <HAL_ADC_PollForConversion+0x5e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80007cc:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 80007ce:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80007d2:	f043 0320 	orr.w	r3, r3, #32
 80007d6:	6463      	str	r3, [r4, #68]	; 0x44
        return HAL_ERROR;
 80007d8:	2001      	movs	r0, #1
 80007da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80007de:	4a3b      	ldr	r2, [pc, #236]	; (80008cc <HAL_ADC_PollForConversion+0x130>)
 80007e0:	e7ed      	b.n	80007be <HAL_ADC_PollForConversion+0x22>
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80007e2:	6892      	ldr	r2, [r2, #8]
 80007e4:	f412 4f40 	tst.w	r2, #49152	; 0xc000
 80007e8:	d007      	beq.n	80007fa <HAL_ADC_PollForConversion+0x5e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80007ea:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80007ec:	f043 0320 	orr.w	r3, r3, #32
 80007f0:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 80007f2:	2300      	movs	r3, #0
 80007f4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80007f8:	e7ee      	b.n	80007d8 <HAL_ADC_PollForConversion+0x3c>
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80007fa:	260c      	movs	r6, #12
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80007fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000800:	d002      	beq.n	8000808 <HAL_ADC_PollForConversion+0x6c>
 8000802:	4a34      	ldr	r2, [pc, #208]	; (80008d4 <HAL_ADC_PollForConversion+0x138>)
 8000804:	4293      	cmp	r3, r2
 8000806:	d134      	bne.n	8000872 <HAL_ADC_PollForConversion+0xd6>
 8000808:	4a30      	ldr	r2, [pc, #192]	; (80008cc <HAL_ADC_PollForConversion+0x130>)
 800080a:	6892      	ldr	r2, [r2, #8]
 800080c:	06d0      	lsls	r0, r2, #27
 800080e:	d005      	beq.n	800081c <HAL_ADC_PollForConversion+0x80>
 8000810:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000814:	d002      	beq.n	800081c <HAL_ADC_PollForConversion+0x80>
 8000816:	4a30      	ldr	r2, [pc, #192]	; (80008d8 <HAL_ADC_PollForConversion+0x13c>)
 8000818:	4293      	cmp	r3, r2
 800081a:	d133      	bne.n	8000884 <HAL_ADC_PollForConversion+0xe8>
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800081c:	68dd      	ldr	r5, [r3, #12]
  tickstart = HAL_GetTick();  
 800081e:	f7ff fd5d 	bl	80002dc <HAL_GetTick>
 8000822:	4680      	mov	r8, r0
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000824:	6823      	ldr	r3, [r4, #0]
 8000826:	681a      	ldr	r2, [r3, #0]
 8000828:	4216      	tst	r6, r2
 800082a:	d032      	beq.n	8000892 <HAL_ADC_PollForConversion+0xf6>
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800082c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800082e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000832:	6462      	str	r2, [r4, #68]	; 0x44
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8000834:	68da      	ldr	r2, [r3, #12]
 8000836:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 800083a:	d113      	bne.n	8000864 <HAL_ADC_PollForConversion+0xc8>
 800083c:	04a8      	lsls	r0, r5, #18
 800083e:	d411      	bmi.n	8000864 <HAL_ADC_PollForConversion+0xc8>
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000840:	681a      	ldr	r2, [r3, #0]
 8000842:	0711      	lsls	r1, r2, #28
 8000844:	d50e      	bpl.n	8000864 <HAL_ADC_PollForConversion+0xc8>
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000846:	689a      	ldr	r2, [r3, #8]
 8000848:	f012 0f04 	tst.w	r2, #4
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800084c:	6c62      	ldr	r2, [r4, #68]	; 0x44
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800084e:	d134      	bne.n	80008ba <HAL_ADC_PollForConversion+0x11e>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000850:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000854:	6462      	str	r2, [r4, #68]	; 0x44
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000856:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000858:	04d2      	lsls	r2, r2, #19
 800085a:	d403      	bmi.n	8000864 <HAL_ADC_PollForConversion+0xc8>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800085c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800085e:	f042 0201 	orr.w	r2, r2, #1
 8000862:	6462      	str	r2, [r4, #68]	; 0x44
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8000864:	f415 4080 	ands.w	r0, r5, #16384	; 0x4000
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8000868:	bf0c      	ite	eq
 800086a:	601e      	streq	r6, [r3, #0]
  return HAL_OK;
 800086c:	2000      	movne	r0, #0
 800086e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000872:	4a17      	ldr	r2, [pc, #92]	; (80008d0 <HAL_ADC_PollForConversion+0x134>)
 8000874:	6892      	ldr	r2, [r2, #8]
 8000876:	06d1      	lsls	r1, r2, #27
 8000878:	d0d0      	beq.n	800081c <HAL_ADC_PollForConversion+0x80>
 800087a:	4a17      	ldr	r2, [pc, #92]	; (80008d8 <HAL_ADC_PollForConversion+0x13c>)
 800087c:	4293      	cmp	r3, r2
 800087e:	d0cd      	beq.n	800081c <HAL_ADC_PollForConversion+0x80>
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8000880:	4613      	mov	r3, r2
 8000882:	e7cb      	b.n	800081c <HAL_ADC_PollForConversion+0x80>
 8000884:	4913      	ldr	r1, [pc, #76]	; (80008d4 <HAL_ADC_PollForConversion+0x138>)
 8000886:	428b      	cmp	r3, r1
 8000888:	bf14      	ite	ne
 800088a:	4613      	movne	r3, r2
 800088c:	f04f 43a0 	moveq.w	r3, #1342177280	; 0x50000000
 8000890:	e7c4      	b.n	800081c <HAL_ADC_PollForConversion+0x80>
    if(Timeout != HAL_MAX_DELAY)
 8000892:	1c7a      	adds	r2, r7, #1
 8000894:	d0c7      	beq.n	8000826 <HAL_ADC_PollForConversion+0x8a>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000896:	b94f      	cbnz	r7, 80008ac <HAL_ADC_PollForConversion+0x110>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000898:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800089a:	f043 0304 	orr.w	r3, r3, #4
 800089e:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 80008a0:	2300      	movs	r3, #0
 80008a2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 80008a6:	2003      	movs	r0, #3
 80008a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80008ac:	f7ff fd16 	bl	80002dc <HAL_GetTick>
 80008b0:	eba0 0008 	sub.w	r0, r0, r8
 80008b4:	4287      	cmp	r7, r0
 80008b6:	d2b5      	bcs.n	8000824 <HAL_ADC_PollForConversion+0x88>
 80008b8:	e7ee      	b.n	8000898 <HAL_ADC_PollForConversion+0xfc>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80008ba:	f042 0220 	orr.w	r2, r2, #32
 80008be:	6462      	str	r2, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80008c0:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80008c2:	f042 0201 	orr.w	r2, r2, #1
 80008c6:	64a2      	str	r2, [r4, #72]	; 0x48
 80008c8:	e7cc      	b.n	8000864 <HAL_ADC_PollForConversion+0xc8>
 80008ca:	bf00      	nop
 80008cc:	50000300 	.word	0x50000300
 80008d0:	50000700 	.word	0x50000700
 80008d4:	50000100 	.word	0x50000100
 80008d8:	50000400 	.word	0x50000400

080008dc <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 80008dc:	6803      	ldr	r3, [r0, #0]
 80008de:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 80008e0:	4770      	bx	lr
	...

080008e4 <HAL_ADC_ConfigChannel>:
{
 80008e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008e6:	b097      	sub	sp, #92	; 0x5c
  __IO uint32_t wait_loop_index = 0U;
 80008e8:	2300      	movs	r3, #0
 80008ea:	9300      	str	r3, [sp, #0]
  __HAL_LOCK(hadc);
 80008ec:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80008f0:	2b01      	cmp	r3, #1
{
 80008f2:	4605      	mov	r5, r0
  __HAL_LOCK(hadc);
 80008f4:	f000 8163 	beq.w	8000bbe <HAL_ADC_ConfigChannel+0x2da>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80008f8:	682b      	ldr	r3, [r5, #0]
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80008fa:	68ce      	ldr	r6, [r1, #12]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80008fc:	689a      	ldr	r2, [r3, #8]
  __HAL_LOCK(hadc);
 80008fe:	2001      	movs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000900:	0752      	lsls	r2, r2, #29
  __HAL_LOCK(hadc);
 8000902:	f885 0040 	strb.w	r0, [r5, #64]	; 0x40
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000906:	f100 8155 	bmi.w	8000bb4 <HAL_ADC_ConfigChannel+0x2d0>
    if (sConfig->Rank < 5U)
 800090a:	6848      	ldr	r0, [r1, #4]
 800090c:	680c      	ldr	r4, [r1, #0]
 800090e:	2804      	cmp	r0, #4
 8000910:	f04f 0206 	mov.w	r2, #6
 8000914:	d831      	bhi.n	800097a <HAL_ADC_ConfigChannel+0x96>
      MODIFY_REG(hadc->Instance->SQR1,
 8000916:	4342      	muls	r2, r0
 8000918:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 800091a:	201f      	movs	r0, #31
 800091c:	4090      	lsls	r0, r2
 800091e:	ea27 0000 	bic.w	r0, r7, r0
 8000922:	fa04 f202 	lsl.w	r2, r4, r2
 8000926:	4302      	orrs	r2, r0
 8000928:	631a      	str	r2, [r3, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800092a:	689a      	ldr	r2, [r3, #8]
 800092c:	f012 0f0c 	tst.w	r2, #12
 8000930:	d162      	bne.n	80009f8 <HAL_ADC_ConfigChannel+0x114>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8000932:	2c09      	cmp	r4, #9
 8000934:	ea4f 0244 	mov.w	r2, r4, lsl #1
 8000938:	688f      	ldr	r7, [r1, #8]
 800093a:	d946      	bls.n	80009ca <HAL_ADC_ConfigChannel+0xe6>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 800093c:	4422      	add	r2, r4
 800093e:	6998      	ldr	r0, [r3, #24]
 8000940:	3a1e      	subs	r2, #30
 8000942:	f04f 0e07 	mov.w	lr, #7
 8000946:	fa0e fe02 	lsl.w	lr, lr, r2
 800094a:	ea20 000e 	bic.w	r0, r0, lr
 800094e:	fa07 f202 	lsl.w	r2, r7, r2
 8000952:	4302      	orrs	r2, r0
 8000954:	619a      	str	r2, [r3, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000956:	68da      	ldr	r2, [r3, #12]
 8000958:	f3c2 0ec1 	ubfx	lr, r2, #3, #2
 800095c:	694a      	ldr	r2, [r1, #20]
 800095e:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 8000962:	fa02 fe0e 	lsl.w	lr, r2, lr
    switch (sConfig->OffsetNumber)
 8000966:	690a      	ldr	r2, [r1, #16]
 8000968:	3a01      	subs	r2, #1
 800096a:	ea4f 6c84 	mov.w	ip, r4, lsl #26
 800096e:	2a03      	cmp	r2, #3
 8000970:	d873      	bhi.n	8000a5a <HAL_ADC_ConfigChannel+0x176>
 8000972:	e8df f002 	tbb	[pc, r2]
 8000976:	5137      	.short	0x5137
 8000978:	675c      	.short	0x675c
    else if (sConfig->Rank < 10U)
 800097a:	2809      	cmp	r0, #9
 800097c:	d80b      	bhi.n	8000996 <HAL_ADC_ConfigChannel+0xb2>
      MODIFY_REG(hadc->Instance->SQR2,
 800097e:	4342      	muls	r2, r0
 8000980:	6b5f      	ldr	r7, [r3, #52]	; 0x34
 8000982:	3a1e      	subs	r2, #30
 8000984:	201f      	movs	r0, #31
 8000986:	4090      	lsls	r0, r2
 8000988:	ea27 0000 	bic.w	r0, r7, r0
 800098c:	fa04 f202 	lsl.w	r2, r4, r2
 8000990:	4302      	orrs	r2, r0
 8000992:	635a      	str	r2, [r3, #52]	; 0x34
 8000994:	e7c9      	b.n	800092a <HAL_ADC_ConfigChannel+0x46>
    else if (sConfig->Rank < 15U)
 8000996:	280e      	cmp	r0, #14
 8000998:	d80b      	bhi.n	80009b2 <HAL_ADC_ConfigChannel+0xce>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800099a:	4342      	muls	r2, r0
 800099c:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 800099e:	3a3c      	subs	r2, #60	; 0x3c
 80009a0:	201f      	movs	r0, #31
 80009a2:	4090      	lsls	r0, r2
 80009a4:	ea27 0000 	bic.w	r0, r7, r0
 80009a8:	fa04 f202 	lsl.w	r2, r4, r2
 80009ac:	4302      	orrs	r2, r0
 80009ae:	639a      	str	r2, [r3, #56]	; 0x38
 80009b0:	e7bb      	b.n	800092a <HAL_ADC_ConfigChannel+0x46>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80009b2:	4342      	muls	r2, r0
 80009b4:	6bdf      	ldr	r7, [r3, #60]	; 0x3c
 80009b6:	3a5a      	subs	r2, #90	; 0x5a
 80009b8:	201f      	movs	r0, #31
 80009ba:	4090      	lsls	r0, r2
 80009bc:	ea27 0000 	bic.w	r0, r7, r0
 80009c0:	fa04 f202 	lsl.w	r2, r4, r2
 80009c4:	4302      	orrs	r2, r0
 80009c6:	63da      	str	r2, [r3, #60]	; 0x3c
 80009c8:	e7af      	b.n	800092a <HAL_ADC_ConfigChannel+0x46>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80009ca:	6958      	ldr	r0, [r3, #20]
 80009cc:	4422      	add	r2, r4
 80009ce:	f04f 0e07 	mov.w	lr, #7
 80009d2:	fa0e fe02 	lsl.w	lr, lr, r2
 80009d6:	ea20 000e 	bic.w	r0, r0, lr
 80009da:	fa07 f202 	lsl.w	r2, r7, r2
 80009de:	4302      	orrs	r2, r0
 80009e0:	615a      	str	r2, [r3, #20]
 80009e2:	e7b8      	b.n	8000956 <HAL_ADC_ConfigChannel+0x72>
      MODIFY_REG(hadc->Instance->OFR1               ,
 80009e4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80009e6:	4f83      	ldr	r7, [pc, #524]	; (8000bf4 <HAL_ADC_ConfigChannel+0x310>)
 80009e8:	4017      	ands	r7, r2
 80009ea:	ea47 020c 	orr.w	r2, r7, ip
 80009ee:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80009f2:	ea42 020e 	orr.w	r2, r2, lr
 80009f6:	661a      	str	r2, [r3, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 80009f8:	689a      	ldr	r2, [r3, #8]
 80009fa:	f002 0203 	and.w	r2, r2, #3
 80009fe:	2a01      	cmp	r2, #1
 8000a00:	f040 80df 	bne.w	8000bc2 <HAL_ADC_ConfigChannel+0x2de>
 8000a04:	681a      	ldr	r2, [r3, #0]
 8000a06:	07d7      	lsls	r7, r2, #31
 8000a08:	f140 80db 	bpl.w	8000bc2 <HAL_ADC_ConfigChannel+0x2de>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a0c:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8000a0e:	2300      	movs	r3, #0
 8000a10:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
}
 8000a14:	b017      	add	sp, #92	; 0x5c
 8000a16:	bdf0      	pop	{r4, r5, r6, r7, pc}
      MODIFY_REG(hadc->Instance->OFR2               ,
 8000a18:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8000a1a:	4f76      	ldr	r7, [pc, #472]	; (8000bf4 <HAL_ADC_ConfigChannel+0x310>)
 8000a1c:	4017      	ands	r7, r2
 8000a1e:	ea47 020c 	orr.w	r2, r7, ip
 8000a22:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8000a26:	ea42 020e 	orr.w	r2, r2, lr
 8000a2a:	665a      	str	r2, [r3, #100]	; 0x64
      break;
 8000a2c:	e7e4      	b.n	80009f8 <HAL_ADC_ConfigChannel+0x114>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8000a2e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8000a30:	4870      	ldr	r0, [pc, #448]	; (8000bf4 <HAL_ADC_ConfigChannel+0x310>)
 8000a32:	4010      	ands	r0, r2
 8000a34:	ea40 020c 	orr.w	r2, r0, ip
 8000a38:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8000a3c:	ea42 020e 	orr.w	r2, r2, lr
 8000a40:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8000a42:	e7d9      	b.n	80009f8 <HAL_ADC_ConfigChannel+0x114>
      MODIFY_REG(hadc->Instance->OFR4               ,
 8000a44:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8000a46:	4a6b      	ldr	r2, [pc, #428]	; (8000bf4 <HAL_ADC_ConfigChannel+0x310>)
 8000a48:	4002      	ands	r2, r0
 8000a4a:	ea42 020c 	orr.w	r2, r2, ip
 8000a4e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8000a52:	ea42 020e 	orr.w	r2, r2, lr
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8000a56:	66da      	str	r2, [r3, #108]	; 0x6c
 8000a58:	e7ce      	b.n	80009f8 <HAL_ADC_ConfigChannel+0x114>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000a5a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000a5c:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8000a60:	4562      	cmp	r2, ip
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8000a62:	bf02      	ittt	eq
 8000a64:	6e1a      	ldreq	r2, [r3, #96]	; 0x60
 8000a66:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8000a6a:	661a      	streq	r2, [r3, #96]	; 0x60
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000a6c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8000a6e:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8000a72:	4594      	cmp	ip, r2
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8000a74:	bf02      	ittt	eq
 8000a76:	6e5a      	ldreq	r2, [r3, #100]	; 0x64
 8000a78:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8000a7c:	665a      	streq	r2, [r3, #100]	; 0x64
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000a7e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8000a80:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8000a84:	4594      	cmp	ip, r2
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8000a86:	bf02      	ittt	eq
 8000a88:	6e9a      	ldreq	r2, [r3, #104]	; 0x68
 8000a8a:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8000a8e:	669a      	streq	r2, [r3, #104]	; 0x68
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000a90:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8000a92:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8000a96:	4594      	cmp	ip, r2
 8000a98:	d1ae      	bne.n	80009f8 <HAL_ADC_ConfigChannel+0x114>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8000a9a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8000a9c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000aa0:	e7d9      	b.n	8000a56 <HAL_ADC_ConfigChannel+0x172>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8000aa2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000aa6:	2101      	movs	r1, #1
 8000aa8:	40a1      	lsls	r1, r4
 8000aaa:	ea22 0201 	bic.w	r2, r2, r1
 8000aae:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000ab2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000ab6:	d01e      	beq.n	8000af6 <HAL_ADC_ConfigChannel+0x212>
 8000ab8:	494f      	ldr	r1, [pc, #316]	; (8000bf8 <HAL_ADC_ConfigChannel+0x314>)
 8000aba:	4a50      	ldr	r2, [pc, #320]	; (8000bfc <HAL_ADC_ConfigChannel+0x318>)
 8000abc:	4850      	ldr	r0, [pc, #320]	; (8000c00 <HAL_ADC_ConfigChannel+0x31c>)
 8000abe:	4283      	cmp	r3, r0
 8000ac0:	bf08      	it	eq
 8000ac2:	460a      	moveq	r2, r1
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000ac4:	2c10      	cmp	r4, #16
 8000ac6:	d118      	bne.n	8000afa <HAL_ADC_ConfigChannel+0x216>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8000ac8:	6891      	ldr	r1, [r2, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000aca:	f411 0f00 	tst.w	r1, #8388608	; 0x800000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8000ace:	d19d      	bne.n	8000a0c <HAL_ADC_ConfigChannel+0x128>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000ad0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000ad4:	494a      	ldr	r1, [pc, #296]	; (8000c00 <HAL_ADC_ConfigChannel+0x31c>)
 8000ad6:	d11c      	bne.n	8000b12 <HAL_ADC_ConfigChannel+0x22e>
 8000ad8:	9101      	str	r1, [sp, #4]
 8000ada:	e024      	b.n	8000b26 <HAL_ADC_ConfigChannel+0x242>
        MODIFY_REG(hadc->Instance->SMPR1,
 8000adc:	1c60      	adds	r0, r4, #1
 8000ade:	6959      	ldr	r1, [r3, #20]
 8000ae0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8000ae4:	2207      	movs	r2, #7
 8000ae6:	4082      	lsls	r2, r0
 8000ae8:	ea21 0102 	bic.w	r1, r1, r2
 8000aec:	fa06 f200 	lsl.w	r2, r6, r0
 8000af0:	430a      	orrs	r2, r1
 8000af2:	615a      	str	r2, [r3, #20]
 8000af4:	e7dd      	b.n	8000ab2 <HAL_ADC_ConfigChannel+0x1ce>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000af6:	4a40      	ldr	r2, [pc, #256]	; (8000bf8 <HAL_ADC_ConfigChannel+0x314>)
 8000af8:	e7e4      	b.n	8000ac4 <HAL_ADC_ConfigChannel+0x1e0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8000afa:	2c11      	cmp	r4, #17
 8000afc:	d103      	bne.n	8000b06 <HAL_ADC_ConfigChannel+0x222>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8000afe:	6891      	ldr	r1, [r2, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8000b00:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
 8000b04:	e7e3      	b.n	8000ace <HAL_ADC_ConfigChannel+0x1ea>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8000b06:	2c12      	cmp	r4, #18
 8000b08:	d180      	bne.n	8000a0c <HAL_ADC_ConfigChannel+0x128>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8000b0a:	6891      	ldr	r1, [r2, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8000b0c:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
 8000b10:	e7dd      	b.n	8000ace <HAL_ADC_ConfigChannel+0x1ea>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000b12:	428b      	cmp	r3, r1
 8000b14:	d102      	bne.n	8000b1c <HAL_ADC_ConfigChannel+0x238>
 8000b16:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8000b1a:	e7dd      	b.n	8000ad8 <HAL_ADC_ConfigChannel+0x1f4>
 8000b1c:	4939      	ldr	r1, [pc, #228]	; (8000c04 <HAL_ADC_ConfigChannel+0x320>)
 8000b1e:	483a      	ldr	r0, [pc, #232]	; (8000c08 <HAL_ADC_ConfigChannel+0x324>)
 8000b20:	428b      	cmp	r3, r1
 8000b22:	d12b      	bne.n	8000b7c <HAL_ADC_ConfigChannel+0x298>
 8000b24:	9001      	str	r0, [sp, #4]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8000b26:	6899      	ldr	r1, [r3, #8]
 8000b28:	f001 0103 	and.w	r1, r1, #3
 8000b2c:	2901      	cmp	r1, #1
 8000b2e:	d102      	bne.n	8000b36 <HAL_ADC_ConfigChannel+0x252>
 8000b30:	6819      	ldr	r1, [r3, #0]
 8000b32:	07c8      	lsls	r0, r1, #31
 8000b34:	d438      	bmi.n	8000ba8 <HAL_ADC_ConfigChannel+0x2c4>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000b36:	9901      	ldr	r1, [sp, #4]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8000b38:	b139      	cbz	r1, 8000b4a <HAL_ADC_ConfigChannel+0x266>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000b3a:	6888      	ldr	r0, [r1, #8]
 8000b3c:	f000 0003 	and.w	r0, r0, #3
 8000b40:	2801      	cmp	r0, #1
 8000b42:	d102      	bne.n	8000b4a <HAL_ADC_ConfigChannel+0x266>
 8000b44:	6809      	ldr	r1, [r1, #0]
 8000b46:	07c9      	lsls	r1, r1, #31
 8000b48:	d42e      	bmi.n	8000ba8 <HAL_ADC_ConfigChannel+0x2c4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8000b4a:	2c10      	cmp	r4, #16
 8000b4c:	d11a      	bne.n	8000b84 <HAL_ADC_ConfigChannel+0x2a0>
 8000b4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000b52:	f47f af5b 	bne.w	8000a0c <HAL_ADC_ConfigChannel+0x128>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8000b56:	6893      	ldr	r3, [r2, #8]
 8000b58:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000b5c:	6093      	str	r3, [r2, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000b5e:	4b2b      	ldr	r3, [pc, #172]	; (8000c0c <HAL_ADC_ConfigChannel+0x328>)
 8000b60:	4a2b      	ldr	r2, [pc, #172]	; (8000c10 <HAL_ADC_ConfigChannel+0x32c>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	fbb3 f2f2 	udiv	r2, r3, r2
 8000b68:	230a      	movs	r3, #10
 8000b6a:	4353      	muls	r3, r2
            wait_loop_index--;
 8000b6c:	9300      	str	r3, [sp, #0]
          while(wait_loop_index != 0U)
 8000b6e:	9b00      	ldr	r3, [sp, #0]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	f43f af4b 	beq.w	8000a0c <HAL_ADC_ConfigChannel+0x128>
            wait_loop_index--;
 8000b76:	9b00      	ldr	r3, [sp, #0]
 8000b78:	3b01      	subs	r3, #1
 8000b7a:	e7f7      	b.n	8000b6c <HAL_ADC_ConfigChannel+0x288>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000b7c:	4283      	cmp	r3, r0
 8000b7e:	bf18      	it	ne
 8000b80:	2100      	movne	r1, #0
 8000b82:	e7a9      	b.n	8000ad8 <HAL_ADC_ConfigChannel+0x1f4>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8000b84:	2c11      	cmp	r4, #17
 8000b86:	d108      	bne.n	8000b9a <HAL_ADC_ConfigChannel+0x2b6>
 8000b88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000b8c:	f47f af3e 	bne.w	8000a0c <HAL_ADC_ConfigChannel+0x128>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8000b90:	6893      	ldr	r3, [r2, #8]
 8000b92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8000b96:	6093      	str	r3, [r2, #8]
 8000b98:	e738      	b.n	8000a0c <HAL_ADC_ConfigChannel+0x128>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8000b9a:	2c12      	cmp	r4, #18
 8000b9c:	f47f af36 	bne.w	8000a0c <HAL_ADC_ConfigChannel+0x128>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8000ba0:	6893      	ldr	r3, [r2, #8]
 8000ba2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000ba6:	e7f6      	b.n	8000b96 <HAL_ADC_ConfigChannel+0x2b2>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ba8:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8000baa:	f043 0320 	orr.w	r3, r3, #32
 8000bae:	646b      	str	r3, [r5, #68]	; 0x44
        tmp_hal_status = HAL_ERROR;
 8000bb0:	2001      	movs	r0, #1
 8000bb2:	e72c      	b.n	8000a0e <HAL_ADC_ConfigChannel+0x12a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000bb4:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8000bb6:	f043 0320 	orr.w	r3, r3, #32
 8000bba:	646b      	str	r3, [r5, #68]	; 0x44
 8000bbc:	e727      	b.n	8000a0e <HAL_ADC_ConfigChannel+0x12a>
  __HAL_LOCK(hadc);
 8000bbe:	2002      	movs	r0, #2
 8000bc0:	e728      	b.n	8000a14 <HAL_ADC_ConfigChannel+0x130>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8000bc2:	2e01      	cmp	r6, #1
 8000bc4:	f47f af6d 	bne.w	8000aa2 <HAL_ADC_ConfigChannel+0x1be>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8000bc8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000bcc:	40a6      	lsls	r6, r4
 8000bce:	4316      	orrs	r6, r2
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8000bd0:	2c09      	cmp	r4, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8000bd2:	f8c3 60b0 	str.w	r6, [r3, #176]	; 0xb0
 8000bd6:	688e      	ldr	r6, [r1, #8]
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8000bd8:	d980      	bls.n	8000adc <HAL_ADC_ConfigChannel+0x1f8>
        MODIFY_REG(hadc->Instance->SMPR2,
 8000bda:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8000bde:	6999      	ldr	r1, [r3, #24]
 8000be0:	3a1b      	subs	r2, #27
 8000be2:	2007      	movs	r0, #7
 8000be4:	4090      	lsls	r0, r2
 8000be6:	ea21 0100 	bic.w	r1, r1, r0
 8000bea:	fa06 f202 	lsl.w	r2, r6, r2
 8000bee:	430a      	orrs	r2, r1
 8000bf0:	619a      	str	r2, [r3, #24]
 8000bf2:	e75e      	b.n	8000ab2 <HAL_ADC_ConfigChannel+0x1ce>
 8000bf4:	83fff000 	.word	0x83fff000
 8000bf8:	50000300 	.word	0x50000300
 8000bfc:	50000700 	.word	0x50000700
 8000c00:	50000100 	.word	0x50000100
 8000c04:	50000400 	.word	0x50000400
 8000c08:	50000500 	.word	0x50000500
 8000c0c:	20000000 	.word	0x20000000
 8000c10:	000f4240 	.word	0x000f4240

08000c14 <HAL_ADCEx_MultiModeConfigChannel>:
{
 8000c14:	b5f0      	push	{r4, r5, r6, r7, lr}
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000c16:	6802      	ldr	r2, [r0, #0]
 8000c18:	4b41      	ldr	r3, [pc, #260]	; (8000d20 <HAL_ADCEx_MultiModeConfigChannel+0x10c>)
 8000c1a:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
{
 8000c1e:	b097      	sub	sp, #92	; 0x5c
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000c20:	d101      	bne.n	8000c26 <HAL_ADCEx_MultiModeConfigChannel+0x12>
 8000c22:	9301      	str	r3, [sp, #4]
 8000c24:	e009      	b.n	8000c3a <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8000c26:	429a      	cmp	r2, r3
 8000c28:	d102      	bne.n	8000c30 <HAL_ADCEx_MultiModeConfigChannel+0x1c>
 8000c2a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000c2e:	e7f8      	b.n	8000c22 <HAL_ADCEx_MultiModeConfigChannel+0xe>
 8000c30:	4b3c      	ldr	r3, [pc, #240]	; (8000d24 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 8000c32:	4c3d      	ldr	r4, [pc, #244]	; (8000d28 <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 8000c34:	429a      	cmp	r2, r3
 8000c36:	d130      	bne.n	8000c9a <HAL_ADCEx_MultiModeConfigChannel+0x86>
 8000c38:	9401      	str	r4, [sp, #4]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8000c3a:	9c01      	ldr	r4, [sp, #4]
 8000c3c:	2c00      	cmp	r4, #0
 8000c3e:	d058      	beq.n	8000cf2 <HAL_ADCEx_MultiModeConfigChannel+0xde>
  __HAL_LOCK(hadc);
 8000c40:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	d056      	beq.n	8000cf6 <HAL_ADCEx_MultiModeConfigChannel+0xe2>
 8000c48:	2301      	movs	r3, #1
 8000c4a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8000c4e:	6893      	ldr	r3, [r2, #8]
 8000c50:	075b      	lsls	r3, r3, #29
 8000c52:	d443      	bmi.n	8000cdc <HAL_ADCEx_MultiModeConfigChannel+0xc8>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8000c54:	68a3      	ldr	r3, [r4, #8]
 8000c56:	075f      	lsls	r7, r3, #29
 8000c58:	d440      	bmi.n	8000cdc <HAL_ADCEx_MultiModeConfigChannel+0xc8>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000c5a:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8000c5e:	d020      	beq.n	8000ca2 <HAL_ADCEx_MultiModeConfigChannel+0x8e>
 8000c60:	4d32      	ldr	r5, [pc, #200]	; (8000d2c <HAL_ADCEx_MultiModeConfigChannel+0x118>)
 8000c62:	4b33      	ldr	r3, [pc, #204]	; (8000d30 <HAL_ADCEx_MultiModeConfigChannel+0x11c>)
 8000c64:	4e2e      	ldr	r6, [pc, #184]	; (8000d20 <HAL_ADCEx_MultiModeConfigChannel+0x10c>)
 8000c66:	42b2      	cmp	r2, r6
 8000c68:	bf08      	it	eq
 8000c6a:	462b      	moveq	r3, r5
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8000c6c:	680d      	ldr	r5, [r1, #0]
 8000c6e:	b1d5      	cbz	r5, 8000ca6 <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8000c70:	684e      	ldr	r6, [r1, #4]
 8000c72:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8000c76:	4637      	mov	r7, r6
 8000c78:	6b46      	ldr	r6, [r0, #52]	; 0x34
 8000c7a:	ea47 3646 	orr.w	r6, r7, r6, lsl #13
 8000c7e:	f42e 4760 	bic.w	r7, lr, #57344	; 0xe000
 8000c82:	433e      	orrs	r6, r7
 8000c84:	609e      	str	r6, [r3, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8000c86:	6896      	ldr	r6, [r2, #8]
 8000c88:	f006 0603 	and.w	r6, r6, #3
 8000c8c:	2e01      	cmp	r6, #1
 8000c8e:	d134      	bne.n	8000cfa <HAL_ADCEx_MultiModeConfigChannel+0xe6>
 8000c90:	6812      	ldr	r2, [r2, #0]
 8000c92:	07d6      	lsls	r6, r2, #31
 8000c94:	d531      	bpl.n	8000cfa <HAL_ADCEx_MultiModeConfigChannel+0xe6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c96:	2300      	movs	r3, #0
 8000c98:	e025      	b.n	8000ce6 <HAL_ADCEx_MultiModeConfigChannel+0xd2>
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000c9a:	42a2      	cmp	r2, r4
 8000c9c:	bf18      	it	ne
 8000c9e:	2300      	movne	r3, #0
 8000ca0:	e7bf      	b.n	8000c22 <HAL_ADCEx_MultiModeConfigChannel+0xe>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000ca2:	4b22      	ldr	r3, [pc, #136]	; (8000d2c <HAL_ADCEx_MultiModeConfigChannel+0x118>)
 8000ca4:	e7e2      	b.n	8000c6c <HAL_ADCEx_MultiModeConfigChannel+0x58>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8000ca6:	6899      	ldr	r1, [r3, #8]
 8000ca8:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8000cac:	6099      	str	r1, [r3, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8000cae:	6891      	ldr	r1, [r2, #8]
 8000cb0:	f001 0103 	and.w	r1, r1, #3
 8000cb4:	2901      	cmp	r1, #1
 8000cb6:	d102      	bne.n	8000cbe <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8000cb8:	6812      	ldr	r2, [r2, #0]
 8000cba:	07d1      	lsls	r1, r2, #31
 8000cbc:	d4eb      	bmi.n	8000c96 <HAL_ADCEx_MultiModeConfigChannel+0x82>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8000cbe:	68a2      	ldr	r2, [r4, #8]
 8000cc0:	f002 0203 	and.w	r2, r2, #3
 8000cc4:	2a01      	cmp	r2, #1
 8000cc6:	d102      	bne.n	8000cce <HAL_ADCEx_MultiModeConfigChannel+0xba>
 8000cc8:	6822      	ldr	r2, [r4, #0]
 8000cca:	07d2      	lsls	r2, r2, #31
 8000ccc:	d4e3      	bmi.n	8000c96 <HAL_ADCEx_MultiModeConfigChannel+0x82>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8000cce:	689a      	ldr	r2, [r3, #8]
 8000cd0:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8000cd4:	f022 020f 	bic.w	r2, r2, #15
 8000cd8:	609a      	str	r2, [r3, #8]
 8000cda:	e7dc      	b.n	8000c96 <HAL_ADCEx_MultiModeConfigChannel+0x82>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000cdc:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000cde:	f043 0320 	orr.w	r3, r3, #32
 8000ce2:	6443      	str	r3, [r0, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 8000ce4:	2301      	movs	r3, #1
  __HAL_UNLOCK(hadc);
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
} 
 8000cec:	4618      	mov	r0, r3
 8000cee:	b017      	add	sp, #92	; 0x5c
 8000cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	e7fa      	b.n	8000cec <HAL_ADCEx_MultiModeConfigChannel+0xd8>
  __HAL_LOCK(hadc);
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	e7f8      	b.n	8000cec <HAL_ADCEx_MultiModeConfigChannel+0xd8>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8000cfa:	68a2      	ldr	r2, [r4, #8]
 8000cfc:	f002 0203 	and.w	r2, r2, #3
 8000d00:	2a01      	cmp	r2, #1
 8000d02:	d102      	bne.n	8000d0a <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8000d04:	6822      	ldr	r2, [r4, #0]
 8000d06:	07d4      	lsls	r4, r2, #31
 8000d08:	d4c5      	bmi.n	8000c96 <HAL_ADCEx_MultiModeConfigChannel+0x82>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8000d0a:	689a      	ldr	r2, [r3, #8]
 8000d0c:	6889      	ldr	r1, [r1, #8]
 8000d0e:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8000d12:	430d      	orrs	r5, r1
 8000d14:	f022 020f 	bic.w	r2, r2, #15
 8000d18:	4315      	orrs	r5, r2
 8000d1a:	609d      	str	r5, [r3, #8]
 8000d1c:	e7bb      	b.n	8000c96 <HAL_ADCEx_MultiModeConfigChannel+0x82>
 8000d1e:	bf00      	nop
 8000d20:	50000100 	.word	0x50000100
 8000d24:	50000400 	.word	0x50000400
 8000d28:	50000500 	.word	0x50000500
 8000d2c:	50000300 	.word	0x50000300
 8000d30:	50000700 	.word	0x50000700

08000d34 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d34:	4a07      	ldr	r2, [pc, #28]	; (8000d54 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000d36:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d38:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000d3c:	041b      	lsls	r3, r3, #16
 8000d3e:	0c1b      	lsrs	r3, r3, #16
 8000d40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000d44:	0200      	lsls	r0, r0, #8
 8000d46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d4a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000d4e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000d50:	60d3      	str	r3, [r2, #12]
 8000d52:	4770      	bx	lr
 8000d54:	e000ed00 	.word	0xe000ed00

08000d58 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d58:	4b17      	ldr	r3, [pc, #92]	; (8000db8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d5a:	b530      	push	{r4, r5, lr}
 8000d5c:	68dc      	ldr	r4, [r3, #12]
 8000d5e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d62:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d66:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d68:	2b04      	cmp	r3, #4
 8000d6a:	bf28      	it	cs
 8000d6c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d6e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d70:	f04f 0501 	mov.w	r5, #1
 8000d74:	fa05 f303 	lsl.w	r3, r5, r3
 8000d78:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d7c:	bf8c      	ite	hi
 8000d7e:	3c03      	subhi	r4, #3
 8000d80:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d82:	4019      	ands	r1, r3
 8000d84:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d86:	fa05 f404 	lsl.w	r4, r5, r4
 8000d8a:	3c01      	subs	r4, #1
 8000d8c:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000d8e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d90:	ea42 0201 	orr.w	r2, r2, r1
 8000d94:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d98:	bfaf      	iteee	ge
 8000d9a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9e:	f000 000f 	andlt.w	r0, r0, #15
 8000da2:	4b06      	ldrlt	r3, [pc, #24]	; (8000dbc <HAL_NVIC_SetPriority+0x64>)
 8000da4:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000da6:	bfa5      	ittet	ge
 8000da8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000dac:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dae:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000db0:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000db4:	bd30      	pop	{r4, r5, pc}
 8000db6:	bf00      	nop
 8000db8:	e000ed00 	.word	0xe000ed00
 8000dbc:	e000ed14 	.word	0xe000ed14

08000dc0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dc0:	3801      	subs	r0, #1
 8000dc2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000dc6:	d20a      	bcs.n	8000dde <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dc8:	4b06      	ldr	r3, [pc, #24]	; (8000de4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dca:	4a07      	ldr	r2, [pc, #28]	; (8000de8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dcc:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dce:	21f0      	movs	r1, #240	; 0xf0
 8000dd0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dd4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dd6:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dd8:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dda:	601a      	str	r2, [r3, #0]
 8000ddc:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000dde:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	e000e010 	.word	0xe000e010
 8000de8:	e000ed00 	.word	0xe000ed00

08000dec <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000dec:	4b04      	ldr	r3, [pc, #16]	; (8000e00 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000dee:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000df0:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000df2:	bf0c      	ite	eq
 8000df4:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000df8:	f022 0204 	bicne.w	r2, r2, #4
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	4770      	bx	lr
 8000e00:	e000e010 	.word	0xe000e010

08000e04 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000e04:	4770      	bx	lr

08000e06 <HAL_SYSTICK_IRQHandler>:
{
 8000e06:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000e08:	f7ff fffc 	bl	8000e04 <HAL_SYSTICK_Callback>
 8000e0c:	bd08      	pop	{r3, pc}

08000e0e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8000e0e:	b510      	push	{r4, lr}
  /* Check DAC handle */
  if(hdac == NULL)
 8000e10:	4604      	mov	r4, r0
 8000e12:	b168      	cbz	r0, 8000e30 <HAL_DAC_Init+0x22>
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8000e14:	7903      	ldrb	r3, [r0, #4]
 8000e16:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000e1a:	b913      	cbnz	r3, 8000e22 <HAL_DAC_Init+0x14>
  {  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8000e1c:	7142      	strb	r2, [r0, #5]

    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8000e1e:	f001 f9dd 	bl	80021dc <HAL_DAC_MspInit>
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8000e22:	2302      	movs	r3, #2
 8000e24:	7123      	strb	r3, [r4, #4]
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000e26:	2000      	movs	r0, #0
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8000e28:	2301      	movs	r3, #1
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000e2a:	6120      	str	r0, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8000e2c:	7123      	strb	r3, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
 8000e2e:	bd10      	pop	{r4, pc}
     return HAL_ERROR;
 8000e30:	2001      	movs	r0, #1
}
 8000e32:	bd10      	pop	{r4, pc}

08000e34 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 8000e34:	b513      	push	{r0, r1, r4, lr}
  __IO uint32_t tmp = 0U;
 8000e36:	2400      	movs	r4, #0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
   
  tmp = (uint32_t) (hdac->Instance);
 8000e38:	6800      	ldr	r0, [r0, #0]
  __IO uint32_t tmp = 0U;
 8000e3a:	9401      	str	r4, [sp, #4]
  tmp = (uint32_t) (hdac->Instance);
 8000e3c:	9001      	str	r0, [sp, #4]

/* DAC 1 has 1 or 2 channels - no DAC2 */
/* DAC 1 has 2 channels 1U & 2U - DAC 2 has one channel 1U */

  if(Channel == DAC_CHANNEL_1)
 8000e3e:	b941      	cbnz	r1, 8000e52 <HAL_DAC_SetValue+0x1e>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8000e40:	9901      	ldr	r1, [sp, #4]
 8000e42:	3108      	adds	r1, #8
    defined(STM32F303xC) || defined(STM32F358xx)                         || \
    defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx) || \
    defined(STM32F373xC) || defined(STM32F378xx)
  else /* channel = DAC_CHANNEL_2  */
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8000e44:	440a      	add	r2, r1
 8000e46:	9201      	str	r2, [sp, #4]
       /* STM32F303xC || STM32F358xx                || */
       /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
       /* STM32F373xC || STM32F378xx                   */

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8000e48:	9a01      	ldr	r2, [sp, #4]
  
  /* Return function status */
  return HAL_OK;
}
 8000e4a:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 8000e4c:	6013      	str	r3, [r2, #0]
}
 8000e4e:	b002      	add	sp, #8
 8000e50:	bd10      	pop	{r4, pc}
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8000e52:	9901      	ldr	r1, [sp, #4]
 8000e54:	3114      	adds	r1, #20
 8000e56:	e7f5      	b.n	8000e44 <HAL_DAC_SetValue+0x10>

08000e58 <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8000e58:	7943      	ldrb	r3, [r0, #5]
 8000e5a:	2b01      	cmp	r3, #1
{
 8000e5c:	b510      	push	{r4, lr}
 8000e5e:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(hdac);
 8000e62:	d015      	beq.n	8000e90 <HAL_DAC_Start+0x38>
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8000e64:	7103      	strb	r3, [r0, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8000e66:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hdac);
 8000e68:	2201      	movs	r2, #1
  __HAL_DAC_ENABLE(hdac, Channel);
 8000e6a:	681c      	ldr	r4, [r3, #0]
  __HAL_LOCK(hdac);
 8000e6c:	7142      	strb	r2, [r0, #5]
  __HAL_DAC_ENABLE(hdac, Channel);
 8000e6e:	408a      	lsls	r2, r1
 8000e70:	4322      	orrs	r2, r4
 8000e72:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 8000e74:	681a      	ldr	r2, [r3, #0]
  if(Channel == DAC_CHANNEL_1)
 8000e76:	b969      	cbnz	r1, 8000e94 <HAL_DAC_Start+0x3c>
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 8000e78:	f002 023c 	and.w	r2, r2, #60	; 0x3c
 8000e7c:	2a3c      	cmp	r2, #60	; 0x3c
 8000e7e:	d103      	bne.n	8000e88 <HAL_DAC_Start+0x30>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8000e80:	685a      	ldr	r2, [r3, #4]
 8000e82:	f042 0201 	orr.w	r2, r2, #1
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_CR_TEN2 | DAC_CR_TSEL2))
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8000e86:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000e88:	2301      	movs	r3, #1
 8000e8a:	7103      	strb	r3, [r0, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	7143      	strb	r3, [r0, #5]
  __HAL_LOCK(hdac);
 8000e90:	4618      	mov	r0, r3
    
  /* Return function status */
  return HAL_OK;
}
 8000e92:	bd10      	pop	{r4, pc}
    if((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_CR_TEN2 | DAC_CR_TSEL2))
 8000e94:	f402 1270 	and.w	r2, r2, #3932160	; 0x3c0000
 8000e98:	f5b2 1f70 	cmp.w	r2, #3932160	; 0x3c0000
 8000e9c:	d1f4      	bne.n	8000e88 <HAL_DAC_Start+0x30>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8000e9e:	685a      	ldr	r2, [r3, #4]
 8000ea0:	f042 0202 	orr.w	r2, r2, #2
 8000ea4:	e7ef      	b.n	8000e86 <HAL_DAC_Start+0x2e>

08000ea6 <HAL_DAC_ConfigChannel>:
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8000ea6:	7943      	ldrb	r3, [r0, #5]
 8000ea8:	2b01      	cmp	r3, #1
{
 8000eaa:	b530      	push	{r4, r5, lr}
 8000eac:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(hdac);
 8000eb0:	d017      	beq.n	8000ee2 <HAL_DAC_ConfigChannel+0x3c>
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8000eb2:	6804      	ldr	r4, [r0, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 8000eb4:	7103      	strb	r3, [r0, #4]
  tmpreg1 = hdac->Instance->CR;
 8000eb6:	6823      	ldr	r3, [r4, #0]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8000eb8:	f640 75fe 	movw	r5, #4094	; 0xffe
 8000ebc:	4095      	lsls	r5, r2
 8000ebe:	ea23 0505 	bic.w	r5, r3, r5
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8000ec2:	c90a      	ldmia	r1, {r1, r3}
 8000ec4:	430b      	orrs	r3, r1
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8000ec6:	4093      	lsls	r3, r2
 8000ec8:	432b      	orrs	r3, r5
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8000eca:	6023      	str	r3, [r4, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8000ecc:	6823      	ldr	r3, [r4, #0]
 8000ece:	21c0      	movs	r1, #192	; 0xc0
 8000ed0:	fa01 f202 	lsl.w	r2, r1, r2
 8000ed4:	ea23 0202 	bic.w	r2, r3, r2

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000ed8:	2301      	movs	r3, #1
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8000eda:	6022      	str	r2, [r4, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8000edc:	7103      	strb	r3, [r0, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8000ede:	2300      	movs	r3, #0
 8000ee0:	7143      	strb	r3, [r0, #5]
  __HAL_LOCK(hdac);
 8000ee2:	4618      	mov	r0, r3
  
  /* Return function status */
  return HAL_OK;
}
 8000ee4:	bd30      	pop	{r4, r5, pc}
	...

08000ee8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ee8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000eec:	f8d1 8000 	ldr.w	r8, [r1]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef0:	f8df 9190 	ldr.w	r9, [pc, #400]	; 8001084 <HAL_GPIO_Init+0x19c>
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ef4:	4a61      	ldr	r2, [pc, #388]	; (800107c <HAL_GPIO_Init+0x194>)
  uint32_t position = 0x00U;
 8000ef6:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000ef8:	fa38 f403 	lsrs.w	r4, r8, r3
 8000efc:	d102      	bne.n	8000f04 <HAL_GPIO_Init+0x1c>
      }
    }
    
    position++;
  }
}
 8000efe:	b003      	add	sp, #12
 8000f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000f04:	f04f 0e01 	mov.w	lr, #1
 8000f08:	fa0e fe03 	lsl.w	lr, lr, r3
    if(iocurrent)
 8000f0c:	ea18 060e 	ands.w	r6, r8, lr
 8000f10:	f000 80a6 	beq.w	8001060 <HAL_GPIO_Init+0x178>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f14:	684c      	ldr	r4, [r1, #4]
 8000f16:	f024 0710 	bic.w	r7, r4, #16
 8000f1a:	2f02      	cmp	r7, #2
 8000f1c:	d116      	bne.n	8000f4c <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3];
 8000f1e:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000f22:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f26:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8000f2a:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f2e:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000f32:	f04f 0c0f 	mov.w	ip, #15
 8000f36:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000f3a:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f3e:	690d      	ldr	r5, [r1, #16]
 8000f40:	fa05 f50b 	lsl.w	r5, r5, fp
 8000f44:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 8000f48:	f8ca 5020 	str.w	r5, [sl, #32]
 8000f4c:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f50:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000f52:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f56:	fa05 f50a 	lsl.w	r5, r5, sl
 8000f5a:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f5c:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f60:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f64:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f68:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f6a:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f6e:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000f70:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f74:	d811      	bhi.n	8000f9a <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8000f76:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f78:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f7c:	68cf      	ldr	r7, [r1, #12]
 8000f7e:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000f82:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000f86:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000f88:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f8a:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000f8e:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000f92:	409f      	lsls	r7, r3
 8000f94:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000f98:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000f9a:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f9c:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f9e:	688f      	ldr	r7, [r1, #8]
 8000fa0:	fa07 f70a 	lsl.w	r7, r7, sl
 8000fa4:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000fa6:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000fa8:	00e5      	lsls	r5, r4, #3
 8000faa:	d559      	bpl.n	8001060 <HAL_GPIO_Init+0x178>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fac:	f8d9 5018 	ldr.w	r5, [r9, #24]
 8000fb0:	f045 0501 	orr.w	r5, r5, #1
 8000fb4:	f8c9 5018 	str.w	r5, [r9, #24]
 8000fb8:	f8d9 5018 	ldr.w	r5, [r9, #24]
 8000fbc:	f023 0703 	bic.w	r7, r3, #3
 8000fc0:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000fc4:	f005 0501 	and.w	r5, r5, #1
 8000fc8:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8000fcc:	9501      	str	r5, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000fce:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fd2:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8000fd4:	68bd      	ldr	r5, [r7, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000fd6:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000fda:	f04f 0e0f 	mov.w	lr, #15
 8000fde:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000fe2:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000fe6:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000fea:	d03b      	beq.n	8001064 <HAL_GPIO_Init+0x17c>
 8000fec:	4d24      	ldr	r5, [pc, #144]	; (8001080 <HAL_GPIO_Init+0x198>)
 8000fee:	42a8      	cmp	r0, r5
 8000ff0:	d03a      	beq.n	8001068 <HAL_GPIO_Init+0x180>
 8000ff2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000ff6:	42a8      	cmp	r0, r5
 8000ff8:	d038      	beq.n	800106c <HAL_GPIO_Init+0x184>
 8000ffa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000ffe:	42a8      	cmp	r0, r5
 8001000:	d036      	beq.n	8001070 <HAL_GPIO_Init+0x188>
 8001002:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001006:	42a8      	cmp	r0, r5
 8001008:	d034      	beq.n	8001074 <HAL_GPIO_Init+0x18c>
 800100a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800100e:	42a8      	cmp	r0, r5
 8001010:	d032      	beq.n	8001078 <HAL_GPIO_Init+0x190>
 8001012:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001016:	42a8      	cmp	r0, r5
 8001018:	bf14      	ite	ne
 800101a:	2507      	movne	r5, #7
 800101c:	2506      	moveq	r5, #6
 800101e:	fa05 f50c 	lsl.w	r5, r5, ip
 8001022:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 8001026:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8001028:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800102a:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800102c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001030:	bf0c      	ite	eq
 8001032:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8001034:	4335      	orrne	r5, r6
        EXTI->IMR = temp;
 8001036:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8001038:	6855      	ldr	r5, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800103a:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 800103e:	bf0c      	ite	eq
 8001040:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8001042:	4335      	orrne	r5, r6
        EXTI->EMR = temp;
 8001044:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8001046:	6895      	ldr	r5, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001048:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800104c:	bf0c      	ite	eq
 800104e:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8001050:	4335      	orrne	r5, r6
        EXTI->RTSR = temp;
 8001052:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8001054:	68d5      	ldr	r5, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001056:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001058:	bf54      	ite	pl
 800105a:	403d      	andpl	r5, r7
          temp |= iocurrent;
 800105c:	4335      	orrmi	r5, r6
        EXTI->FTSR = temp;
 800105e:	60d5      	str	r5, [r2, #12]
    position++;
 8001060:	3301      	adds	r3, #1
 8001062:	e749      	b.n	8000ef8 <HAL_GPIO_Init+0x10>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001064:	2500      	movs	r5, #0
 8001066:	e7da      	b.n	800101e <HAL_GPIO_Init+0x136>
 8001068:	2501      	movs	r5, #1
 800106a:	e7d8      	b.n	800101e <HAL_GPIO_Init+0x136>
 800106c:	2502      	movs	r5, #2
 800106e:	e7d6      	b.n	800101e <HAL_GPIO_Init+0x136>
 8001070:	2503      	movs	r5, #3
 8001072:	e7d4      	b.n	800101e <HAL_GPIO_Init+0x136>
 8001074:	2504      	movs	r5, #4
 8001076:	e7d2      	b.n	800101e <HAL_GPIO_Init+0x136>
 8001078:	2505      	movs	r5, #5
 800107a:	e7d0      	b.n	800101e <HAL_GPIO_Init+0x136>
 800107c:	40010400 	.word	0x40010400
 8001080:	48000400 	.word	0x48000400
 8001084:	40021000 	.word	0x40021000

08001088 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001088:	b10a      	cbz	r2, 800108e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800108a:	6181      	str	r1, [r0, #24]
 800108c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800108e:	6281      	str	r1, [r0, #40]	; 0x28
 8001090:	4770      	bx	lr
	...

08001094 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001094:	6803      	ldr	r3, [r0, #0]
{
 8001096:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800109a:	07df      	lsls	r7, r3, #31
{
 800109c:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800109e:	d411      	bmi.n	80010c4 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010a0:	682b      	ldr	r3, [r5, #0]
 80010a2:	079e      	lsls	r6, r3, #30
 80010a4:	f100 808b 	bmi.w	80011be <HAL_RCC_OscConfig+0x12a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010a8:	682b      	ldr	r3, [r5, #0]
 80010aa:	071c      	lsls	r4, r3, #28
 80010ac:	f100 80fe 	bmi.w	80012ac <HAL_RCC_OscConfig+0x218>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010b0:	682b      	ldr	r3, [r5, #0]
 80010b2:	0758      	lsls	r0, r3, #29
 80010b4:	f100 8147 	bmi.w	8001346 <HAL_RCC_OscConfig+0x2b2>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010b8:	69aa      	ldr	r2, [r5, #24]
 80010ba:	2a00      	cmp	r2, #0
 80010bc:	f040 81dd 	bne.w	800147a <HAL_RCC_OscConfig+0x3e6>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80010c0:	2000      	movs	r0, #0
 80010c2:	e024      	b.n	800110e <HAL_RCC_OscConfig+0x7a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80010c4:	4cbd      	ldr	r4, [pc, #756]	; (80013bc <HAL_RCC_OscConfig+0x328>)
 80010c6:	6863      	ldr	r3, [r4, #4]
 80010c8:	f003 030c 	and.w	r3, r3, #12
 80010cc:	2b04      	cmp	r3, #4
 80010ce:	d00a      	beq.n	80010e6 <HAL_RCC_OscConfig+0x52>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80010d0:	6863      	ldr	r3, [r4, #4]
 80010d2:	f003 030c 	and.w	r3, r3, #12
 80010d6:	2b08      	cmp	r3, #8
 80010d8:	d11c      	bne.n	8001114 <HAL_RCC_OscConfig+0x80>
 80010da:	6863      	ldr	r3, [r4, #4]
 80010dc:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80010e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010e4:	d116      	bne.n	8001114 <HAL_RCC_OscConfig+0x80>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010ea:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010ee:	6821      	ldr	r1, [r4, #0]
 80010f0:	fa93 f3a3 	rbit	r3, r3
 80010f4:	fab3 f383 	clz	r3, r3
 80010f8:	f003 031f 	and.w	r3, r3, #31
 80010fc:	2201      	movs	r2, #1
 80010fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001102:	420b      	tst	r3, r1
 8001104:	d0cc      	beq.n	80010a0 <HAL_RCC_OscConfig+0xc>
 8001106:	686b      	ldr	r3, [r5, #4]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1c9      	bne.n	80010a0 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800110c:	2001      	movs	r0, #1
}
 800110e:	b002      	add	sp, #8
 8001110:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001114:	686b      	ldr	r3, [r5, #4]
 8001116:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800111a:	d11e      	bne.n	800115a <HAL_RCC_OscConfig+0xc6>
 800111c:	6823      	ldr	r3, [r4, #0]
 800111e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001122:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001124:	f7ff f8da 	bl	80002dc <HAL_GetTick>
 8001128:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 800112c:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800112e:	2701      	movs	r7, #1
 8001130:	fa96 f3a6 	rbit	r3, r6
 8001134:	6822      	ldr	r2, [r4, #0]
 8001136:	fa96 f3a6 	rbit	r3, r6
 800113a:	fab3 f383 	clz	r3, r3
 800113e:	f003 031f 	and.w	r3, r3, #31
 8001142:	fa07 f303 	lsl.w	r3, r7, r3
 8001146:	4213      	tst	r3, r2
 8001148:	d1aa      	bne.n	80010a0 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800114a:	f7ff f8c7 	bl	80002dc <HAL_GetTick>
 800114e:	eba0 0008 	sub.w	r0, r0, r8
 8001152:	2864      	cmp	r0, #100	; 0x64
 8001154:	d9ec      	bls.n	8001130 <HAL_RCC_OscConfig+0x9c>
            return HAL_TIMEOUT;
 8001156:	2003      	movs	r0, #3
 8001158:	e7d9      	b.n	800110e <HAL_RCC_OscConfig+0x7a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800115a:	bb0b      	cbnz	r3, 80011a0 <HAL_RCC_OscConfig+0x10c>
 800115c:	6823      	ldr	r3, [r4, #0]
 800115e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001162:	6023      	str	r3, [r4, #0]
 8001164:	6823      	ldr	r3, [r4, #0]
 8001166:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800116a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800116c:	f7ff f8b6 	bl	80002dc <HAL_GetTick>
 8001170:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8001174:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001176:	2701      	movs	r7, #1
 8001178:	fa96 f3a6 	rbit	r3, r6
 800117c:	6822      	ldr	r2, [r4, #0]
 800117e:	fa96 f3a6 	rbit	r3, r6
 8001182:	fab3 f383 	clz	r3, r3
 8001186:	f003 031f 	and.w	r3, r3, #31
 800118a:	fa07 f303 	lsl.w	r3, r7, r3
 800118e:	4213      	tst	r3, r2
 8001190:	d086      	beq.n	80010a0 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001192:	f7ff f8a3 	bl	80002dc <HAL_GetTick>
 8001196:	eba0 0008 	sub.w	r0, r0, r8
 800119a:	2864      	cmp	r0, #100	; 0x64
 800119c:	d9ec      	bls.n	8001178 <HAL_RCC_OscConfig+0xe4>
 800119e:	e7da      	b.n	8001156 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011a4:	6823      	ldr	r3, [r4, #0]
 80011a6:	d103      	bne.n	80011b0 <HAL_RCC_OscConfig+0x11c>
 80011a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011ac:	6023      	str	r3, [r4, #0]
 80011ae:	e7b5      	b.n	800111c <HAL_RCC_OscConfig+0x88>
 80011b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011b4:	6023      	str	r3, [r4, #0]
 80011b6:	6823      	ldr	r3, [r4, #0]
 80011b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011bc:	e7b1      	b.n	8001122 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80011be:	4c7f      	ldr	r4, [pc, #508]	; (80013bc <HAL_RCC_OscConfig+0x328>)
 80011c0:	6863      	ldr	r3, [r4, #4]
 80011c2:	f013 0f0c 	tst.w	r3, #12
 80011c6:	d00a      	beq.n	80011de <HAL_RCC_OscConfig+0x14a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80011c8:	6863      	ldr	r3, [r4, #4]
 80011ca:	f003 030c 	and.w	r3, r3, #12
 80011ce:	2b08      	cmp	r3, #8
 80011d0:	d124      	bne.n	800121c <HAL_RCC_OscConfig+0x188>
 80011d2:	6863      	ldr	r3, [r4, #4]
 80011d4:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80011d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80011dc:	d11e      	bne.n	800121c <HAL_RCC_OscConfig+0x188>
 80011de:	2302      	movs	r3, #2
 80011e0:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011e4:	6821      	ldr	r1, [r4, #0]
 80011e6:	fa93 f3a3 	rbit	r3, r3
 80011ea:	fab3 f383 	clz	r3, r3
 80011ee:	f003 031f 	and.w	r3, r3, #31
 80011f2:	2201      	movs	r2, #1
 80011f4:	fa02 f303 	lsl.w	r3, r2, r3
 80011f8:	420b      	tst	r3, r1
 80011fa:	d002      	beq.n	8001202 <HAL_RCC_OscConfig+0x16e>
 80011fc:	68eb      	ldr	r3, [r5, #12]
 80011fe:	4293      	cmp	r3, r2
 8001200:	d184      	bne.n	800110c <HAL_RCC_OscConfig+0x78>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001202:	6821      	ldr	r1, [r4, #0]
 8001204:	23f8      	movs	r3, #248	; 0xf8
 8001206:	fa93 f3a3 	rbit	r3, r3
 800120a:	fab3 f283 	clz	r2, r3
 800120e:	692b      	ldr	r3, [r5, #16]
 8001210:	4093      	lsls	r3, r2
 8001212:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8001216:	4313      	orrs	r3, r2
 8001218:	6023      	str	r3, [r4, #0]
 800121a:	e745      	b.n	80010a8 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800121c:	68ea      	ldr	r2, [r5, #12]
 800121e:	2601      	movs	r6, #1
 8001220:	b30a      	cbz	r2, 8001266 <HAL_RCC_OscConfig+0x1d2>
 8001222:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 8001226:	fab3 f383 	clz	r3, r3
 800122a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800122e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	2702      	movs	r7, #2
 8001236:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8001238:	f7ff f850 	bl	80002dc <HAL_GetTick>
 800123c:	4680      	mov	r8, r0
 800123e:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001242:	6822      	ldr	r2, [r4, #0]
 8001244:	fa97 f3a7 	rbit	r3, r7
 8001248:	fab3 f383 	clz	r3, r3
 800124c:	f003 031f 	and.w	r3, r3, #31
 8001250:	fa06 f303 	lsl.w	r3, r6, r3
 8001254:	4213      	tst	r3, r2
 8001256:	d1d4      	bne.n	8001202 <HAL_RCC_OscConfig+0x16e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001258:	f7ff f840 	bl	80002dc <HAL_GetTick>
 800125c:	eba0 0008 	sub.w	r0, r0, r8
 8001260:	2802      	cmp	r0, #2
 8001262:	d9ec      	bls.n	800123e <HAL_RCC_OscConfig+0x1aa>
 8001264:	e777      	b.n	8001156 <HAL_RCC_OscConfig+0xc2>
 8001266:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 800126a:	fab3 f383 	clz	r3, r3
 800126e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001272:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	2702      	movs	r7, #2
 800127a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800127c:	f7ff f82e 	bl	80002dc <HAL_GetTick>
 8001280:	4680      	mov	r8, r0
 8001282:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001286:	6822      	ldr	r2, [r4, #0]
 8001288:	fa97 f3a7 	rbit	r3, r7
 800128c:	fab3 f383 	clz	r3, r3
 8001290:	f003 031f 	and.w	r3, r3, #31
 8001294:	fa06 f303 	lsl.w	r3, r6, r3
 8001298:	4213      	tst	r3, r2
 800129a:	f43f af05 	beq.w	80010a8 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800129e:	f7ff f81d 	bl	80002dc <HAL_GetTick>
 80012a2:	eba0 0008 	sub.w	r0, r0, r8
 80012a6:	2802      	cmp	r0, #2
 80012a8:	d9eb      	bls.n	8001282 <HAL_RCC_OscConfig+0x1ee>
 80012aa:	e754      	b.n	8001156 <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012ac:	696a      	ldr	r2, [r5, #20]
 80012ae:	4e43      	ldr	r6, [pc, #268]	; (80013bc <HAL_RCC_OscConfig+0x328>)
 80012b0:	4943      	ldr	r1, [pc, #268]	; (80013c0 <HAL_RCC_OscConfig+0x32c>)
 80012b2:	2401      	movs	r4, #1
 80012b4:	b31a      	cbz	r2, 80012fe <HAL_RCC_OscConfig+0x26a>
 80012b6:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 80012ba:	fab3 f383 	clz	r3, r3
 80012be:	440b      	add	r3, r1
 80012c0:	009b      	lsls	r3, r3, #2
 80012c2:	2702      	movs	r7, #2
 80012c4:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 80012c6:	f7ff f809 	bl	80002dc <HAL_GetTick>
 80012ca:	4680      	mov	r8, r0
 80012cc:	fa97 f3a7 	rbit	r3, r7
 80012d0:	fa97 f3a7 	rbit	r3, r7
 80012d4:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012d8:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80012da:	fa97 f3a7 	rbit	r3, r7
 80012de:	fab3 f383 	clz	r3, r3
 80012e2:	f003 031f 	and.w	r3, r3, #31
 80012e6:	fa04 f303 	lsl.w	r3, r4, r3
 80012ea:	4213      	tst	r3, r2
 80012ec:	f47f aee0 	bne.w	80010b0 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012f0:	f7fe fff4 	bl	80002dc <HAL_GetTick>
 80012f4:	eba0 0008 	sub.w	r0, r0, r8
 80012f8:	2802      	cmp	r0, #2
 80012fa:	d9e7      	bls.n	80012cc <HAL_RCC_OscConfig+0x238>
 80012fc:	e72b      	b.n	8001156 <HAL_RCC_OscConfig+0xc2>
 80012fe:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 8001302:	fab3 f383 	clz	r3, r3
 8001306:	440b      	add	r3, r1
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	2702      	movs	r7, #2
 800130c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800130e:	f7fe ffe5 	bl	80002dc <HAL_GetTick>
 8001312:	4680      	mov	r8, r0
 8001314:	fa97 f3a7 	rbit	r3, r7
 8001318:	fa97 f3a7 	rbit	r3, r7
 800131c:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001320:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001322:	fa97 f3a7 	rbit	r3, r7
 8001326:	fab3 f383 	clz	r3, r3
 800132a:	f003 031f 	and.w	r3, r3, #31
 800132e:	fa04 f303 	lsl.w	r3, r4, r3
 8001332:	4213      	tst	r3, r2
 8001334:	f43f aebc 	beq.w	80010b0 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001338:	f7fe ffd0 	bl	80002dc <HAL_GetTick>
 800133c:	eba0 0008 	sub.w	r0, r0, r8
 8001340:	2802      	cmp	r0, #2
 8001342:	d9e7      	bls.n	8001314 <HAL_RCC_OscConfig+0x280>
 8001344:	e707      	b.n	8001156 <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001346:	4c1d      	ldr	r4, [pc, #116]	; (80013bc <HAL_RCC_OscConfig+0x328>)
 8001348:	69e3      	ldr	r3, [r4, #28]
 800134a:	00d9      	lsls	r1, r3, #3
 800134c:	d434      	bmi.n	80013b8 <HAL_RCC_OscConfig+0x324>
      __HAL_RCC_PWR_CLK_ENABLE();
 800134e:	69e3      	ldr	r3, [r4, #28]
 8001350:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001354:	61e3      	str	r3, [r4, #28]
 8001356:	69e3      	ldr	r3, [r4, #28]
 8001358:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800135c:	9301      	str	r3, [sp, #4]
 800135e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001360:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001362:	4f18      	ldr	r7, [pc, #96]	; (80013c4 <HAL_RCC_OscConfig+0x330>)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	05da      	lsls	r2, r3, #23
 8001368:	d52e      	bpl.n	80013c8 <HAL_RCC_OscConfig+0x334>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800136a:	68ab      	ldr	r3, [r5, #8]
 800136c:	2b01      	cmp	r3, #1
 800136e:	d13c      	bne.n	80013ea <HAL_RCC_OscConfig+0x356>
 8001370:	6a23      	ldr	r3, [r4, #32]
 8001372:	f043 0301 	orr.w	r3, r3, #1
 8001376:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001378:	f7fe ffb0 	bl	80002dc <HAL_GetTick>
 800137c:	2702      	movs	r7, #2
 800137e:	4682      	mov	sl, r0
 8001380:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001382:	f04f 0801 	mov.w	r8, #1
 8001386:	fa97 f3a7 	rbit	r3, r7
 800138a:	fa97 f3a7 	rbit	r3, r7
 800138e:	2b00      	cmp	r3, #0
 8001390:	d06b      	beq.n	800146a <HAL_RCC_OscConfig+0x3d6>
 8001392:	6a22      	ldr	r2, [r4, #32]
 8001394:	fa99 f3a9 	rbit	r3, r9
 8001398:	fab3 f383 	clz	r3, r3
 800139c:	f003 031f 	and.w	r3, r3, #31
 80013a0:	fa08 f303 	lsl.w	r3, r8, r3
 80013a4:	4213      	tst	r3, r2
 80013a6:	d057      	beq.n	8001458 <HAL_RCC_OscConfig+0x3c4>
    if(pwrclkchanged == SET)
 80013a8:	2e00      	cmp	r6, #0
 80013aa:	f43f ae85 	beq.w	80010b8 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 80013ae:	69e3      	ldr	r3, [r4, #28]
 80013b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80013b4:	61e3      	str	r3, [r4, #28]
 80013b6:	e67f      	b.n	80010b8 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 80013b8:	2600      	movs	r6, #0
 80013ba:	e7d2      	b.n	8001362 <HAL_RCC_OscConfig+0x2ce>
 80013bc:	40021000 	.word	0x40021000
 80013c0:	10908120 	.word	0x10908120
 80013c4:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013ce:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80013d0:	f7fe ff84 	bl	80002dc <HAL_GetTick>
 80013d4:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	05db      	lsls	r3, r3, #23
 80013da:	d4c6      	bmi.n	800136a <HAL_RCC_OscConfig+0x2d6>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013dc:	f7fe ff7e 	bl	80002dc <HAL_GetTick>
 80013e0:	eba0 0008 	sub.w	r0, r0, r8
 80013e4:	2864      	cmp	r0, #100	; 0x64
 80013e6:	d9f6      	bls.n	80013d6 <HAL_RCC_OscConfig+0x342>
 80013e8:	e6b5      	b.n	8001156 <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013ea:	bb3b      	cbnz	r3, 800143c <HAL_RCC_OscConfig+0x3a8>
 80013ec:	6a23      	ldr	r3, [r4, #32]
 80013ee:	f023 0301 	bic.w	r3, r3, #1
 80013f2:	6223      	str	r3, [r4, #32]
 80013f4:	6a23      	ldr	r3, [r4, #32]
 80013f6:	f023 0304 	bic.w	r3, r3, #4
 80013fa:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80013fc:	f7fe ff6e 	bl	80002dc <HAL_GetTick>
 8001400:	2702      	movs	r7, #2
 8001402:	4682      	mov	sl, r0
 8001404:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001406:	f04f 0801 	mov.w	r8, #1
 800140a:	fa97 f3a7 	rbit	r3, r7
 800140e:	fa97 f3a7 	rbit	r3, r7
 8001412:	b373      	cbz	r3, 8001472 <HAL_RCC_OscConfig+0x3de>
 8001414:	6a22      	ldr	r2, [r4, #32]
 8001416:	fa99 f3a9 	rbit	r3, r9
 800141a:	fab3 f383 	clz	r3, r3
 800141e:	f003 031f 	and.w	r3, r3, #31
 8001422:	fa08 f303 	lsl.w	r3, r8, r3
 8001426:	4213      	tst	r3, r2
 8001428:	d0be      	beq.n	80013a8 <HAL_RCC_OscConfig+0x314>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800142a:	f7fe ff57 	bl	80002dc <HAL_GetTick>
 800142e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001432:	eba0 000a 	sub.w	r0, r0, sl
 8001436:	4298      	cmp	r0, r3
 8001438:	d9e7      	bls.n	800140a <HAL_RCC_OscConfig+0x376>
 800143a:	e68c      	b.n	8001156 <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800143c:	2b05      	cmp	r3, #5
 800143e:	6a23      	ldr	r3, [r4, #32]
 8001440:	d103      	bne.n	800144a <HAL_RCC_OscConfig+0x3b6>
 8001442:	f043 0304 	orr.w	r3, r3, #4
 8001446:	6223      	str	r3, [r4, #32]
 8001448:	e792      	b.n	8001370 <HAL_RCC_OscConfig+0x2dc>
 800144a:	f023 0301 	bic.w	r3, r3, #1
 800144e:	6223      	str	r3, [r4, #32]
 8001450:	6a23      	ldr	r3, [r4, #32]
 8001452:	f023 0304 	bic.w	r3, r3, #4
 8001456:	e78e      	b.n	8001376 <HAL_RCC_OscConfig+0x2e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001458:	f7fe ff40 	bl	80002dc <HAL_GetTick>
 800145c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001460:	eba0 000a 	sub.w	r0, r0, sl
 8001464:	4298      	cmp	r0, r3
 8001466:	d98e      	bls.n	8001386 <HAL_RCC_OscConfig+0x2f2>
 8001468:	e675      	b.n	8001156 <HAL_RCC_OscConfig+0xc2>
 800146a:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800146e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001470:	e790      	b.n	8001394 <HAL_RCC_OscConfig+0x300>
 8001472:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001476:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001478:	e7cd      	b.n	8001416 <HAL_RCC_OscConfig+0x382>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800147a:	4c44      	ldr	r4, [pc, #272]	; (800158c <HAL_RCC_OscConfig+0x4f8>)
 800147c:	6863      	ldr	r3, [r4, #4]
 800147e:	f003 030c 	and.w	r3, r3, #12
 8001482:	2b08      	cmp	r3, #8
 8001484:	f43f ae42 	beq.w	800110c <HAL_RCC_OscConfig+0x78>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001488:	2a02      	cmp	r2, #2
 800148a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800148e:	d158      	bne.n	8001542 <HAL_RCC_OscConfig+0x4ae>
 8001490:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001494:	fab3 f383 	clz	r3, r3
 8001498:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800149c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80014a6:	f7fe ff19 	bl	80002dc <HAL_GetTick>
 80014aa:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 80014ae:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014b0:	2601      	movs	r6, #1
 80014b2:	fa97 f3a7 	rbit	r3, r7
 80014b6:	6822      	ldr	r2, [r4, #0]
 80014b8:	fa97 f3a7 	rbit	r3, r7
 80014bc:	fab3 f383 	clz	r3, r3
 80014c0:	f003 031f 	and.w	r3, r3, #31
 80014c4:	fa06 f303 	lsl.w	r3, r6, r3
 80014c8:	4213      	tst	r3, r2
 80014ca:	d133      	bne.n	8001534 <HAL_RCC_OscConfig+0x4a0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014cc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80014ce:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80014d0:	f023 030f 	bic.w	r3, r3, #15
 80014d4:	4313      	orrs	r3, r2
 80014d6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80014d8:	6862      	ldr	r2, [r4, #4]
 80014da:	6a2b      	ldr	r3, [r5, #32]
 80014dc:	69e9      	ldr	r1, [r5, #28]
 80014de:	f422 1276 	bic.w	r2, r2, #4030464	; 0x3d8000
 80014e2:	430b      	orrs	r3, r1
 80014e4:	4313      	orrs	r3, r2
 80014e6:	6063      	str	r3, [r4, #4]
 80014e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80014ec:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 80014f0:	fab3 f383 	clz	r3, r3
 80014f4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80014f8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8001502:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8001504:	f7fe feea 	bl	80002dc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001508:	2601      	movs	r6, #1
        tickstart = HAL_GetTick();
 800150a:	4607      	mov	r7, r0
 800150c:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001510:	6822      	ldr	r2, [r4, #0]
 8001512:	fa95 f3a5 	rbit	r3, r5
 8001516:	fab3 f383 	clz	r3, r3
 800151a:	f003 031f 	and.w	r3, r3, #31
 800151e:	fa06 f303 	lsl.w	r3, r6, r3
 8001522:	4213      	tst	r3, r2
 8001524:	f47f adcc 	bne.w	80010c0 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001528:	f7fe fed8 	bl	80002dc <HAL_GetTick>
 800152c:	1bc0      	subs	r0, r0, r7
 800152e:	2802      	cmp	r0, #2
 8001530:	d9ec      	bls.n	800150c <HAL_RCC_OscConfig+0x478>
 8001532:	e610      	b.n	8001156 <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001534:	f7fe fed2 	bl	80002dc <HAL_GetTick>
 8001538:	eba0 0008 	sub.w	r0, r0, r8
 800153c:	2802      	cmp	r0, #2
 800153e:	d9b8      	bls.n	80014b2 <HAL_RCC_OscConfig+0x41e>
 8001540:	e609      	b.n	8001156 <HAL_RCC_OscConfig+0xc2>
 8001542:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001546:	fab3 f383 	clz	r3, r3
 800154a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800154e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001558:	f7fe fec0 	bl	80002dc <HAL_GetTick>
 800155c:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8001560:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001562:	2601      	movs	r6, #1
 8001564:	fa95 f3a5 	rbit	r3, r5
 8001568:	6822      	ldr	r2, [r4, #0]
 800156a:	fa95 f3a5 	rbit	r3, r5
 800156e:	fab3 f383 	clz	r3, r3
 8001572:	f003 031f 	and.w	r3, r3, #31
 8001576:	fa06 f303 	lsl.w	r3, r6, r3
 800157a:	4213      	tst	r3, r2
 800157c:	f43f ada0 	beq.w	80010c0 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001580:	f7fe feac 	bl	80002dc <HAL_GetTick>
 8001584:	1bc0      	subs	r0, r0, r7
 8001586:	2802      	cmp	r0, #2
 8001588:	d9ec      	bls.n	8001564 <HAL_RCC_OscConfig+0x4d0>
 800158a:	e5e4      	b.n	8001156 <HAL_RCC_OscConfig+0xc2>
 800158c:	40021000 	.word	0x40021000

08001590 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8001590:	4911      	ldr	r1, [pc, #68]	; (80015d8 <HAL_RCC_GetSysClockFreq+0x48>)
 8001592:	684b      	ldr	r3, [r1, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001594:	f003 020c 	and.w	r2, r3, #12
 8001598:	2a08      	cmp	r2, #8
 800159a:	d11a      	bne.n	80015d2 <HAL_RCC_GetSysClockFreq+0x42>
 800159c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80015a0:	fa92 f2a2 	rbit	r2, r2
 80015a4:	200f      	movs	r0, #15
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80015a6:	fab2 f282 	clz	r2, r2
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80015aa:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80015ac:	fa90 f0a0 	rbit	r0, r0
 80015b0:	fab0 f080 	clz	r0, r0
 80015b4:	f001 010f 	and.w	r1, r1, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80015b8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80015bc:	40d3      	lsrs	r3, r2
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80015be:	40c1      	lsrs	r1, r0
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80015c0:	4a06      	ldr	r2, [pc, #24]	; (80015dc <HAL_RCC_GetSysClockFreq+0x4c>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80015c2:	4807      	ldr	r0, [pc, #28]	; (80015e0 <HAL_RCC_GetSysClockFreq+0x50>)
 80015c4:	5c41      	ldrb	r1, [r0, r1]
        pllclk = (HSE_VALUE / prediv) * pllmul;
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80015c6:	4807      	ldr	r0, [pc, #28]	; (80015e4 <HAL_RCC_GetSysClockFreq+0x54>)
 80015c8:	fbb0 f1f1 	udiv	r1, r0, r1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80015cc:	5cd0      	ldrb	r0, [r2, r3]
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80015ce:	4348      	muls	r0, r1
 80015d0:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 80015d2:	4804      	ldr	r0, [pc, #16]	; (80015e4 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	40021000 	.word	0x40021000
 80015dc:	08002bf8 	.word	0x08002bf8
 80015e0:	08002c08 	.word	0x08002c08
 80015e4:	007a1200 	.word	0x007a1200

080015e8 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80015e8:	4a5c      	ldr	r2, [pc, #368]	; (800175c <HAL_RCC_ClockConfig+0x174>)
 80015ea:	6813      	ldr	r3, [r2, #0]
 80015ec:	f003 0307 	and.w	r3, r3, #7
 80015f0:	428b      	cmp	r3, r1
{
 80015f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80015f6:	4606      	mov	r6, r0
 80015f8:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80015fa:	d330      	bcc.n	800165e <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015fc:	6832      	ldr	r2, [r6, #0]
 80015fe:	0791      	lsls	r1, r2, #30
 8001600:	d43a      	bmi.n	8001678 <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001602:	07d2      	lsls	r2, r2, #31
 8001604:	d440      	bmi.n	8001688 <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001606:	4a55      	ldr	r2, [pc, #340]	; (800175c <HAL_RCC_ClockConfig+0x174>)
 8001608:	6813      	ldr	r3, [r2, #0]
 800160a:	f003 0307 	and.w	r3, r3, #7
 800160e:	429d      	cmp	r5, r3
 8001610:	f0c0 8092 	bcc.w	8001738 <HAL_RCC_ClockConfig+0x150>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001614:	6832      	ldr	r2, [r6, #0]
 8001616:	4c52      	ldr	r4, [pc, #328]	; (8001760 <HAL_RCC_ClockConfig+0x178>)
 8001618:	f012 0f04 	tst.w	r2, #4
 800161c:	f040 8097 	bne.w	800174e <HAL_RCC_ClockConfig+0x166>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001620:	0713      	lsls	r3, r2, #28
 8001622:	d506      	bpl.n	8001632 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001624:	6863      	ldr	r3, [r4, #4]
 8001626:	6932      	ldr	r2, [r6, #16]
 8001628:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800162c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001630:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001632:	f7ff ffad 	bl	8001590 <HAL_RCC_GetSysClockFreq>
 8001636:	6863      	ldr	r3, [r4, #4]
 8001638:	22f0      	movs	r2, #240	; 0xf0
 800163a:	fa92 f2a2 	rbit	r2, r2
 800163e:	fab2 f282 	clz	r2, r2
 8001642:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001646:	40d3      	lsrs	r3, r2
 8001648:	4a46      	ldr	r2, [pc, #280]	; (8001764 <HAL_RCC_ClockConfig+0x17c>)
 800164a:	5cd3      	ldrb	r3, [r2, r3]
 800164c:	40d8      	lsrs	r0, r3
 800164e:	4b46      	ldr	r3, [pc, #280]	; (8001768 <HAL_RCC_ClockConfig+0x180>)
 8001650:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001652:	2000      	movs	r0, #0
 8001654:	f7fe fe14 	bl	8000280 <HAL_InitTick>
  return HAL_OK;
 8001658:	2000      	movs	r0, #0
}
 800165a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800165e:	6813      	ldr	r3, [r2, #0]
 8001660:	f023 0307 	bic.w	r3, r3, #7
 8001664:	430b      	orrs	r3, r1
 8001666:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001668:	6813      	ldr	r3, [r2, #0]
 800166a:	f003 0307 	and.w	r3, r3, #7
 800166e:	4299      	cmp	r1, r3
 8001670:	d0c4      	beq.n	80015fc <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001672:	2001      	movs	r0, #1
 8001674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001678:	4939      	ldr	r1, [pc, #228]	; (8001760 <HAL_RCC_ClockConfig+0x178>)
 800167a:	68b0      	ldr	r0, [r6, #8]
 800167c:	684b      	ldr	r3, [r1, #4]
 800167e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001682:	4303      	orrs	r3, r0
 8001684:	604b      	str	r3, [r1, #4]
 8001686:	e7bc      	b.n	8001602 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001688:	6872      	ldr	r2, [r6, #4]
 800168a:	4c35      	ldr	r4, [pc, #212]	; (8001760 <HAL_RCC_ClockConfig+0x178>)
 800168c:	2a01      	cmp	r2, #1
 800168e:	d128      	bne.n	80016e2 <HAL_RCC_ClockConfig+0xfa>
 8001690:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001694:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001698:	6821      	ldr	r1, [r4, #0]
 800169a:	fa93 f3a3 	rbit	r3, r3
 800169e:	fab3 f383 	clz	r3, r3
 80016a2:	f003 031f 	and.w	r3, r3, #31
 80016a6:	fa02 f303 	lsl.w	r3, r2, r3
 80016aa:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016ac:	d0e1      	beq.n	8001672 <HAL_RCC_ClockConfig+0x8a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016ae:	6863      	ldr	r3, [r4, #4]
 80016b0:	f023 0303 	bic.w	r3, r3, #3
 80016b4:	431a      	orrs	r2, r3
 80016b6:	6062      	str	r2, [r4, #4]
    tickstart = HAL_GetTick();
 80016b8:	f7fe fe10 	bl	80002dc <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016bc:	6873      	ldr	r3, [r6, #4]
 80016be:	2b01      	cmp	r3, #1
    tickstart = HAL_GetTick();
 80016c0:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016c2:	f241 3888 	movw	r8, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016c6:	d11f      	bne.n	8001708 <HAL_RCC_ClockConfig+0x120>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80016c8:	6863      	ldr	r3, [r4, #4]
 80016ca:	f003 030c 	and.w	r3, r3, #12
 80016ce:	2b04      	cmp	r3, #4
 80016d0:	d099      	beq.n	8001606 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016d2:	f7fe fe03 	bl	80002dc <HAL_GetTick>
 80016d6:	1bc0      	subs	r0, r0, r7
 80016d8:	4540      	cmp	r0, r8
 80016da:	d9f5      	bls.n	80016c8 <HAL_RCC_ClockConfig+0xe0>
          return HAL_TIMEOUT;
 80016dc:	2003      	movs	r0, #3
 80016de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016e2:	2a02      	cmp	r2, #2
 80016e4:	bf0c      	ite	eq
 80016e6:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 80016ea:	2302      	movne	r3, #2
 80016ec:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016f0:	6820      	ldr	r0, [r4, #0]
 80016f2:	fa93 f3a3 	rbit	r3, r3
 80016f6:	fab3 f383 	clz	r3, r3
 80016fa:	f003 031f 	and.w	r3, r3, #31
 80016fe:	2101      	movs	r1, #1
 8001700:	fa01 f303 	lsl.w	r3, r1, r3
 8001704:	4203      	tst	r3, r0
 8001706:	e7d1      	b.n	80016ac <HAL_RCC_ClockConfig+0xc4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001708:	2b02      	cmp	r3, #2
 800170a:	d110      	bne.n	800172e <HAL_RCC_ClockConfig+0x146>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800170c:	6863      	ldr	r3, [r4, #4]
 800170e:	f003 030c 	and.w	r3, r3, #12
 8001712:	2b08      	cmp	r3, #8
 8001714:	f43f af77 	beq.w	8001606 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001718:	f7fe fde0 	bl	80002dc <HAL_GetTick>
 800171c:	1bc0      	subs	r0, r0, r7
 800171e:	4540      	cmp	r0, r8
 8001720:	d9f4      	bls.n	800170c <HAL_RCC_ClockConfig+0x124>
 8001722:	e7db      	b.n	80016dc <HAL_RCC_ClockConfig+0xf4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001724:	f7fe fdda 	bl	80002dc <HAL_GetTick>
 8001728:	1bc0      	subs	r0, r0, r7
 800172a:	4540      	cmp	r0, r8
 800172c:	d8d6      	bhi.n	80016dc <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800172e:	6863      	ldr	r3, [r4, #4]
 8001730:	f013 0f0c 	tst.w	r3, #12
 8001734:	d1f6      	bne.n	8001724 <HAL_RCC_ClockConfig+0x13c>
 8001736:	e766      	b.n	8001606 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001738:	6813      	ldr	r3, [r2, #0]
 800173a:	f023 0307 	bic.w	r3, r3, #7
 800173e:	432b      	orrs	r3, r5
 8001740:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001742:	6813      	ldr	r3, [r2, #0]
 8001744:	f003 0307 	and.w	r3, r3, #7
 8001748:	429d      	cmp	r5, r3
 800174a:	d192      	bne.n	8001672 <HAL_RCC_ClockConfig+0x8a>
 800174c:	e762      	b.n	8001614 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800174e:	6863      	ldr	r3, [r4, #4]
 8001750:	68f1      	ldr	r1, [r6, #12]
 8001752:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001756:	430b      	orrs	r3, r1
 8001758:	6063      	str	r3, [r4, #4]
 800175a:	e761      	b.n	8001620 <HAL_RCC_ClockConfig+0x38>
 800175c:	40022000 	.word	0x40022000
 8001760:	40021000 	.word	0x40021000
 8001764:	08002c21 	.word	0x08002c21
 8001768:	20000000 	.word	0x20000000

0800176c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 800176c:	4b01      	ldr	r3, [pc, #4]	; (8001774 <HAL_RCC_GetHCLKFreq+0x8>)
 800176e:	6818      	ldr	r0, [r3, #0]
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	20000000 	.word	0x20000000

08001778 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001778:	4b08      	ldr	r3, [pc, #32]	; (800179c <HAL_RCC_GetPCLK1Freq+0x24>)
 800177a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	fa92 f2a2 	rbit	r2, r2
 8001784:	fab2 f282 	clz	r2, r2
 8001788:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800178c:	40d3      	lsrs	r3, r2
 800178e:	4a04      	ldr	r2, [pc, #16]	; (80017a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001790:	5cd3      	ldrb	r3, [r2, r3]
 8001792:	4a04      	ldr	r2, [pc, #16]	; (80017a4 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001794:	6810      	ldr	r0, [r2, #0]
}    
 8001796:	40d8      	lsrs	r0, r3
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	40021000 	.word	0x40021000
 80017a0:	08002c31 	.word	0x08002c31
 80017a4:	20000000 	.word	0x20000000

080017a8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80017a8:	4b08      	ldr	r3, [pc, #32]	; (80017cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80017aa:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	fa92 f2a2 	rbit	r2, r2
 80017b4:	fab2 f282 	clz	r2, r2
 80017b8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80017bc:	40d3      	lsrs	r3, r2
 80017be:	4a04      	ldr	r2, [pc, #16]	; (80017d0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80017c0:	5cd3      	ldrb	r3, [r2, r3]
 80017c2:	4a04      	ldr	r2, [pc, #16]	; (80017d4 <HAL_RCC_GetPCLK2Freq+0x2c>)
 80017c4:	6810      	ldr	r0, [r2, #0]
} 
 80017c6:	40d8      	lsrs	r0, r3
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	40021000 	.word	0x40021000
 80017d0:	08002c31 	.word	0x08002c31
 80017d4:	20000000 	.word	0x20000000

080017d8 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80017d8:	6803      	ldr	r3, [r0, #0]
{
 80017da:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80017de:	03df      	lsls	r7, r3, #15
{
 80017e0:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80017e2:	d523      	bpl.n	800182c <HAL_RCCEx_PeriphCLKConfig+0x54>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017e4:	4d9b      	ldr	r5, [pc, #620]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80017e6:	69eb      	ldr	r3, [r5, #28]
 80017e8:	00de      	lsls	r6, r3, #3
 80017ea:	f100 80d7 	bmi.w	800199c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017ee:	69eb      	ldr	r3, [r5, #28]
 80017f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017f4:	61eb      	str	r3, [r5, #28]
 80017f6:	69eb      	ldr	r3, [r5, #28]
 80017f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017fc:	9301      	str	r3, [sp, #4]
 80017fe:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001800:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001802:	4f95      	ldr	r7, [pc, #596]	; (8001a58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	05d8      	lsls	r0, r3, #23
 8001808:	f140 80ca 	bpl.w	80019a0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800180c:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800180e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001812:	f040 80da 	bne.w	80019ca <HAL_RCCEx_PeriphCLKConfig+0x1f2>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001816:	6a2b      	ldr	r3, [r5, #32]
 8001818:	6862      	ldr	r2, [r4, #4]
 800181a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800181e:	4313      	orrs	r3, r2
 8001820:	622b      	str	r3, [r5, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001822:	b11e      	cbz	r6, 800182c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001824:	69eb      	ldr	r3, [r5, #28]
 8001826:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800182a:	61eb      	str	r3, [r5, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800182c:	6820      	ldr	r0, [r4, #0]
 800182e:	07c3      	lsls	r3, r0, #31
 8001830:	d506      	bpl.n	8001840 <HAL_RCCEx_PeriphCLKConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001832:	4a88      	ldr	r2, [pc, #544]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001834:	68a1      	ldr	r1, [r4, #8]
 8001836:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001838:	f023 0303 	bic.w	r3, r3, #3
 800183c:	430b      	orrs	r3, r1
 800183e:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001840:	0787      	lsls	r7, r0, #30
 8001842:	d506      	bpl.n	8001852 <HAL_RCCEx_PeriphCLKConfig+0x7a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001844:	4a83      	ldr	r2, [pc, #524]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001846:	68e1      	ldr	r1, [r4, #12]
 8001848:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800184a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800184e:	430b      	orrs	r3, r1
 8001850:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001852:	0746      	lsls	r6, r0, #29
 8001854:	d506      	bpl.n	8001864 <HAL_RCCEx_PeriphCLKConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001856:	4a7f      	ldr	r2, [pc, #508]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001858:	6921      	ldr	r1, [r4, #16]
 800185a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800185c:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8001860:	430b      	orrs	r3, r1
 8001862:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001864:	0685      	lsls	r5, r0, #26
 8001866:	d506      	bpl.n	8001876 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001868:	4a7a      	ldr	r2, [pc, #488]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800186a:	69e1      	ldr	r1, [r4, #28]
 800186c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800186e:	f023 0310 	bic.w	r3, r3, #16
 8001872:	430b      	orrs	r3, r1
 8001874:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001876:	0381      	lsls	r1, r0, #14
 8001878:	d506      	bpl.n	8001888 <HAL_RCCEx_PeriphCLKConfig+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800187a:	4a76      	ldr	r2, [pc, #472]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800187c:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800187e:	6853      	ldr	r3, [r2, #4]
 8001880:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001884:	430b      	orrs	r3, r1
 8001886:	6053      	str	r3, [r2, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001888:	0642      	lsls	r2, r0, #25
 800188a:	d506      	bpl.n	800189a <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800188c:	4a71      	ldr	r2, [pc, #452]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800188e:	6a21      	ldr	r1, [r4, #32]
 8001890:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001892:	f023 0320 	bic.w	r3, r3, #32
 8001896:	430b      	orrs	r3, r1
 8001898:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800189a:	0343      	lsls	r3, r0, #13
 800189c:	d506      	bpl.n	80018ac <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800189e:	4a6d      	ldr	r2, [pc, #436]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80018a0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80018a2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80018a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80018a8:	430b      	orrs	r3, r1
 80018aa:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80018ac:	0707      	lsls	r7, r0, #28
 80018ae:	d506      	bpl.n	80018be <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80018b0:	4a68      	ldr	r2, [pc, #416]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80018b2:	6961      	ldr	r1, [r4, #20]
 80018b4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80018b6:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80018ba:	430b      	orrs	r3, r1
 80018bc:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80018be:	06c6      	lsls	r6, r0, #27
 80018c0:	d506      	bpl.n	80018d0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80018c2:	4a64      	ldr	r2, [pc, #400]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80018c4:	69a1      	ldr	r1, [r4, #24]
 80018c6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80018c8:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80018cc:	430b      	orrs	r3, r1
 80018ce:	6313      	str	r3, [r2, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80018d0:	0585      	lsls	r5, r0, #22
 80018d2:	d506      	bpl.n	80018e2 <HAL_RCCEx_PeriphCLKConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80018d4:	4a5f      	ldr	r2, [pc, #380]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80018d6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80018d8:	6853      	ldr	r3, [r2, #4]
 80018da:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80018de:	430b      	orrs	r3, r1
 80018e0:	6053      	str	r3, [r2, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80018e2:	0601      	lsls	r1, r0, #24
 80018e4:	d506      	bpl.n	80018f4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80018e6:	4a5b      	ldr	r2, [pc, #364]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80018e8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80018ea:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80018ec:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 80018f0:	430b      	orrs	r3, r1
 80018f2:	62d3      	str	r3, [r2, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80018f4:	05c2      	lsls	r2, r0, #23
 80018f6:	d506      	bpl.n	8001906 <HAL_RCCEx_PeriphCLKConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80018f8:	4a56      	ldr	r2, [pc, #344]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80018fa:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80018fc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80018fe:	f423 5378 	bic.w	r3, r3, #15872	; 0x3e00
 8001902:	430b      	orrs	r3, r1
 8001904:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001906:	04c3      	lsls	r3, r0, #19
 8001908:	d506      	bpl.n	8001918 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800190a:	4a52      	ldr	r2, [pc, #328]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800190c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800190e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001910:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001914:	430b      	orrs	r3, r1
 8001916:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8001918:	0487      	lsls	r7, r0, #18
 800191a:	d506      	bpl.n	800192a <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800191c:	4a4d      	ldr	r2, [pc, #308]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800191e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001920:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001922:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001926:	430b      	orrs	r3, r1
 8001928:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 800192a:	02c6      	lsls	r6, r0, #11
 800192c:	d506      	bpl.n	800193c <HAL_RCCEx_PeriphCLKConfig+0x164>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 800192e:	4a49      	ldr	r2, [pc, #292]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001930:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001932:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001934:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001938:	430b      	orrs	r3, r1
 800193a:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800193c:	0285      	lsls	r5, r0, #10
 800193e:	d506      	bpl.n	800194e <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8001940:	4a44      	ldr	r2, [pc, #272]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001942:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001944:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001946:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800194a:	430b      	orrs	r3, r1
 800194c:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800194e:	0241      	lsls	r1, r0, #9
 8001950:	d506      	bpl.n	8001960 <HAL_RCCEx_PeriphCLKConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001952:	4a40      	ldr	r2, [pc, #256]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001954:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8001956:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001958:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800195c:	430b      	orrs	r3, r1
 800195e:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8001960:	0202      	lsls	r2, r0, #8
 8001962:	d506      	bpl.n	8001972 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8001964:	4a3b      	ldr	r2, [pc, #236]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001966:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8001968:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800196a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800196e:	430b      	orrs	r3, r1
 8001970:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8001972:	01c3      	lsls	r3, r0, #7
 8001974:	d506      	bpl.n	8001984 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8001976:	4a37      	ldr	r2, [pc, #220]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001978:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800197a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800197c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001980:	430b      	orrs	r3, r1
 8001982:	6313      	str	r3, [r2, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8001984:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8001988:	d01c      	beq.n	80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800198a:	4a32      	ldr	r2, [pc, #200]	; (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800198c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800198e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001990:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001994:	430b      	orrs	r3, r1
 8001996:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8001998:	2000      	movs	r0, #0
 800199a:	e013      	b.n	80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    FlagStatus       pwrclkchanged = RESET;
 800199c:	2600      	movs	r6, #0
 800199e:	e730      	b.n	8001802 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019a6:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80019a8:	f7fe fc98 	bl	80002dc <HAL_GetTick>
 80019ac:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	05d9      	lsls	r1, r3, #23
 80019b2:	f53f af2b 	bmi.w	800180c <HAL_RCCEx_PeriphCLKConfig+0x34>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019b6:	f7fe fc91 	bl	80002dc <HAL_GetTick>
 80019ba:	eba0 0008 	sub.w	r0, r0, r8
 80019be:	2864      	cmp	r0, #100	; 0x64
 80019c0:	d9f5      	bls.n	80019ae <HAL_RCCEx_PeriphCLKConfig+0x1d6>
          return HAL_TIMEOUT;
 80019c2:	2003      	movs	r0, #3
}
 80019c4:	b002      	add	sp, #8
 80019c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80019ca:	6862      	ldr	r2, [r4, #4]
 80019cc:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80019d0:	4293      	cmp	r3, r2
 80019d2:	f43f af20 	beq.w	8001816 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80019d6:	6a29      	ldr	r1, [r5, #32]
 80019d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019dc:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 80019e0:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 80019e4:	f8df e074 	ldr.w	lr, [pc, #116]	; 8001a5c <HAL_RCCEx_PeriphCLKConfig+0x284>
 80019e8:	fab2 f282 	clz	r2, r2
 80019ec:	4472      	add	r2, lr
 80019ee:	0092      	lsls	r2, r2, #2
 80019f0:	2701      	movs	r7, #1
 80019f2:	6017      	str	r7, [r2, #0]
 80019f4:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 80019f8:	fab3 f383 	clz	r3, r3
 80019fc:	4473      	add	r3, lr
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001a04:	07ca      	lsls	r2, r1, #31
      RCC->BDCR = temp_reg;
 8001a06:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001a08:	f57f af05 	bpl.w	8001816 <HAL_RCCEx_PeriphCLKConfig+0x3e>
        tickstart = HAL_GetTick();
 8001a0c:	f7fe fc66 	bl	80002dc <HAL_GetTick>
 8001a10:	f04f 0802 	mov.w	r8, #2
 8001a14:	4682      	mov	sl, r0
 8001a16:	46c1      	mov	r9, r8
 8001a18:	fa98 f3a8 	rbit	r3, r8
 8001a1c:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a20:	b1a3      	cbz	r3, 8001a4c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8001a22:	6a2a      	ldr	r2, [r5, #32]
 8001a24:	fa99 f3a9 	rbit	r3, r9
 8001a28:	fab3 f383 	clz	r3, r3
 8001a2c:	f003 031f 	and.w	r3, r3, #31
 8001a30:	fa07 f303 	lsl.w	r3, r7, r3
 8001a34:	4213      	tst	r3, r2
 8001a36:	f47f aeee 	bne.w	8001816 <HAL_RCCEx_PeriphCLKConfig+0x3e>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a3a:	f7fe fc4f 	bl	80002dc <HAL_GetTick>
 8001a3e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001a42:	eba0 000a 	sub.w	r0, r0, sl
 8001a46:	4298      	cmp	r0, r3
 8001a48:	d9e6      	bls.n	8001a18 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8001a4a:	e7ba      	b.n	80019c2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8001a4c:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a50:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8001a52:	e7e7      	b.n	8001a24 <HAL_RCCEx_PeriphCLKConfig+0x24c>
 8001a54:	40021000 	.word	0x40021000
 8001a58:	40007000 	.word	0x40007000
 8001a5c:	10908100 	.word	0x10908100

08001a60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001a60:	b538      	push	{r3, r4, r5, lr}
 8001a62:	4604      	mov	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001a64:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001a66:	6921      	ldr	r1, [r4, #16]
 8001a68:	68a2      	ldr	r2, [r4, #8]
 8001a6a:	69c3      	ldr	r3, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001a6c:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001a6e:	430a      	orrs	r2, r1
 8001a70:	6961      	ldr	r1, [r4, #20]
 8001a72:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001a74:	4977      	ldr	r1, [pc, #476]	; (8001c54 <UART_SetConfig+0x1f4>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001a76:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001a78:	4001      	ands	r1, r0
 8001a7a:	430a      	orrs	r2, r1
 8001a7c:	602a      	str	r2, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001a7e:	686a      	ldr	r2, [r5, #4]
 8001a80:	68e1      	ldr	r1, [r4, #12]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001a82:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001a84:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001a88:	430a      	orrs	r2, r1
 8001a8a:	606a      	str	r2, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001a8c:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001a8e:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001a90:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001a94:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001a96:	430a      	orrs	r2, r1
 8001a98:	60aa      	str	r2, [r5, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001a9a:	4a6f      	ldr	r2, [pc, #444]	; (8001c58 <UART_SetConfig+0x1f8>)
 8001a9c:	4295      	cmp	r5, r2
 8001a9e:	d112      	bne.n	8001ac6 <UART_SetConfig+0x66>
 8001aa0:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 8001aa4:	496d      	ldr	r1, [pc, #436]	; (8001c5c <UART_SetConfig+0x1fc>)
 8001aa6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001aa8:	f002 0203 	and.w	r2, r2, #3

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001aac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001ab0:	5c8a      	ldrb	r2, [r1, r2]
 8001ab2:	d066      	beq.n	8001b82 <UART_SetConfig+0x122>
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
  }
  else
  {
    switch (clocksource)
 8001ab4:	2a08      	cmp	r2, #8
 8001ab6:	d819      	bhi.n	8001aec <UART_SetConfig+0x8c>
 8001ab8:	e8df f002 	tbb	[pc, r2]
 8001abc:	189e92c2 	.word	0x189e92c2
 8001ac0:	181818a9 	.word	0x181818a9
 8001ac4:	ac          	.byte	0xac
 8001ac5:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001ac6:	4a66      	ldr	r2, [pc, #408]	; (8001c60 <UART_SetConfig+0x200>)
 8001ac8:	4295      	cmp	r5, r2
 8001aca:	d124      	bne.n	8001b16 <UART_SetConfig+0xb6>
 8001acc:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 8001ad0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001ad2:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8001ad6:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001ada:	f000 80a0 	beq.w	8001c1e <UART_SetConfig+0x1be>
 8001ade:	d807      	bhi.n	8001af0 <UART_SetConfig+0x90>
 8001ae0:	2a00      	cmp	r2, #0
 8001ae2:	f000 80aa 	beq.w	8001c3a <UART_SetConfig+0x1da>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ae6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001aea:	d076      	beq.n	8001bda <UART_SetConfig+0x17a>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8001aec:	2001      	movs	r0, #1
        break;
    }
  }

  return ret;
 8001aee:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001af0:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8001af4:	f000 8099 	beq.w	8001c2a <UART_SetConfig+0x1ca>
 8001af8:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 8001afc:	d1f3      	bne.n	8001ae6 <UART_SetConfig+0x86>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001afe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b02:	d179      	bne.n	8001bf8 <UART_SetConfig+0x198>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001b04:	6860      	ldr	r0, [r4, #4]
 8001b06:	0843      	lsrs	r3, r0, #1
 8001b08:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001b0c:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001b10:	fbb3 f3f0 	udiv	r3, r3, r0
 8001b14:	e054      	b.n	8001bc0 <UART_SetConfig+0x160>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b16:	4a53      	ldr	r2, [pc, #332]	; (8001c64 <UART_SetConfig+0x204>)
 8001b18:	4295      	cmp	r5, r2
 8001b1a:	d10e      	bne.n	8001b3a <UART_SetConfig+0xda>
 8001b1c:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 8001b20:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001b22:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 8001b26:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8001b2a:	d078      	beq.n	8001c1e <UART_SetConfig+0x1be>
 8001b2c:	d9d8      	bls.n	8001ae0 <UART_SetConfig+0x80>
 8001b2e:	f5b2 2f00 	cmp.w	r2, #524288	; 0x80000
 8001b32:	d07a      	beq.n	8001c2a <UART_SetConfig+0x1ca>
 8001b34:	f5b2 2f40 	cmp.w	r2, #786432	; 0xc0000
 8001b38:	e7e0      	b.n	8001afc <UART_SetConfig+0x9c>
 8001b3a:	4a4b      	ldr	r2, [pc, #300]	; (8001c68 <UART_SetConfig+0x208>)
 8001b3c:	4295      	cmp	r5, r2
 8001b3e:	d10e      	bne.n	8001b5e <UART_SetConfig+0xfe>
 8001b40:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 8001b44:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001b46:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 8001b4a:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8001b4e:	d066      	beq.n	8001c1e <UART_SetConfig+0x1be>
 8001b50:	d9c6      	bls.n	8001ae0 <UART_SetConfig+0x80>
 8001b52:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8001b56:	d068      	beq.n	8001c2a <UART_SetConfig+0x1ca>
 8001b58:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8001b5c:	e7ce      	b.n	8001afc <UART_SetConfig+0x9c>
 8001b5e:	4a43      	ldr	r2, [pc, #268]	; (8001c6c <UART_SetConfig+0x20c>)
 8001b60:	4295      	cmp	r5, r2
 8001b62:	d1c0      	bne.n	8001ae6 <UART_SetConfig+0x86>
 8001b64:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 8001b68:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001b6a:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 8001b6e:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8001b72:	d054      	beq.n	8001c1e <UART_SetConfig+0x1be>
 8001b74:	d9b4      	bls.n	8001ae0 <UART_SetConfig+0x80>
 8001b76:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8001b7a:	d056      	beq.n	8001c2a <UART_SetConfig+0x1ca>
 8001b7c:	f5b2 0f40 	cmp.w	r2, #12582912	; 0xc00000
 8001b80:	e7bc      	b.n	8001afc <UART_SetConfig+0x9c>
    switch (clocksource)
 8001b82:	2a08      	cmp	r2, #8
 8001b84:	d829      	bhi.n	8001bda <UART_SetConfig+0x17a>
 8001b86:	a301      	add	r3, pc, #4	; (adr r3, 8001b8c <UART_SetConfig+0x12c>)
 8001b88:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8001b8c:	08001bb1 	.word	0x08001bb1
 8001b90:	08001bd5 	.word	0x08001bd5
 8001b94:	08001b05 	.word	0x08001b05
 8001b98:	08001bdb 	.word	0x08001bdb
 8001b9c:	08001c25 	.word	0x08001c25
 8001ba0:	08001bdb 	.word	0x08001bdb
 8001ba4:	08001bdb 	.word	0x08001bdb
 8001ba8:	08001bdb 	.word	0x08001bdb
 8001bac:	08001c31 	.word	0x08001c31
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001bb0:	f7ff fde2 	bl	8001778 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001bb4:	6861      	ldr	r1, [r4, #4]
 8001bb6:	084a      	lsrs	r2, r1, #1
 8001bb8:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8001bbc:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bc0:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001bc2:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8001bc4:	f023 020f 	bic.w	r2, r3, #15
    huart->Instance->BRR = brrtemp;
 8001bc8:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001bca:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	60cb      	str	r3, [r1, #12]
 8001bd2:	bd38      	pop	{r3, r4, r5, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001bd4:	f7ff fde8 	bl	80017a8 <HAL_RCC_GetPCLK2Freq>
 8001bd8:	e7ec      	b.n	8001bb4 <UART_SetConfig+0x154>
        ret = HAL_ERROR;
 8001bda:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	e7f1      	b.n	8001bc4 <UART_SetConfig+0x164>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001be0:	f7ff fde2 	bl	80017a8 <HAL_RCC_GetPCLK2Freq>
 8001be4:	6863      	ldr	r3, [r4, #4]
 8001be6:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8001bea:	fbb0 f0f3 	udiv	r0, r0, r3
 8001bee:	4b1a      	ldr	r3, [pc, #104]	; (8001c58 <UART_SetConfig+0x1f8>)
 8001bf0:	b280      	uxth	r0, r0
 8001bf2:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001bf4:	2000      	movs	r0, #0
        break;
 8001bf6:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001bf8:	6862      	ldr	r2, [r4, #4]
 8001bfa:	0853      	lsrs	r3, r2, #1
 8001bfc:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8001c00:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001c04:	fbb3 f3f2 	udiv	r3, r3, r2
 8001c08:	b29b      	uxth	r3, r3
 8001c0a:	60eb      	str	r3, [r5, #12]
 8001c0c:	e7f2      	b.n	8001bf4 <UART_SetConfig+0x194>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001c0e:	f7ff fcbf 	bl	8001590 <HAL_RCC_GetSysClockFreq>
 8001c12:	e017      	b.n	8001c44 <UART_SetConfig+0x1e4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001c14:	6862      	ldr	r2, [r4, #4]
 8001c16:	0853      	lsrs	r3, r2, #1
 8001c18:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001c1c:	e7f2      	b.n	8001c04 <UART_SetConfig+0x1a4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001c1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c22:	d1f4      	bne.n	8001c0e <UART_SetConfig+0x1ae>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001c24:	f7ff fcb4 	bl	8001590 <HAL_RCC_GetSysClockFreq>
 8001c28:	e7c4      	b.n	8001bb4 <UART_SetConfig+0x154>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001c2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c2e:	d1f1      	bne.n	8001c14 <UART_SetConfig+0x1b4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001c30:	6860      	ldr	r0, [r4, #4]
 8001c32:	0843      	lsrs	r3, r0, #1
 8001c34:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001c38:	e76a      	b.n	8001b10 <UART_SetConfig+0xb0>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001c3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c3e:	d0b7      	beq.n	8001bb0 <UART_SetConfig+0x150>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001c40:	f7ff fd9a 	bl	8001778 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001c44:	6863      	ldr	r3, [r4, #4]
 8001c46:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8001c4a:	fbb0 f0f3 	udiv	r0, r0, r3
 8001c4e:	b280      	uxth	r0, r0
 8001c50:	60e8      	str	r0, [r5, #12]
 8001c52:	e7cf      	b.n	8001bf4 <UART_SetConfig+0x194>
 8001c54:	efff69f3 	.word	0xefff69f3
 8001c58:	40013800 	.word	0x40013800
 8001c5c:	08002c18 	.word	0x08002c18
 8001c60:	40004400 	.word	0x40004400
 8001c64:	40004800 	.word	0x40004800
 8001c68:	40004c00 	.word	0x40004c00
 8001c6c:	40005000 	.word	0x40005000

08001c70 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001c70:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001c72:	07da      	lsls	r2, r3, #31
{
 8001c74:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001c76:	d506      	bpl.n	8001c86 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001c78:	6801      	ldr	r1, [r0, #0]
 8001c7a:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001c7c:	684a      	ldr	r2, [r1, #4]
 8001c7e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001c82:	4322      	orrs	r2, r4
 8001c84:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001c86:	079c      	lsls	r4, r3, #30
 8001c88:	d506      	bpl.n	8001c98 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001c8a:	6801      	ldr	r1, [r0, #0]
 8001c8c:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001c8e:	684a      	ldr	r2, [r1, #4]
 8001c90:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001c94:	4322      	orrs	r2, r4
 8001c96:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001c98:	0759      	lsls	r1, r3, #29
 8001c9a:	d506      	bpl.n	8001caa <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001c9c:	6801      	ldr	r1, [r0, #0]
 8001c9e:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001ca0:	684a      	ldr	r2, [r1, #4]
 8001ca2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001ca6:	4322      	orrs	r2, r4
 8001ca8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001caa:	071a      	lsls	r2, r3, #28
 8001cac:	d506      	bpl.n	8001cbc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001cae:	6801      	ldr	r1, [r0, #0]
 8001cb0:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001cb2:	684a      	ldr	r2, [r1, #4]
 8001cb4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001cb8:	4322      	orrs	r2, r4
 8001cba:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001cbc:	06dc      	lsls	r4, r3, #27
 8001cbe:	d506      	bpl.n	8001cce <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001cc0:	6801      	ldr	r1, [r0, #0]
 8001cc2:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001cc4:	688a      	ldr	r2, [r1, #8]
 8001cc6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001cca:	4322      	orrs	r2, r4
 8001ccc:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001cce:	0699      	lsls	r1, r3, #26
 8001cd0:	d506      	bpl.n	8001ce0 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001cd2:	6801      	ldr	r1, [r0, #0]
 8001cd4:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001cd6:	688a      	ldr	r2, [r1, #8]
 8001cd8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001cdc:	4322      	orrs	r2, r4
 8001cde:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001ce0:	065a      	lsls	r2, r3, #25
 8001ce2:	d50f      	bpl.n	8001d04 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001ce4:	6801      	ldr	r1, [r0, #0]
 8001ce6:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001ce8:	684a      	ldr	r2, [r1, #4]
 8001cea:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001cee:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001cf0:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001cf4:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001cf6:	d105      	bne.n	8001d04 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001cf8:	684a      	ldr	r2, [r1, #4]
 8001cfa:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001cfc:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001d00:	4322      	orrs	r2, r4
 8001d02:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001d04:	061b      	lsls	r3, r3, #24
 8001d06:	d506      	bpl.n	8001d16 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001d08:	6802      	ldr	r2, [r0, #0]
 8001d0a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001d0c:	6853      	ldr	r3, [r2, #4]
 8001d0e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001d12:	430b      	orrs	r3, r1
 8001d14:	6053      	str	r3, [r2, #4]
 8001d16:	bd10      	pop	{r4, pc}

08001d18 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d1c:	9d06      	ldr	r5, [sp, #24]
 8001d1e:	4604      	mov	r4, r0
 8001d20:	460f      	mov	r7, r1
 8001d22:	4616      	mov	r6, r2
 8001d24:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d26:	6821      	ldr	r1, [r4, #0]
 8001d28:	69ca      	ldr	r2, [r1, #28]
 8001d2a:	ea37 0302 	bics.w	r3, r7, r2
 8001d2e:	bf0c      	ite	eq
 8001d30:	2201      	moveq	r2, #1
 8001d32:	2200      	movne	r2, #0
 8001d34:	42b2      	cmp	r2, r6
 8001d36:	d002      	beq.n	8001d3e <UART_WaitOnFlagUntilTimeout+0x26>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001d38:	2000      	movs	r0, #0
}
 8001d3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001d3e:	1c6b      	adds	r3, r5, #1
 8001d40:	d0f2      	beq.n	8001d28 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001d42:	b99d      	cbnz	r5, 8001d6c <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001d44:	6823      	ldr	r3, [r4, #0]
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001d4c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d4e:	689a      	ldr	r2, [r3, #8]
 8001d50:	f022 0201 	bic.w	r2, r2, #1
 8001d54:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8001d56:	2320      	movs	r3, #32
 8001d58:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8001d5c:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 8001d60:	2300      	movs	r3, #0
 8001d62:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 8001d66:	2003      	movs	r0, #3
 8001d68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001d6c:	f7fe fab6 	bl	80002dc <HAL_GetTick>
 8001d70:	eba0 0008 	sub.w	r0, r0, r8
 8001d74:	4285      	cmp	r5, r0
 8001d76:	d2d6      	bcs.n	8001d26 <UART_WaitOnFlagUntilTimeout+0xe>
 8001d78:	e7e4      	b.n	8001d44 <UART_WaitOnFlagUntilTimeout+0x2c>

08001d7a <HAL_UART_Transmit>:
{
 8001d7a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001d7e:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8001d80:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8001d84:	2b20      	cmp	r3, #32
{
 8001d86:	4604      	mov	r4, r0
 8001d88:	460d      	mov	r5, r1
 8001d8a:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8001d8c:	d14c      	bne.n	8001e28 <HAL_UART_Transmit+0xae>
    if((pData == NULL ) || (Size == 0U))
 8001d8e:	2900      	cmp	r1, #0
 8001d90:	d048      	beq.n	8001e24 <HAL_UART_Transmit+0xaa>
 8001d92:	2a00      	cmp	r2, #0
 8001d94:	d046      	beq.n	8001e24 <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 8001d96:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d044      	beq.n	8001e28 <HAL_UART_Transmit+0xae>
 8001d9e:	2301      	movs	r3, #1
 8001da0:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001da4:	2300      	movs	r3, #0
 8001da6:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001da8:	2321      	movs	r3, #33	; 0x21
 8001daa:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
    tickstart = HAL_GetTick();
 8001dae:	f7fe fa95 	bl	80002dc <HAL_GetTick>
    huart->TxXferSize = Size;
 8001db2:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 8001db6:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8001db8:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8001dbc:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8001dc0:	b292      	uxth	r2, r2
 8001dc2:	b962      	cbnz	r2, 8001dde <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001dc4:	9700      	str	r7, [sp, #0]
 8001dc6:	4633      	mov	r3, r6
 8001dc8:	2140      	movs	r1, #64	; 0x40
 8001dca:	4620      	mov	r0, r4
 8001dcc:	f7ff ffa4 	bl	8001d18 <UART_WaitOnFlagUntilTimeout>
 8001dd0:	b998      	cbnz	r0, 8001dfa <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 8001dd2:	2320      	movs	r3, #32
 8001dd4:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    __HAL_UNLOCK(huart);
 8001dd8:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    return HAL_OK;
 8001ddc:	e00e      	b.n	8001dfc <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 8001dde:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001de2:	9700      	str	r7, [sp, #0]
      huart->TxXferCount--;
 8001de4:	3b01      	subs	r3, #1
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001dec:	2200      	movs	r2, #0
 8001dee:	4633      	mov	r3, r6
 8001df0:	2180      	movs	r1, #128	; 0x80
 8001df2:	4620      	mov	r0, r4
 8001df4:	f7ff ff90 	bl	8001d18 <UART_WaitOnFlagUntilTimeout>
 8001df8:	b118      	cbz	r0, 8001e02 <HAL_UART_Transmit+0x88>
        return HAL_TIMEOUT;
 8001dfa:	2003      	movs	r0, #3
}
 8001dfc:	b002      	add	sp, #8
 8001dfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e02:	68a3      	ldr	r3, [r4, #8]
 8001e04:	6822      	ldr	r2, [r4, #0]
 8001e06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e0a:	d107      	bne.n	8001e1c <HAL_UART_Transmit+0xa2>
 8001e0c:	6923      	ldr	r3, [r4, #16]
 8001e0e:	b92b      	cbnz	r3, 8001e1c <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001e10:	f835 3b02 	ldrh.w	r3, [r5], #2
 8001e14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e18:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2U;
 8001e1a:	e7cf      	b.n	8001dbc <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8001e1c:	782b      	ldrb	r3, [r5, #0]
 8001e1e:	8513      	strh	r3, [r2, #40]	; 0x28
 8001e20:	3501      	adds	r5, #1
 8001e22:	e7cb      	b.n	8001dbc <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8001e24:	2001      	movs	r0, #1
 8001e26:	e7e9      	b.n	8001dfc <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 8001e28:	2002      	movs	r0, #2
 8001e2a:	e7e7      	b.n	8001dfc <HAL_UART_Transmit+0x82>

08001e2c <UART_CheckIdleState>:
{
 8001e2c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001e2e:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e30:	2600      	movs	r6, #0
 8001e32:	66c6      	str	r6, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8001e34:	f7fe fa52 	bl	80002dc <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001e38:	6823      	ldr	r3, [r4, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8001e3e:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001e40:	d417      	bmi.n	8001e72 <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001e42:	6823      	ldr	r3, [r4, #0]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	075b      	lsls	r3, r3, #29
 8001e48:	d50a      	bpl.n	8001e60 <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001e4a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001e4e:	9300      	str	r3, [sp, #0]
 8001e50:	2200      	movs	r2, #0
 8001e52:	462b      	mov	r3, r5
 8001e54:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001e58:	4620      	mov	r0, r4
 8001e5a:	f7ff ff5d 	bl	8001d18 <UART_WaitOnFlagUntilTimeout>
 8001e5e:	b9a0      	cbnz	r0, 8001e8a <UART_CheckIdleState+0x5e>
  huart->gState  = HAL_UART_STATE_READY;
 8001e60:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8001e62:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 8001e64:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 8001e68:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8001e6c:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
  return HAL_OK;
 8001e70:	e00c      	b.n	8001e8c <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001e72:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001e76:	9300      	str	r3, [sp, #0]
 8001e78:	4632      	mov	r2, r6
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8001e80:	4620      	mov	r0, r4
 8001e82:	f7ff ff49 	bl	8001d18 <UART_WaitOnFlagUntilTimeout>
 8001e86:	2800      	cmp	r0, #0
 8001e88:	d0db      	beq.n	8001e42 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8001e8a:	2003      	movs	r0, #3
}
 8001e8c:	b002      	add	sp, #8
 8001e8e:	bd70      	pop	{r4, r5, r6, pc}

08001e90 <HAL_UART_Init>:
{
 8001e90:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001e92:	4604      	mov	r4, r0
 8001e94:	b360      	cbz	r0, 8001ef0 <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 8001e96:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8001e9a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001e9e:	b91b      	cbnz	r3, 8001ea8 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001ea0:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 8001ea4:	f000 f9ba 	bl	800221c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001ea8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001eaa:	2324      	movs	r3, #36	; 0x24
 8001eac:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8001eb0:	6813      	ldr	r3, [r2, #0]
 8001eb2:	f023 0301 	bic.w	r3, r3, #1
 8001eb6:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001eb8:	4620      	mov	r0, r4
 8001eba:	f7ff fdd1 	bl	8001a60 <UART_SetConfig>
 8001ebe:	2801      	cmp	r0, #1
 8001ec0:	d016      	beq.n	8001ef0 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001ec2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001ec4:	b113      	cbz	r3, 8001ecc <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8001ec6:	4620      	mov	r0, r4
 8001ec8:	f7ff fed2 	bl	8001c70 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ecc:	6823      	ldr	r3, [r4, #0]
 8001ece:	685a      	ldr	r2, [r3, #4]
 8001ed0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001ed4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ed6:	689a      	ldr	r2, [r3, #8]
 8001ed8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001edc:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8001ee4:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8001ee6:	601a      	str	r2, [r3, #0]
}
 8001ee8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8001eec:	f7ff bf9e 	b.w	8001e2c <UART_CheckIdleState>
}
 8001ef0:	2001      	movs	r0, #1
 8001ef2:	bd10      	pop	{r4, pc}

08001ef4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ef4:	b510      	push	{r4, lr}
 8001ef6:	b0a6      	sub	sp, #152	; 0x98
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ef8:	2302      	movs	r3, #2
 8001efa:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001efc:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001efe:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f00:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f04:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f06:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001f08:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001f0a:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f0c:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001f0e:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001f10:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001f12:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f14:	f7ff f8be 	bl	8001094 <HAL_RCC_OscConfig>
 8001f18:	4601      	mov	r1, r0
 8001f1a:	b100      	cbz	r0, 8001f1e <SystemClock_Config+0x2a>
 8001f1c:	e7fe      	b.n	8001f1c <SystemClock_Config+0x28>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f1e:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001f20:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f22:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001f24:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f26:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001f28:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f2a:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001f2c:	f7ff fb5c 	bl	80015e8 <HAL_RCC_ClockConfig>
 8001f30:	b100      	cbz	r0, 8001f34 <SystemClock_Config+0x40>
 8001f32:	e7fe      	b.n	8001f32 <SystemClock_Config+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC34;
 8001f34:	f44f 7381 	mov.w	r3, #258	; 0x102
 8001f38:	9310      	str	r3, [sp, #64]	; 0x40
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001f3a:	9013      	str	r0, [sp, #76]	; 0x4c
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8001f3c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f40:	a810      	add	r0, sp, #64	; 0x40
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8001f42:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f44:	f7ff fc48 	bl	80017d8 <HAL_RCCEx_PeriphCLKConfig>
 8001f48:	4604      	mov	r4, r0
 8001f4a:	b100      	cbz	r0, 8001f4e <SystemClock_Config+0x5a>
 8001f4c:	e7fe      	b.n	8001f4c <SystemClock_Config+0x58>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001f4e:	f7ff fc0d 	bl	800176c <HAL_RCC_GetHCLKFreq>
 8001f52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f56:	fbb0 f0f3 	udiv	r0, r0, r3
 8001f5a:	f7fe ff31 	bl	8000dc0 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001f5e:	2004      	movs	r0, #4
 8001f60:	f7fe ff44 	bl	8000dec <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001f64:	4622      	mov	r2, r4
 8001f66:	4621      	mov	r1, r4
 8001f68:	f04f 30ff 	mov.w	r0, #4294967295
 8001f6c:	f7fe fef4 	bl	8000d58 <HAL_NVIC_SetPriority>
}
 8001f70:	b026      	add	sp, #152	; 0x98
 8001f72:	bd10      	pop	{r4, pc}

08001f74 <main>:
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b08c      	sub	sp, #48	; 0x30
  HAL_Init();
 8001f78:	f7fe f996 	bl	80002a8 <HAL_Init>
  SystemClock_Config();
 8001f7c:	f7ff ffba 	bl	8001ef4 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f80:	4b5a      	ldr	r3, [pc, #360]	; (80020ec <main+0x178>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8001f82:	485b      	ldr	r0, [pc, #364]	; (80020f0 <main+0x17c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f84:	695a      	ldr	r2, [r3, #20]
  hadc3.Instance = ADC3;
 8001f86:	4c5b      	ldr	r4, [pc, #364]	; (80020f4 <main+0x180>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f88:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001f8c:	615a      	str	r2, [r3, #20]
 8001f8e:	695a      	ldr	r2, [r3, #20]
 8001f90:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8001f94:	9200      	str	r2, [sp, #0]
 8001f96:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f98:	695a      	ldr	r2, [r3, #20]
 8001f9a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001f9e:	615a      	str	r2, [r3, #20]
 8001fa0:	695a      	ldr	r2, [r3, #20]
 8001fa2:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001fa6:	9201      	str	r2, [sp, #4]
 8001fa8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001faa:	695a      	ldr	r2, [r3, #20]
 8001fac:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001fb0:	615a      	str	r2, [r3, #20]
 8001fb2:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8001fb4:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fb6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8001fba:	4611      	mov	r1, r2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fbc:	9302      	str	r3, [sp, #8]
 8001fbe:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8001fc0:	f7ff f862 	bl	8001088 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	2102      	movs	r1, #2
 8001fc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fcc:	2500      	movs	r5, #0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8001fce:	f7ff f85b 	bl	8001088 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001fd2:	2601      	movs	r6, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fd4:	a906      	add	r1, sp, #24
 8001fd6:	4846      	ldr	r0, [pc, #280]	; (80020f0 <main+0x17c>)
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001fd8:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fda:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fdc:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fde:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fe0:	f7fe ff82 	bl	8000ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001fe4:	2302      	movs	r3, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fea:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001fec:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fee:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff0:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff2:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff4:	f7fe ff78 	bl	8000ee8 <HAL_GPIO_Init>
  hadc3.Instance = ADC3;
 8001ff8:	4b3f      	ldr	r3, [pc, #252]	; (80020f8 <main+0x184>)
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001ffa:	60a5      	str	r5, [r4, #8]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001ffc:	e884 0028 	stmia.w	r4, {r3, r5}
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8002000:	4620      	mov	r0, r4
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002002:	2304      	movs	r3, #4
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002004:	6125      	str	r5, [r4, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8002006:	61e5      	str	r5, [r4, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8002008:	6265      	str	r5, [r4, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800200a:	6325      	str	r5, [r4, #48]	; 0x30
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800200c:	62e6      	str	r6, [r4, #44]	; 0x2c
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800200e:	60e5      	str	r5, [r4, #12]
  hadc3.Init.NbrOfConversion = 1;
 8002010:	6226      	str	r6, [r4, #32]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8002012:	6365      	str	r5, [r4, #52]	; 0x34
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002014:	6163      	str	r3, [r4, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8002016:	61a5      	str	r5, [r4, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002018:	63a5      	str	r5, [r4, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800201a:	f7fe f9db 	bl	80003d4 <HAL_ADC_Init>
 800201e:	b100      	cbz	r0, 8002022 <main+0xae>
 8002020:	e7fe      	b.n	8002020 <main+0xac>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002022:	a90c      	add	r1, sp, #48	; 0x30
 8002024:	f841 0d24 	str.w	r0, [r1, #-36]!
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8002028:	4620      	mov	r0, r4
 800202a:	f7fe fdf3 	bl	8000c14 <HAL_ADCEx_MultiModeConfigChannel>
 800202e:	b100      	cbz	r0, 8002032 <main+0xbe>
 8002030:	e7fe      	b.n	8002030 <main+0xbc>
  sConfig.Channel = ADC_CHANNEL_12;
 8002032:	270c      	movs	r7, #12
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002034:	9009      	str	r0, [sp, #36]	; 0x24
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002036:	9008      	str	r0, [sp, #32]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002038:	900a      	str	r0, [sp, #40]	; 0x28
  sConfig.Offset = 0;
 800203a:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800203c:	a906      	add	r1, sp, #24
 800203e:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_12;
 8002040:	9706      	str	r7, [sp, #24]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002042:	9607      	str	r6, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002044:	f7fe fc4e 	bl	80008e4 <HAL_ADC_ConfigChannel>
 8002048:	b100      	cbz	r0, 800204c <main+0xd8>
 800204a:	e7fe      	b.n	800204a <main+0xd6>
  hdac1.Instance = DAC1;
 800204c:	4d2b      	ldr	r5, [pc, #172]	; (80020fc <main+0x188>)
 800204e:	4b2c      	ldr	r3, [pc, #176]	; (8002100 <main+0x18c>)
 8002050:	602b      	str	r3, [r5, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002052:	4628      	mov	r0, r5
 8002054:	f7fe fedb 	bl	8000e0e <HAL_DAC_Init>
 8002058:	b100      	cbz	r0, 800205c <main+0xe8>
 800205a:	e7fe      	b.n	800205a <main+0xe6>
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800205c:	9006      	str	r0, [sp, #24]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800205e:	9007      	str	r0, [sp, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002060:	2210      	movs	r2, #16
 8002062:	a906      	add	r1, sp, #24
 8002064:	4628      	mov	r0, r5
 8002066:	f7fe ff1e 	bl	8000ea6 <HAL_DAC_ConfigChannel>
 800206a:	b100      	cbz	r0, 800206e <main+0xfa>
 800206c:	e7fe      	b.n	800206c <main+0xf8>
  huart2.Instance = USART2;
 800206e:	4b25      	ldr	r3, [pc, #148]	; (8002104 <main+0x190>)
  huart2.Init.BaudRate = 115200;
 8002070:	4925      	ldr	r1, [pc, #148]	; (8002108 <main+0x194>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002072:	6098      	str	r0, [r3, #8]
  huart2.Init.BaudRate = 115200;
 8002074:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002078:	60d8      	str	r0, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800207a:	6118      	str	r0, [r3, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800207c:	6198      	str	r0, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800207e:	61d8      	str	r0, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002080:	6218      	str	r0, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002082:	6258      	str	r0, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002084:	4618      	mov	r0, r3
  huart2.Init.BaudRate = 115200;
 8002086:	e883 0006 	stmia.w	r3, {r1, r2}
  huart2.Init.Mode = UART_MODE_TX_RX;
 800208a:	615f      	str	r7, [r3, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800208c:	f7ff ff00 	bl	8001e90 <HAL_UART_Init>
 8002090:	bb58      	cbnz	r0, 80020ea <main+0x176>
	  sprintf(tosend,"%d\n\r",adc_result);
 8002092:	f8df 8080 	ldr.w	r8, [pc, #128]	; 8002114 <main+0x1a0>
	  HAL_ADC_Start(&hadc3);
 8002096:	4620      	mov	r0, r4
 8002098:	f7fe fad0 	bl	800063c <HAL_ADC_Start>
	  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 800209c:	2110      	movs	r1, #16
 800209e:	4628      	mov	r0, r5
 80020a0:	f7fe feda 	bl	8000e58 <HAL_DAC_Start>
	  while(HAL_ADC_PollForConversion(&hadc3,0xFFFF)!=HAL_OK);
 80020a4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80020a8:	4620      	mov	r0, r4
 80020aa:	f7fe fb77 	bl	800079c <HAL_ADC_PollForConversion>
 80020ae:	4606      	mov	r6, r0
 80020b0:	2800      	cmp	r0, #0
 80020b2:	d1f7      	bne.n	80020a4 <main+0x130>
	  adc_result=HAL_ADC_GetValue(&hadc3);
 80020b4:	4620      	mov	r0, r4
 80020b6:	f7fe fc11 	bl	80008dc <HAL_ADC_GetValue>
 80020ba:	4f14      	ldr	r7, [pc, #80]	; (800210c <main+0x198>)
	  sprintf(tosend,"%d\n\r",adc_result);
 80020bc:	4914      	ldr	r1, [pc, #80]	; (8002110 <main+0x19c>)
	  adc_result=HAL_ADC_GetValue(&hadc3);
 80020be:	6038      	str	r0, [r7, #0]
 80020c0:	4602      	mov	r2, r0
	  sprintf(tosend,"%d\n\r",adc_result);
 80020c2:	4640      	mov	r0, r8
 80020c4:	f000 f960 	bl	8002388 <siprintf>
	  HAL_UART_Transmit(&huart2,tosend,sizeof(tosend),0xFFFF);
 80020c8:	4641      	mov	r1, r8
 80020ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020ce:	2214      	movs	r2, #20
 80020d0:	480c      	ldr	r0, [pc, #48]	; (8002104 <main+0x190>)
 80020d2:	f7ff fe52 	bl	8001d7a <HAL_UART_Transmit>
	  HAL_DAC_SetValue(&hdac1,DAC_CHANNEL_2,DAC_ALIGN_12B_R,adc_result);
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	4632      	mov	r2, r6
 80020da:	2110      	movs	r1, #16
 80020dc:	4628      	mov	r0, r5
 80020de:	f7fe fea9 	bl	8000e34 <HAL_DAC_SetValue>
	  HAL_Delay(50);
 80020e2:	2032      	movs	r0, #50	; 0x32
 80020e4:	f7fe f900 	bl	80002e8 <HAL_Delay>
	  HAL_ADC_Start(&hadc3);
 80020e8:	e7d5      	b.n	8002096 <main+0x122>
 80020ea:	e7fe      	b.n	80020ea <main+0x176>
 80020ec:	40021000 	.word	0x40021000
 80020f0:	48000800 	.word	0x48000800
 80020f4:	200000c0 	.word	0x200000c0
 80020f8:	50000400 	.word	0x50000400
 80020fc:	20000094 	.word	0x20000094
 8002100:	40007400 	.word	0x40007400
 8002104:	20000114 	.word	0x20000114
 8002108:	40004400 	.word	0x40004400
 800210c:	200000bc 	.word	0x200000bc
 8002110:	08002c1c 	.word	0x08002c1c
 8002114:	200000a8 	.word	0x200000a8

08002118 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002118:	4b1d      	ldr	r3, [pc, #116]	; (8002190 <HAL_MspInit+0x78>)
{
 800211a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800211c:	699a      	ldr	r2, [r3, #24]
 800211e:	f042 0201 	orr.w	r2, r2, #1
 8002122:	619a      	str	r2, [r3, #24]
 8002124:	699b      	ldr	r3, [r3, #24]
 8002126:	f003 0301 	and.w	r3, r3, #1
 800212a:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800212c:	2003      	movs	r0, #3
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800212e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002130:	f7fe fe00 	bl	8000d34 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002134:	2200      	movs	r2, #0
 8002136:	4611      	mov	r1, r2
 8002138:	f06f 000b 	mvn.w	r0, #11
 800213c:	f7fe fe0c 	bl	8000d58 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002140:	2200      	movs	r2, #0
 8002142:	4611      	mov	r1, r2
 8002144:	f06f 000a 	mvn.w	r0, #10
 8002148:	f7fe fe06 	bl	8000d58 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800214c:	2200      	movs	r2, #0
 800214e:	4611      	mov	r1, r2
 8002150:	f06f 0009 	mvn.w	r0, #9
 8002154:	f7fe fe00 	bl	8000d58 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002158:	2200      	movs	r2, #0
 800215a:	4611      	mov	r1, r2
 800215c:	f06f 0004 	mvn.w	r0, #4
 8002160:	f7fe fdfa 	bl	8000d58 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002164:	2200      	movs	r2, #0
 8002166:	4611      	mov	r1, r2
 8002168:	f06f 0003 	mvn.w	r0, #3
 800216c:	f7fe fdf4 	bl	8000d58 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002170:	2200      	movs	r2, #0
 8002172:	4611      	mov	r1, r2
 8002174:	f06f 0001 	mvn.w	r0, #1
 8002178:	f7fe fdee 	bl	8000d58 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800217c:	2200      	movs	r2, #0
 800217e:	4611      	mov	r1, r2
 8002180:	f04f 30ff 	mov.w	r0, #4294967295
 8002184:	f7fe fde8 	bl	8000d58 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002188:	b003      	add	sp, #12
 800218a:	f85d fb04 	ldr.w	pc, [sp], #4
 800218e:	bf00      	nop
 8002190:	40021000 	.word	0x40021000

08002194 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002194:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC3)
 8002196:	6802      	ldr	r2, [r0, #0]
 8002198:	4b0e      	ldr	r3, [pc, #56]	; (80021d4 <HAL_ADC_MspInit+0x40>)
 800219a:	429a      	cmp	r2, r3
 800219c:	d116      	bne.n	80021cc <HAL_ADC_MspInit+0x38>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC34_CLK_ENABLE();
 800219e:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 80021a2:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
    PB0     ------> ADC3_IN12 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021a6:	a901      	add	r1, sp, #4
    __HAL_RCC_ADC34_CLK_ENABLE();
 80021a8:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021aa:	480b      	ldr	r0, [pc, #44]	; (80021d8 <HAL_ADC_MspInit+0x44>)
    __HAL_RCC_ADC34_CLK_ENABLE();
 80021ac:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80021b0:	615a      	str	r2, [r3, #20]
 80021b2:	695b      	ldr	r3, [r3, #20]
 80021b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80021b8:	9300      	str	r3, [sp, #0]
 80021ba:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80021bc:	2301      	movs	r3, #1
 80021be:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021c0:	2303      	movs	r3, #3
 80021c2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c4:	2300      	movs	r3, #0
 80021c6:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021c8:	f7fe fe8e 	bl	8000ee8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80021cc:	b007      	add	sp, #28
 80021ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80021d2:	bf00      	nop
 80021d4:	50000400 	.word	0x50000400
 80021d8:	48000400 	.word	0x48000400

080021dc <HAL_DAC_MspInit>:
  }

}

void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80021dc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hdac->Instance==DAC1)
 80021de:	6802      	ldr	r2, [r0, #0]
 80021e0:	4b0d      	ldr	r3, [pc, #52]	; (8002218 <HAL_DAC_MspInit+0x3c>)
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d115      	bne.n	8002212 <HAL_DAC_MspInit+0x36>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80021e6:	f503 33ce 	add.w	r3, r3, #105472	; 0x19c00
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ea:	a901      	add	r1, sp, #4
    __HAL_RCC_DAC1_CLK_ENABLE();
 80021ec:	69da      	ldr	r2, [r3, #28]
 80021ee:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80021f2:	61da      	str	r2, [r3, #28]
 80021f4:	69db      	ldr	r3, [r3, #28]
 80021f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80021fa:	9300      	str	r3, [sp, #0]
 80021fc:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80021fe:	2320      	movs	r3, #32
 8002200:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002202:	2303      	movs	r3, #3
 8002204:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002206:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220a:	2300      	movs	r3, #0
 800220c:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800220e:	f7fe fe6b 	bl	8000ee8 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8002212:	b007      	add	sp, #28
 8002214:	f85d fb04 	ldr.w	pc, [sp], #4
 8002218:	40007400 	.word	0x40007400

0800221c <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800221c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 800221e:	6802      	ldr	r2, [r0, #0]
 8002220:	4b0f      	ldr	r3, [pc, #60]	; (8002260 <HAL_UART_MspInit+0x44>)
 8002222:	429a      	cmp	r2, r3
 8002224:	d119      	bne.n	800225a <HAL_UART_MspInit+0x3e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002226:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800222a:	a901      	add	r1, sp, #4
    __HAL_RCC_USART2_CLK_ENABLE();
 800222c:	69da      	ldr	r2, [r3, #28]
 800222e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002232:	61da      	str	r2, [r3, #28]
 8002234:	69db      	ldr	r3, [r3, #28]
 8002236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800223a:	9300      	str	r3, [sp, #0]
 800223c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800223e:	230c      	movs	r3, #12
 8002240:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002242:	2302      	movs	r3, #2
 8002244:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002246:	2300      	movs	r3, #0
 8002248:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800224a:	2303      	movs	r3, #3
 800224c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800224e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002252:	2307      	movs	r3, #7
 8002254:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002256:	f7fe fe47 	bl	8000ee8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800225a:	b007      	add	sp, #28
 800225c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002260:	40004400 	.word	0x40004400

08002264 <NMI_Handler>:
 8002264:	4770      	bx	lr

08002266 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8002266:	e7fe      	b.n	8002266 <HardFault_Handler>

08002268 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8002268:	e7fe      	b.n	8002268 <MemManage_Handler>

0800226a <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800226a:	e7fe      	b.n	800226a <BusFault_Handler>

0800226c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800226c:	e7fe      	b.n	800226c <UsageFault_Handler>

0800226e <SVC_Handler>:
 800226e:	4770      	bx	lr

08002270 <DebugMon_Handler>:
 8002270:	4770      	bx	lr

08002272 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8002272:	4770      	bx	lr

08002274 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002274:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002276:	f7fe f829 	bl	80002cc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800227a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 800227e:	f7fe bdc2 	b.w	8000e06 <HAL_SYSTICK_IRQHandler>
	...

08002284 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002284:	4915      	ldr	r1, [pc, #84]	; (80022dc <SystemInit+0x58>)
 8002286:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800228a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800228e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002292:	4b13      	ldr	r3, [pc, #76]	; (80022e0 <SystemInit+0x5c>)
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	f042 0201 	orr.w	r2, r2, #1
 800229a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 800229c:	6858      	ldr	r0, [r3, #4]
 800229e:	4a11      	ldr	r2, [pc, #68]	; (80022e4 <SystemInit+0x60>)
 80022a0:	4002      	ands	r2, r0
 80022a2:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80022aa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80022ae:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80022b6:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80022b8:	685a      	ldr	r2, [r3, #4]
 80022ba:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80022be:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80022c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022c2:	f022 020f 	bic.w	r2, r2, #15
 80022c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 80022c8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80022ca:	4a07      	ldr	r2, [pc, #28]	; (80022e8 <SystemInit+0x64>)
 80022cc:	4002      	ands	r2, r0
 80022ce:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80022d0:	2200      	movs	r2, #0
 80022d2:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80022d4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80022d8:	608b      	str	r3, [r1, #8]
 80022da:	4770      	bx	lr
 80022dc:	e000ed00 	.word	0xe000ed00
 80022e0:	40021000 	.word	0x40021000
 80022e4:	f87fc00c 	.word	0xf87fc00c
 80022e8:	ff00fccc 	.word	0xff00fccc

080022ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80022ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002324 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80022f0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80022f2:	e003      	b.n	80022fc <LoopCopyDataInit>

080022f4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80022f4:	4b0c      	ldr	r3, [pc, #48]	; (8002328 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80022f6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80022f8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80022fa:	3104      	adds	r1, #4

080022fc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80022fc:	480b      	ldr	r0, [pc, #44]	; (800232c <LoopForever+0xa>)
	ldr	r3, =_edata
 80022fe:	4b0c      	ldr	r3, [pc, #48]	; (8002330 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002300:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002302:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002304:	d3f6      	bcc.n	80022f4 <CopyDataInit>
	ldr	r2, =_sbss
 8002306:	4a0b      	ldr	r2, [pc, #44]	; (8002334 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002308:	e002      	b.n	8002310 <LoopFillZerobss>

0800230a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800230a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800230c:	f842 3b04 	str.w	r3, [r2], #4

08002310 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002310:	4b09      	ldr	r3, [pc, #36]	; (8002338 <LoopForever+0x16>)
	cmp	r2, r3
 8002312:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002314:	d3f9      	bcc.n	800230a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002316:	f7ff ffb5 	bl	8002284 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800231a:	f000 f811 	bl	8002340 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800231e:	f7ff fe29 	bl	8001f74 <main>

08002322 <LoopForever>:

LoopForever:
    b LoopForever
 8002322:	e7fe      	b.n	8002322 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002324:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8002328:	08002c74 	.word	0x08002c74
	ldr	r0, =_sdata
 800232c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002330:	20000068 	.word	0x20000068
	ldr	r2, =_sbss
 8002334:	20000068 	.word	0x20000068
	ldr	r3, = _ebss
 8002338:	20000188 	.word	0x20000188

0800233c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800233c:	e7fe      	b.n	800233c <ADC1_2_IRQHandler>
	...

08002340 <__libc_init_array>:
 8002340:	b570      	push	{r4, r5, r6, lr}
 8002342:	4e0d      	ldr	r6, [pc, #52]	; (8002378 <__libc_init_array+0x38>)
 8002344:	4c0d      	ldr	r4, [pc, #52]	; (800237c <__libc_init_array+0x3c>)
 8002346:	1ba4      	subs	r4, r4, r6
 8002348:	10a4      	asrs	r4, r4, #2
 800234a:	2500      	movs	r5, #0
 800234c:	42a5      	cmp	r5, r4
 800234e:	d109      	bne.n	8002364 <__libc_init_array+0x24>
 8002350:	4e0b      	ldr	r6, [pc, #44]	; (8002380 <__libc_init_array+0x40>)
 8002352:	4c0c      	ldr	r4, [pc, #48]	; (8002384 <__libc_init_array+0x44>)
 8002354:	f000 fc44 	bl	8002be0 <_init>
 8002358:	1ba4      	subs	r4, r4, r6
 800235a:	10a4      	asrs	r4, r4, #2
 800235c:	2500      	movs	r5, #0
 800235e:	42a5      	cmp	r5, r4
 8002360:	d105      	bne.n	800236e <__libc_init_array+0x2e>
 8002362:	bd70      	pop	{r4, r5, r6, pc}
 8002364:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002368:	4798      	blx	r3
 800236a:	3501      	adds	r5, #1
 800236c:	e7ee      	b.n	800234c <__libc_init_array+0xc>
 800236e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002372:	4798      	blx	r3
 8002374:	3501      	adds	r5, #1
 8002376:	e7f2      	b.n	800235e <__libc_init_array+0x1e>
 8002378:	08002c6c 	.word	0x08002c6c
 800237c:	08002c6c 	.word	0x08002c6c
 8002380:	08002c6c 	.word	0x08002c6c
 8002384:	08002c70 	.word	0x08002c70

08002388 <siprintf>:
 8002388:	b40e      	push	{r1, r2, r3}
 800238a:	b500      	push	{lr}
 800238c:	b09c      	sub	sp, #112	; 0x70
 800238e:	f44f 7102 	mov.w	r1, #520	; 0x208
 8002392:	ab1d      	add	r3, sp, #116	; 0x74
 8002394:	f8ad 1014 	strh.w	r1, [sp, #20]
 8002398:	9002      	str	r0, [sp, #8]
 800239a:	9006      	str	r0, [sp, #24]
 800239c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80023a0:	480a      	ldr	r0, [pc, #40]	; (80023cc <siprintf+0x44>)
 80023a2:	9104      	str	r1, [sp, #16]
 80023a4:	9107      	str	r1, [sp, #28]
 80023a6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80023aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80023ae:	f8ad 1016 	strh.w	r1, [sp, #22]
 80023b2:	6800      	ldr	r0, [r0, #0]
 80023b4:	9301      	str	r3, [sp, #4]
 80023b6:	a902      	add	r1, sp, #8
 80023b8:	f000 f866 	bl	8002488 <_svfiprintf_r>
 80023bc:	9b02      	ldr	r3, [sp, #8]
 80023be:	2200      	movs	r2, #0
 80023c0:	701a      	strb	r2, [r3, #0]
 80023c2:	b01c      	add	sp, #112	; 0x70
 80023c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80023c8:	b003      	add	sp, #12
 80023ca:	4770      	bx	lr
 80023cc:	20000004 	.word	0x20000004

080023d0 <__ssputs_r>:
 80023d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80023d4:	688e      	ldr	r6, [r1, #8]
 80023d6:	429e      	cmp	r6, r3
 80023d8:	4682      	mov	sl, r0
 80023da:	460c      	mov	r4, r1
 80023dc:	4691      	mov	r9, r2
 80023de:	4698      	mov	r8, r3
 80023e0:	d835      	bhi.n	800244e <__ssputs_r+0x7e>
 80023e2:	898a      	ldrh	r2, [r1, #12]
 80023e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80023e8:	d031      	beq.n	800244e <__ssputs_r+0x7e>
 80023ea:	6825      	ldr	r5, [r4, #0]
 80023ec:	6909      	ldr	r1, [r1, #16]
 80023ee:	1a6f      	subs	r7, r5, r1
 80023f0:	6965      	ldr	r5, [r4, #20]
 80023f2:	2302      	movs	r3, #2
 80023f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80023f8:	fb95 f5f3 	sdiv	r5, r5, r3
 80023fc:	f108 0301 	add.w	r3, r8, #1
 8002400:	443b      	add	r3, r7
 8002402:	429d      	cmp	r5, r3
 8002404:	bf38      	it	cc
 8002406:	461d      	movcc	r5, r3
 8002408:	0553      	lsls	r3, r2, #21
 800240a:	d531      	bpl.n	8002470 <__ssputs_r+0xa0>
 800240c:	4629      	mov	r1, r5
 800240e:	f000 fb39 	bl	8002a84 <_malloc_r>
 8002412:	4606      	mov	r6, r0
 8002414:	b950      	cbnz	r0, 800242c <__ssputs_r+0x5c>
 8002416:	230c      	movs	r3, #12
 8002418:	f8ca 3000 	str.w	r3, [sl]
 800241c:	89a3      	ldrh	r3, [r4, #12]
 800241e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002422:	81a3      	strh	r3, [r4, #12]
 8002424:	f04f 30ff 	mov.w	r0, #4294967295
 8002428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800242c:	463a      	mov	r2, r7
 800242e:	6921      	ldr	r1, [r4, #16]
 8002430:	f000 fab4 	bl	800299c <memcpy>
 8002434:	89a3      	ldrh	r3, [r4, #12]
 8002436:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800243a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800243e:	81a3      	strh	r3, [r4, #12]
 8002440:	6126      	str	r6, [r4, #16]
 8002442:	6165      	str	r5, [r4, #20]
 8002444:	443e      	add	r6, r7
 8002446:	1bed      	subs	r5, r5, r7
 8002448:	6026      	str	r6, [r4, #0]
 800244a:	60a5      	str	r5, [r4, #8]
 800244c:	4646      	mov	r6, r8
 800244e:	4546      	cmp	r6, r8
 8002450:	bf28      	it	cs
 8002452:	4646      	movcs	r6, r8
 8002454:	4632      	mov	r2, r6
 8002456:	4649      	mov	r1, r9
 8002458:	6820      	ldr	r0, [r4, #0]
 800245a:	f000 faaa 	bl	80029b2 <memmove>
 800245e:	68a3      	ldr	r3, [r4, #8]
 8002460:	1b9b      	subs	r3, r3, r6
 8002462:	60a3      	str	r3, [r4, #8]
 8002464:	6823      	ldr	r3, [r4, #0]
 8002466:	441e      	add	r6, r3
 8002468:	6026      	str	r6, [r4, #0]
 800246a:	2000      	movs	r0, #0
 800246c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002470:	462a      	mov	r2, r5
 8002472:	f000 fb65 	bl	8002b40 <_realloc_r>
 8002476:	4606      	mov	r6, r0
 8002478:	2800      	cmp	r0, #0
 800247a:	d1e1      	bne.n	8002440 <__ssputs_r+0x70>
 800247c:	6921      	ldr	r1, [r4, #16]
 800247e:	4650      	mov	r0, sl
 8002480:	f000 fab2 	bl	80029e8 <_free_r>
 8002484:	e7c7      	b.n	8002416 <__ssputs_r+0x46>
	...

08002488 <_svfiprintf_r>:
 8002488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800248c:	b09d      	sub	sp, #116	; 0x74
 800248e:	4680      	mov	r8, r0
 8002490:	9303      	str	r3, [sp, #12]
 8002492:	898b      	ldrh	r3, [r1, #12]
 8002494:	061c      	lsls	r4, r3, #24
 8002496:	460d      	mov	r5, r1
 8002498:	4616      	mov	r6, r2
 800249a:	d50f      	bpl.n	80024bc <_svfiprintf_r+0x34>
 800249c:	690b      	ldr	r3, [r1, #16]
 800249e:	b96b      	cbnz	r3, 80024bc <_svfiprintf_r+0x34>
 80024a0:	2140      	movs	r1, #64	; 0x40
 80024a2:	f000 faef 	bl	8002a84 <_malloc_r>
 80024a6:	6028      	str	r0, [r5, #0]
 80024a8:	6128      	str	r0, [r5, #16]
 80024aa:	b928      	cbnz	r0, 80024b8 <_svfiprintf_r+0x30>
 80024ac:	230c      	movs	r3, #12
 80024ae:	f8c8 3000 	str.w	r3, [r8]
 80024b2:	f04f 30ff 	mov.w	r0, #4294967295
 80024b6:	e0c5      	b.n	8002644 <_svfiprintf_r+0x1bc>
 80024b8:	2340      	movs	r3, #64	; 0x40
 80024ba:	616b      	str	r3, [r5, #20]
 80024bc:	2300      	movs	r3, #0
 80024be:	9309      	str	r3, [sp, #36]	; 0x24
 80024c0:	2320      	movs	r3, #32
 80024c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80024c6:	2330      	movs	r3, #48	; 0x30
 80024c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80024cc:	f04f 0b01 	mov.w	fp, #1
 80024d0:	4637      	mov	r7, r6
 80024d2:	463c      	mov	r4, r7
 80024d4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d13c      	bne.n	8002556 <_svfiprintf_r+0xce>
 80024dc:	ebb7 0a06 	subs.w	sl, r7, r6
 80024e0:	d00b      	beq.n	80024fa <_svfiprintf_r+0x72>
 80024e2:	4653      	mov	r3, sl
 80024e4:	4632      	mov	r2, r6
 80024e6:	4629      	mov	r1, r5
 80024e8:	4640      	mov	r0, r8
 80024ea:	f7ff ff71 	bl	80023d0 <__ssputs_r>
 80024ee:	3001      	adds	r0, #1
 80024f0:	f000 80a3 	beq.w	800263a <_svfiprintf_r+0x1b2>
 80024f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80024f6:	4453      	add	r3, sl
 80024f8:	9309      	str	r3, [sp, #36]	; 0x24
 80024fa:	783b      	ldrb	r3, [r7, #0]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	f000 809c 	beq.w	800263a <_svfiprintf_r+0x1b2>
 8002502:	2300      	movs	r3, #0
 8002504:	f04f 32ff 	mov.w	r2, #4294967295
 8002508:	9304      	str	r3, [sp, #16]
 800250a:	9307      	str	r3, [sp, #28]
 800250c:	9205      	str	r2, [sp, #20]
 800250e:	9306      	str	r3, [sp, #24]
 8002510:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002514:	931a      	str	r3, [sp, #104]	; 0x68
 8002516:	2205      	movs	r2, #5
 8002518:	7821      	ldrb	r1, [r4, #0]
 800251a:	4850      	ldr	r0, [pc, #320]	; (800265c <_svfiprintf_r+0x1d4>)
 800251c:	f7fd fe60 	bl	80001e0 <memchr>
 8002520:	1c67      	adds	r7, r4, #1
 8002522:	9b04      	ldr	r3, [sp, #16]
 8002524:	b9d8      	cbnz	r0, 800255e <_svfiprintf_r+0xd6>
 8002526:	06d9      	lsls	r1, r3, #27
 8002528:	bf44      	itt	mi
 800252a:	2220      	movmi	r2, #32
 800252c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002530:	071a      	lsls	r2, r3, #28
 8002532:	bf44      	itt	mi
 8002534:	222b      	movmi	r2, #43	; 0x2b
 8002536:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800253a:	7822      	ldrb	r2, [r4, #0]
 800253c:	2a2a      	cmp	r2, #42	; 0x2a
 800253e:	d016      	beq.n	800256e <_svfiprintf_r+0xe6>
 8002540:	9a07      	ldr	r2, [sp, #28]
 8002542:	2100      	movs	r1, #0
 8002544:	200a      	movs	r0, #10
 8002546:	4627      	mov	r7, r4
 8002548:	3401      	adds	r4, #1
 800254a:	783b      	ldrb	r3, [r7, #0]
 800254c:	3b30      	subs	r3, #48	; 0x30
 800254e:	2b09      	cmp	r3, #9
 8002550:	d951      	bls.n	80025f6 <_svfiprintf_r+0x16e>
 8002552:	b1c9      	cbz	r1, 8002588 <_svfiprintf_r+0x100>
 8002554:	e011      	b.n	800257a <_svfiprintf_r+0xf2>
 8002556:	2b25      	cmp	r3, #37	; 0x25
 8002558:	d0c0      	beq.n	80024dc <_svfiprintf_r+0x54>
 800255a:	4627      	mov	r7, r4
 800255c:	e7b9      	b.n	80024d2 <_svfiprintf_r+0x4a>
 800255e:	4a3f      	ldr	r2, [pc, #252]	; (800265c <_svfiprintf_r+0x1d4>)
 8002560:	1a80      	subs	r0, r0, r2
 8002562:	fa0b f000 	lsl.w	r0, fp, r0
 8002566:	4318      	orrs	r0, r3
 8002568:	9004      	str	r0, [sp, #16]
 800256a:	463c      	mov	r4, r7
 800256c:	e7d3      	b.n	8002516 <_svfiprintf_r+0x8e>
 800256e:	9a03      	ldr	r2, [sp, #12]
 8002570:	1d11      	adds	r1, r2, #4
 8002572:	6812      	ldr	r2, [r2, #0]
 8002574:	9103      	str	r1, [sp, #12]
 8002576:	2a00      	cmp	r2, #0
 8002578:	db01      	blt.n	800257e <_svfiprintf_r+0xf6>
 800257a:	9207      	str	r2, [sp, #28]
 800257c:	e004      	b.n	8002588 <_svfiprintf_r+0x100>
 800257e:	4252      	negs	r2, r2
 8002580:	f043 0302 	orr.w	r3, r3, #2
 8002584:	9207      	str	r2, [sp, #28]
 8002586:	9304      	str	r3, [sp, #16]
 8002588:	783b      	ldrb	r3, [r7, #0]
 800258a:	2b2e      	cmp	r3, #46	; 0x2e
 800258c:	d10e      	bne.n	80025ac <_svfiprintf_r+0x124>
 800258e:	787b      	ldrb	r3, [r7, #1]
 8002590:	2b2a      	cmp	r3, #42	; 0x2a
 8002592:	f107 0101 	add.w	r1, r7, #1
 8002596:	d132      	bne.n	80025fe <_svfiprintf_r+0x176>
 8002598:	9b03      	ldr	r3, [sp, #12]
 800259a:	1d1a      	adds	r2, r3, #4
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	9203      	str	r2, [sp, #12]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	bfb8      	it	lt
 80025a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80025a8:	3702      	adds	r7, #2
 80025aa:	9305      	str	r3, [sp, #20]
 80025ac:	4c2c      	ldr	r4, [pc, #176]	; (8002660 <_svfiprintf_r+0x1d8>)
 80025ae:	7839      	ldrb	r1, [r7, #0]
 80025b0:	2203      	movs	r2, #3
 80025b2:	4620      	mov	r0, r4
 80025b4:	f7fd fe14 	bl	80001e0 <memchr>
 80025b8:	b138      	cbz	r0, 80025ca <_svfiprintf_r+0x142>
 80025ba:	2340      	movs	r3, #64	; 0x40
 80025bc:	1b00      	subs	r0, r0, r4
 80025be:	fa03 f000 	lsl.w	r0, r3, r0
 80025c2:	9b04      	ldr	r3, [sp, #16]
 80025c4:	4303      	orrs	r3, r0
 80025c6:	9304      	str	r3, [sp, #16]
 80025c8:	3701      	adds	r7, #1
 80025ca:	7839      	ldrb	r1, [r7, #0]
 80025cc:	4825      	ldr	r0, [pc, #148]	; (8002664 <_svfiprintf_r+0x1dc>)
 80025ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80025d2:	2206      	movs	r2, #6
 80025d4:	1c7e      	adds	r6, r7, #1
 80025d6:	f7fd fe03 	bl	80001e0 <memchr>
 80025da:	2800      	cmp	r0, #0
 80025dc:	d035      	beq.n	800264a <_svfiprintf_r+0x1c2>
 80025de:	4b22      	ldr	r3, [pc, #136]	; (8002668 <_svfiprintf_r+0x1e0>)
 80025e0:	b9fb      	cbnz	r3, 8002622 <_svfiprintf_r+0x19a>
 80025e2:	9b03      	ldr	r3, [sp, #12]
 80025e4:	3307      	adds	r3, #7
 80025e6:	f023 0307 	bic.w	r3, r3, #7
 80025ea:	3308      	adds	r3, #8
 80025ec:	9303      	str	r3, [sp, #12]
 80025ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80025f0:	444b      	add	r3, r9
 80025f2:	9309      	str	r3, [sp, #36]	; 0x24
 80025f4:	e76c      	b.n	80024d0 <_svfiprintf_r+0x48>
 80025f6:	fb00 3202 	mla	r2, r0, r2, r3
 80025fa:	2101      	movs	r1, #1
 80025fc:	e7a3      	b.n	8002546 <_svfiprintf_r+0xbe>
 80025fe:	2300      	movs	r3, #0
 8002600:	9305      	str	r3, [sp, #20]
 8002602:	4618      	mov	r0, r3
 8002604:	240a      	movs	r4, #10
 8002606:	460f      	mov	r7, r1
 8002608:	3101      	adds	r1, #1
 800260a:	783a      	ldrb	r2, [r7, #0]
 800260c:	3a30      	subs	r2, #48	; 0x30
 800260e:	2a09      	cmp	r2, #9
 8002610:	d903      	bls.n	800261a <_svfiprintf_r+0x192>
 8002612:	2b00      	cmp	r3, #0
 8002614:	d0ca      	beq.n	80025ac <_svfiprintf_r+0x124>
 8002616:	9005      	str	r0, [sp, #20]
 8002618:	e7c8      	b.n	80025ac <_svfiprintf_r+0x124>
 800261a:	fb04 2000 	mla	r0, r4, r0, r2
 800261e:	2301      	movs	r3, #1
 8002620:	e7f1      	b.n	8002606 <_svfiprintf_r+0x17e>
 8002622:	ab03      	add	r3, sp, #12
 8002624:	9300      	str	r3, [sp, #0]
 8002626:	462a      	mov	r2, r5
 8002628:	4b10      	ldr	r3, [pc, #64]	; (800266c <_svfiprintf_r+0x1e4>)
 800262a:	a904      	add	r1, sp, #16
 800262c:	4640      	mov	r0, r8
 800262e:	f3af 8000 	nop.w
 8002632:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002636:	4681      	mov	r9, r0
 8002638:	d1d9      	bne.n	80025ee <_svfiprintf_r+0x166>
 800263a:	89ab      	ldrh	r3, [r5, #12]
 800263c:	065b      	lsls	r3, r3, #25
 800263e:	f53f af38 	bmi.w	80024b2 <_svfiprintf_r+0x2a>
 8002642:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002644:	b01d      	add	sp, #116	; 0x74
 8002646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800264a:	ab03      	add	r3, sp, #12
 800264c:	9300      	str	r3, [sp, #0]
 800264e:	462a      	mov	r2, r5
 8002650:	4b06      	ldr	r3, [pc, #24]	; (800266c <_svfiprintf_r+0x1e4>)
 8002652:	a904      	add	r1, sp, #16
 8002654:	4640      	mov	r0, r8
 8002656:	f000 f881 	bl	800275c <_printf_i>
 800265a:	e7ea      	b.n	8002632 <_svfiprintf_r+0x1aa>
 800265c:	08002c39 	.word	0x08002c39
 8002660:	08002c3f 	.word	0x08002c3f
 8002664:	08002c43 	.word	0x08002c43
 8002668:	00000000 	.word	0x00000000
 800266c:	080023d1 	.word	0x080023d1

08002670 <_printf_common>:
 8002670:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002674:	4691      	mov	r9, r2
 8002676:	461f      	mov	r7, r3
 8002678:	688a      	ldr	r2, [r1, #8]
 800267a:	690b      	ldr	r3, [r1, #16]
 800267c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002680:	4293      	cmp	r3, r2
 8002682:	bfb8      	it	lt
 8002684:	4613      	movlt	r3, r2
 8002686:	f8c9 3000 	str.w	r3, [r9]
 800268a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800268e:	4606      	mov	r6, r0
 8002690:	460c      	mov	r4, r1
 8002692:	b112      	cbz	r2, 800269a <_printf_common+0x2a>
 8002694:	3301      	adds	r3, #1
 8002696:	f8c9 3000 	str.w	r3, [r9]
 800269a:	6823      	ldr	r3, [r4, #0]
 800269c:	0699      	lsls	r1, r3, #26
 800269e:	bf42      	ittt	mi
 80026a0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80026a4:	3302      	addmi	r3, #2
 80026a6:	f8c9 3000 	strmi.w	r3, [r9]
 80026aa:	6825      	ldr	r5, [r4, #0]
 80026ac:	f015 0506 	ands.w	r5, r5, #6
 80026b0:	d107      	bne.n	80026c2 <_printf_common+0x52>
 80026b2:	f104 0a19 	add.w	sl, r4, #25
 80026b6:	68e3      	ldr	r3, [r4, #12]
 80026b8:	f8d9 2000 	ldr.w	r2, [r9]
 80026bc:	1a9b      	subs	r3, r3, r2
 80026be:	429d      	cmp	r5, r3
 80026c0:	db29      	blt.n	8002716 <_printf_common+0xa6>
 80026c2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80026c6:	6822      	ldr	r2, [r4, #0]
 80026c8:	3300      	adds	r3, #0
 80026ca:	bf18      	it	ne
 80026cc:	2301      	movne	r3, #1
 80026ce:	0692      	lsls	r2, r2, #26
 80026d0:	d42e      	bmi.n	8002730 <_printf_common+0xc0>
 80026d2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80026d6:	4639      	mov	r1, r7
 80026d8:	4630      	mov	r0, r6
 80026da:	47c0      	blx	r8
 80026dc:	3001      	adds	r0, #1
 80026de:	d021      	beq.n	8002724 <_printf_common+0xb4>
 80026e0:	6823      	ldr	r3, [r4, #0]
 80026e2:	68e5      	ldr	r5, [r4, #12]
 80026e4:	f8d9 2000 	ldr.w	r2, [r9]
 80026e8:	f003 0306 	and.w	r3, r3, #6
 80026ec:	2b04      	cmp	r3, #4
 80026ee:	bf08      	it	eq
 80026f0:	1aad      	subeq	r5, r5, r2
 80026f2:	68a3      	ldr	r3, [r4, #8]
 80026f4:	6922      	ldr	r2, [r4, #16]
 80026f6:	bf0c      	ite	eq
 80026f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80026fc:	2500      	movne	r5, #0
 80026fe:	4293      	cmp	r3, r2
 8002700:	bfc4      	itt	gt
 8002702:	1a9b      	subgt	r3, r3, r2
 8002704:	18ed      	addgt	r5, r5, r3
 8002706:	f04f 0900 	mov.w	r9, #0
 800270a:	341a      	adds	r4, #26
 800270c:	454d      	cmp	r5, r9
 800270e:	d11b      	bne.n	8002748 <_printf_common+0xd8>
 8002710:	2000      	movs	r0, #0
 8002712:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002716:	2301      	movs	r3, #1
 8002718:	4652      	mov	r2, sl
 800271a:	4639      	mov	r1, r7
 800271c:	4630      	mov	r0, r6
 800271e:	47c0      	blx	r8
 8002720:	3001      	adds	r0, #1
 8002722:	d103      	bne.n	800272c <_printf_common+0xbc>
 8002724:	f04f 30ff 	mov.w	r0, #4294967295
 8002728:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800272c:	3501      	adds	r5, #1
 800272e:	e7c2      	b.n	80026b6 <_printf_common+0x46>
 8002730:	18e1      	adds	r1, r4, r3
 8002732:	1c5a      	adds	r2, r3, #1
 8002734:	2030      	movs	r0, #48	; 0x30
 8002736:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800273a:	4422      	add	r2, r4
 800273c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002740:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002744:	3302      	adds	r3, #2
 8002746:	e7c4      	b.n	80026d2 <_printf_common+0x62>
 8002748:	2301      	movs	r3, #1
 800274a:	4622      	mov	r2, r4
 800274c:	4639      	mov	r1, r7
 800274e:	4630      	mov	r0, r6
 8002750:	47c0      	blx	r8
 8002752:	3001      	adds	r0, #1
 8002754:	d0e6      	beq.n	8002724 <_printf_common+0xb4>
 8002756:	f109 0901 	add.w	r9, r9, #1
 800275a:	e7d7      	b.n	800270c <_printf_common+0x9c>

0800275c <_printf_i>:
 800275c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002760:	4617      	mov	r7, r2
 8002762:	7e0a      	ldrb	r2, [r1, #24]
 8002764:	b085      	sub	sp, #20
 8002766:	2a6e      	cmp	r2, #110	; 0x6e
 8002768:	4698      	mov	r8, r3
 800276a:	4606      	mov	r6, r0
 800276c:	460c      	mov	r4, r1
 800276e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002770:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002774:	f000 80bc 	beq.w	80028f0 <_printf_i+0x194>
 8002778:	d81a      	bhi.n	80027b0 <_printf_i+0x54>
 800277a:	2a63      	cmp	r2, #99	; 0x63
 800277c:	d02e      	beq.n	80027dc <_printf_i+0x80>
 800277e:	d80a      	bhi.n	8002796 <_printf_i+0x3a>
 8002780:	2a00      	cmp	r2, #0
 8002782:	f000 80c8 	beq.w	8002916 <_printf_i+0x1ba>
 8002786:	2a58      	cmp	r2, #88	; 0x58
 8002788:	f000 808a 	beq.w	80028a0 <_printf_i+0x144>
 800278c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002790:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002794:	e02a      	b.n	80027ec <_printf_i+0x90>
 8002796:	2a64      	cmp	r2, #100	; 0x64
 8002798:	d001      	beq.n	800279e <_printf_i+0x42>
 800279a:	2a69      	cmp	r2, #105	; 0x69
 800279c:	d1f6      	bne.n	800278c <_printf_i+0x30>
 800279e:	6821      	ldr	r1, [r4, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	f011 0f80 	tst.w	r1, #128	; 0x80
 80027a6:	d023      	beq.n	80027f0 <_printf_i+0x94>
 80027a8:	1d11      	adds	r1, r2, #4
 80027aa:	6019      	str	r1, [r3, #0]
 80027ac:	6813      	ldr	r3, [r2, #0]
 80027ae:	e027      	b.n	8002800 <_printf_i+0xa4>
 80027b0:	2a73      	cmp	r2, #115	; 0x73
 80027b2:	f000 80b4 	beq.w	800291e <_printf_i+0x1c2>
 80027b6:	d808      	bhi.n	80027ca <_printf_i+0x6e>
 80027b8:	2a6f      	cmp	r2, #111	; 0x6f
 80027ba:	d02a      	beq.n	8002812 <_printf_i+0xb6>
 80027bc:	2a70      	cmp	r2, #112	; 0x70
 80027be:	d1e5      	bne.n	800278c <_printf_i+0x30>
 80027c0:	680a      	ldr	r2, [r1, #0]
 80027c2:	f042 0220 	orr.w	r2, r2, #32
 80027c6:	600a      	str	r2, [r1, #0]
 80027c8:	e003      	b.n	80027d2 <_printf_i+0x76>
 80027ca:	2a75      	cmp	r2, #117	; 0x75
 80027cc:	d021      	beq.n	8002812 <_printf_i+0xb6>
 80027ce:	2a78      	cmp	r2, #120	; 0x78
 80027d0:	d1dc      	bne.n	800278c <_printf_i+0x30>
 80027d2:	2278      	movs	r2, #120	; 0x78
 80027d4:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80027d8:	496e      	ldr	r1, [pc, #440]	; (8002994 <_printf_i+0x238>)
 80027da:	e064      	b.n	80028a6 <_printf_i+0x14a>
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80027e2:	1d11      	adds	r1, r2, #4
 80027e4:	6019      	str	r1, [r3, #0]
 80027e6:	6813      	ldr	r3, [r2, #0]
 80027e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80027ec:	2301      	movs	r3, #1
 80027ee:	e0a3      	b.n	8002938 <_printf_i+0x1dc>
 80027f0:	f011 0f40 	tst.w	r1, #64	; 0x40
 80027f4:	f102 0104 	add.w	r1, r2, #4
 80027f8:	6019      	str	r1, [r3, #0]
 80027fa:	d0d7      	beq.n	80027ac <_printf_i+0x50>
 80027fc:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002800:	2b00      	cmp	r3, #0
 8002802:	da03      	bge.n	800280c <_printf_i+0xb0>
 8002804:	222d      	movs	r2, #45	; 0x2d
 8002806:	425b      	negs	r3, r3
 8002808:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800280c:	4962      	ldr	r1, [pc, #392]	; (8002998 <_printf_i+0x23c>)
 800280e:	220a      	movs	r2, #10
 8002810:	e017      	b.n	8002842 <_printf_i+0xe6>
 8002812:	6820      	ldr	r0, [r4, #0]
 8002814:	6819      	ldr	r1, [r3, #0]
 8002816:	f010 0f80 	tst.w	r0, #128	; 0x80
 800281a:	d003      	beq.n	8002824 <_printf_i+0xc8>
 800281c:	1d08      	adds	r0, r1, #4
 800281e:	6018      	str	r0, [r3, #0]
 8002820:	680b      	ldr	r3, [r1, #0]
 8002822:	e006      	b.n	8002832 <_printf_i+0xd6>
 8002824:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002828:	f101 0004 	add.w	r0, r1, #4
 800282c:	6018      	str	r0, [r3, #0]
 800282e:	d0f7      	beq.n	8002820 <_printf_i+0xc4>
 8002830:	880b      	ldrh	r3, [r1, #0]
 8002832:	4959      	ldr	r1, [pc, #356]	; (8002998 <_printf_i+0x23c>)
 8002834:	2a6f      	cmp	r2, #111	; 0x6f
 8002836:	bf14      	ite	ne
 8002838:	220a      	movne	r2, #10
 800283a:	2208      	moveq	r2, #8
 800283c:	2000      	movs	r0, #0
 800283e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002842:	6865      	ldr	r5, [r4, #4]
 8002844:	60a5      	str	r5, [r4, #8]
 8002846:	2d00      	cmp	r5, #0
 8002848:	f2c0 809c 	blt.w	8002984 <_printf_i+0x228>
 800284c:	6820      	ldr	r0, [r4, #0]
 800284e:	f020 0004 	bic.w	r0, r0, #4
 8002852:	6020      	str	r0, [r4, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d13f      	bne.n	80028d8 <_printf_i+0x17c>
 8002858:	2d00      	cmp	r5, #0
 800285a:	f040 8095 	bne.w	8002988 <_printf_i+0x22c>
 800285e:	4675      	mov	r5, lr
 8002860:	2a08      	cmp	r2, #8
 8002862:	d10b      	bne.n	800287c <_printf_i+0x120>
 8002864:	6823      	ldr	r3, [r4, #0]
 8002866:	07da      	lsls	r2, r3, #31
 8002868:	d508      	bpl.n	800287c <_printf_i+0x120>
 800286a:	6923      	ldr	r3, [r4, #16]
 800286c:	6862      	ldr	r2, [r4, #4]
 800286e:	429a      	cmp	r2, r3
 8002870:	bfde      	ittt	le
 8002872:	2330      	movle	r3, #48	; 0x30
 8002874:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002878:	f105 35ff 	addle.w	r5, r5, #4294967295
 800287c:	ebae 0305 	sub.w	r3, lr, r5
 8002880:	6123      	str	r3, [r4, #16]
 8002882:	f8cd 8000 	str.w	r8, [sp]
 8002886:	463b      	mov	r3, r7
 8002888:	aa03      	add	r2, sp, #12
 800288a:	4621      	mov	r1, r4
 800288c:	4630      	mov	r0, r6
 800288e:	f7ff feef 	bl	8002670 <_printf_common>
 8002892:	3001      	adds	r0, #1
 8002894:	d155      	bne.n	8002942 <_printf_i+0x1e6>
 8002896:	f04f 30ff 	mov.w	r0, #4294967295
 800289a:	b005      	add	sp, #20
 800289c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80028a0:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80028a4:	493c      	ldr	r1, [pc, #240]	; (8002998 <_printf_i+0x23c>)
 80028a6:	6822      	ldr	r2, [r4, #0]
 80028a8:	6818      	ldr	r0, [r3, #0]
 80028aa:	f012 0f80 	tst.w	r2, #128	; 0x80
 80028ae:	f100 0504 	add.w	r5, r0, #4
 80028b2:	601d      	str	r5, [r3, #0]
 80028b4:	d001      	beq.n	80028ba <_printf_i+0x15e>
 80028b6:	6803      	ldr	r3, [r0, #0]
 80028b8:	e002      	b.n	80028c0 <_printf_i+0x164>
 80028ba:	0655      	lsls	r5, r2, #25
 80028bc:	d5fb      	bpl.n	80028b6 <_printf_i+0x15a>
 80028be:	8803      	ldrh	r3, [r0, #0]
 80028c0:	07d0      	lsls	r0, r2, #31
 80028c2:	bf44      	itt	mi
 80028c4:	f042 0220 	orrmi.w	r2, r2, #32
 80028c8:	6022      	strmi	r2, [r4, #0]
 80028ca:	b91b      	cbnz	r3, 80028d4 <_printf_i+0x178>
 80028cc:	6822      	ldr	r2, [r4, #0]
 80028ce:	f022 0220 	bic.w	r2, r2, #32
 80028d2:	6022      	str	r2, [r4, #0]
 80028d4:	2210      	movs	r2, #16
 80028d6:	e7b1      	b.n	800283c <_printf_i+0xe0>
 80028d8:	4675      	mov	r5, lr
 80028da:	fbb3 f0f2 	udiv	r0, r3, r2
 80028de:	fb02 3310 	mls	r3, r2, r0, r3
 80028e2:	5ccb      	ldrb	r3, [r1, r3]
 80028e4:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80028e8:	4603      	mov	r3, r0
 80028ea:	2800      	cmp	r0, #0
 80028ec:	d1f5      	bne.n	80028da <_printf_i+0x17e>
 80028ee:	e7b7      	b.n	8002860 <_printf_i+0x104>
 80028f0:	6808      	ldr	r0, [r1, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	6949      	ldr	r1, [r1, #20]
 80028f6:	f010 0f80 	tst.w	r0, #128	; 0x80
 80028fa:	d004      	beq.n	8002906 <_printf_i+0x1aa>
 80028fc:	1d10      	adds	r0, r2, #4
 80028fe:	6018      	str	r0, [r3, #0]
 8002900:	6813      	ldr	r3, [r2, #0]
 8002902:	6019      	str	r1, [r3, #0]
 8002904:	e007      	b.n	8002916 <_printf_i+0x1ba>
 8002906:	f010 0f40 	tst.w	r0, #64	; 0x40
 800290a:	f102 0004 	add.w	r0, r2, #4
 800290e:	6018      	str	r0, [r3, #0]
 8002910:	6813      	ldr	r3, [r2, #0]
 8002912:	d0f6      	beq.n	8002902 <_printf_i+0x1a6>
 8002914:	8019      	strh	r1, [r3, #0]
 8002916:	2300      	movs	r3, #0
 8002918:	6123      	str	r3, [r4, #16]
 800291a:	4675      	mov	r5, lr
 800291c:	e7b1      	b.n	8002882 <_printf_i+0x126>
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	1d11      	adds	r1, r2, #4
 8002922:	6019      	str	r1, [r3, #0]
 8002924:	6815      	ldr	r5, [r2, #0]
 8002926:	6862      	ldr	r2, [r4, #4]
 8002928:	2100      	movs	r1, #0
 800292a:	4628      	mov	r0, r5
 800292c:	f7fd fc58 	bl	80001e0 <memchr>
 8002930:	b108      	cbz	r0, 8002936 <_printf_i+0x1da>
 8002932:	1b40      	subs	r0, r0, r5
 8002934:	6060      	str	r0, [r4, #4]
 8002936:	6863      	ldr	r3, [r4, #4]
 8002938:	6123      	str	r3, [r4, #16]
 800293a:	2300      	movs	r3, #0
 800293c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002940:	e79f      	b.n	8002882 <_printf_i+0x126>
 8002942:	6923      	ldr	r3, [r4, #16]
 8002944:	462a      	mov	r2, r5
 8002946:	4639      	mov	r1, r7
 8002948:	4630      	mov	r0, r6
 800294a:	47c0      	blx	r8
 800294c:	3001      	adds	r0, #1
 800294e:	d0a2      	beq.n	8002896 <_printf_i+0x13a>
 8002950:	6823      	ldr	r3, [r4, #0]
 8002952:	079b      	lsls	r3, r3, #30
 8002954:	d507      	bpl.n	8002966 <_printf_i+0x20a>
 8002956:	2500      	movs	r5, #0
 8002958:	f104 0919 	add.w	r9, r4, #25
 800295c:	68e3      	ldr	r3, [r4, #12]
 800295e:	9a03      	ldr	r2, [sp, #12]
 8002960:	1a9b      	subs	r3, r3, r2
 8002962:	429d      	cmp	r5, r3
 8002964:	db05      	blt.n	8002972 <_printf_i+0x216>
 8002966:	68e0      	ldr	r0, [r4, #12]
 8002968:	9b03      	ldr	r3, [sp, #12]
 800296a:	4298      	cmp	r0, r3
 800296c:	bfb8      	it	lt
 800296e:	4618      	movlt	r0, r3
 8002970:	e793      	b.n	800289a <_printf_i+0x13e>
 8002972:	2301      	movs	r3, #1
 8002974:	464a      	mov	r2, r9
 8002976:	4639      	mov	r1, r7
 8002978:	4630      	mov	r0, r6
 800297a:	47c0      	blx	r8
 800297c:	3001      	adds	r0, #1
 800297e:	d08a      	beq.n	8002896 <_printf_i+0x13a>
 8002980:	3501      	adds	r5, #1
 8002982:	e7eb      	b.n	800295c <_printf_i+0x200>
 8002984:	2b00      	cmp	r3, #0
 8002986:	d1a7      	bne.n	80028d8 <_printf_i+0x17c>
 8002988:	780b      	ldrb	r3, [r1, #0]
 800298a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800298e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002992:	e765      	b.n	8002860 <_printf_i+0x104>
 8002994:	08002c5b 	.word	0x08002c5b
 8002998:	08002c4a 	.word	0x08002c4a

0800299c <memcpy>:
 800299c:	b510      	push	{r4, lr}
 800299e:	1e43      	subs	r3, r0, #1
 80029a0:	440a      	add	r2, r1
 80029a2:	4291      	cmp	r1, r2
 80029a4:	d100      	bne.n	80029a8 <memcpy+0xc>
 80029a6:	bd10      	pop	{r4, pc}
 80029a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80029ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80029b0:	e7f7      	b.n	80029a2 <memcpy+0x6>

080029b2 <memmove>:
 80029b2:	4288      	cmp	r0, r1
 80029b4:	b510      	push	{r4, lr}
 80029b6:	eb01 0302 	add.w	r3, r1, r2
 80029ba:	d803      	bhi.n	80029c4 <memmove+0x12>
 80029bc:	1e42      	subs	r2, r0, #1
 80029be:	4299      	cmp	r1, r3
 80029c0:	d10c      	bne.n	80029dc <memmove+0x2a>
 80029c2:	bd10      	pop	{r4, pc}
 80029c4:	4298      	cmp	r0, r3
 80029c6:	d2f9      	bcs.n	80029bc <memmove+0xa>
 80029c8:	1881      	adds	r1, r0, r2
 80029ca:	1ad2      	subs	r2, r2, r3
 80029cc:	42d3      	cmn	r3, r2
 80029ce:	d100      	bne.n	80029d2 <memmove+0x20>
 80029d0:	bd10      	pop	{r4, pc}
 80029d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80029d6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80029da:	e7f7      	b.n	80029cc <memmove+0x1a>
 80029dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80029e0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80029e4:	e7eb      	b.n	80029be <memmove+0xc>
	...

080029e8 <_free_r>:
 80029e8:	b538      	push	{r3, r4, r5, lr}
 80029ea:	4605      	mov	r5, r0
 80029ec:	2900      	cmp	r1, #0
 80029ee:	d045      	beq.n	8002a7c <_free_r+0x94>
 80029f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80029f4:	1f0c      	subs	r4, r1, #4
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	bfb8      	it	lt
 80029fa:	18e4      	addlt	r4, r4, r3
 80029fc:	f000 f8d6 	bl	8002bac <__malloc_lock>
 8002a00:	4a1f      	ldr	r2, [pc, #124]	; (8002a80 <_free_r+0x98>)
 8002a02:	6813      	ldr	r3, [r2, #0]
 8002a04:	4610      	mov	r0, r2
 8002a06:	b933      	cbnz	r3, 8002a16 <_free_r+0x2e>
 8002a08:	6063      	str	r3, [r4, #4]
 8002a0a:	6014      	str	r4, [r2, #0]
 8002a0c:	4628      	mov	r0, r5
 8002a0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a12:	f000 b8cc 	b.w	8002bae <__malloc_unlock>
 8002a16:	42a3      	cmp	r3, r4
 8002a18:	d90c      	bls.n	8002a34 <_free_r+0x4c>
 8002a1a:	6821      	ldr	r1, [r4, #0]
 8002a1c:	1862      	adds	r2, r4, r1
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	bf04      	itt	eq
 8002a22:	681a      	ldreq	r2, [r3, #0]
 8002a24:	685b      	ldreq	r3, [r3, #4]
 8002a26:	6063      	str	r3, [r4, #4]
 8002a28:	bf04      	itt	eq
 8002a2a:	1852      	addeq	r2, r2, r1
 8002a2c:	6022      	streq	r2, [r4, #0]
 8002a2e:	6004      	str	r4, [r0, #0]
 8002a30:	e7ec      	b.n	8002a0c <_free_r+0x24>
 8002a32:	4613      	mov	r3, r2
 8002a34:	685a      	ldr	r2, [r3, #4]
 8002a36:	b10a      	cbz	r2, 8002a3c <_free_r+0x54>
 8002a38:	42a2      	cmp	r2, r4
 8002a3a:	d9fa      	bls.n	8002a32 <_free_r+0x4a>
 8002a3c:	6819      	ldr	r1, [r3, #0]
 8002a3e:	1858      	adds	r0, r3, r1
 8002a40:	42a0      	cmp	r0, r4
 8002a42:	d10b      	bne.n	8002a5c <_free_r+0x74>
 8002a44:	6820      	ldr	r0, [r4, #0]
 8002a46:	4401      	add	r1, r0
 8002a48:	1858      	adds	r0, r3, r1
 8002a4a:	4282      	cmp	r2, r0
 8002a4c:	6019      	str	r1, [r3, #0]
 8002a4e:	d1dd      	bne.n	8002a0c <_free_r+0x24>
 8002a50:	6810      	ldr	r0, [r2, #0]
 8002a52:	6852      	ldr	r2, [r2, #4]
 8002a54:	605a      	str	r2, [r3, #4]
 8002a56:	4401      	add	r1, r0
 8002a58:	6019      	str	r1, [r3, #0]
 8002a5a:	e7d7      	b.n	8002a0c <_free_r+0x24>
 8002a5c:	d902      	bls.n	8002a64 <_free_r+0x7c>
 8002a5e:	230c      	movs	r3, #12
 8002a60:	602b      	str	r3, [r5, #0]
 8002a62:	e7d3      	b.n	8002a0c <_free_r+0x24>
 8002a64:	6820      	ldr	r0, [r4, #0]
 8002a66:	1821      	adds	r1, r4, r0
 8002a68:	428a      	cmp	r2, r1
 8002a6a:	bf04      	itt	eq
 8002a6c:	6811      	ldreq	r1, [r2, #0]
 8002a6e:	6852      	ldreq	r2, [r2, #4]
 8002a70:	6062      	str	r2, [r4, #4]
 8002a72:	bf04      	itt	eq
 8002a74:	1809      	addeq	r1, r1, r0
 8002a76:	6021      	streq	r1, [r4, #0]
 8002a78:	605c      	str	r4, [r3, #4]
 8002a7a:	e7c7      	b.n	8002a0c <_free_r+0x24>
 8002a7c:	bd38      	pop	{r3, r4, r5, pc}
 8002a7e:	bf00      	nop
 8002a80:	20000084 	.word	0x20000084

08002a84 <_malloc_r>:
 8002a84:	b570      	push	{r4, r5, r6, lr}
 8002a86:	1ccd      	adds	r5, r1, #3
 8002a88:	f025 0503 	bic.w	r5, r5, #3
 8002a8c:	3508      	adds	r5, #8
 8002a8e:	2d0c      	cmp	r5, #12
 8002a90:	bf38      	it	cc
 8002a92:	250c      	movcc	r5, #12
 8002a94:	2d00      	cmp	r5, #0
 8002a96:	4606      	mov	r6, r0
 8002a98:	db01      	blt.n	8002a9e <_malloc_r+0x1a>
 8002a9a:	42a9      	cmp	r1, r5
 8002a9c:	d903      	bls.n	8002aa6 <_malloc_r+0x22>
 8002a9e:	230c      	movs	r3, #12
 8002aa0:	6033      	str	r3, [r6, #0]
 8002aa2:	2000      	movs	r0, #0
 8002aa4:	bd70      	pop	{r4, r5, r6, pc}
 8002aa6:	f000 f881 	bl	8002bac <__malloc_lock>
 8002aaa:	4a23      	ldr	r2, [pc, #140]	; (8002b38 <_malloc_r+0xb4>)
 8002aac:	6814      	ldr	r4, [r2, #0]
 8002aae:	4621      	mov	r1, r4
 8002ab0:	b991      	cbnz	r1, 8002ad8 <_malloc_r+0x54>
 8002ab2:	4c22      	ldr	r4, [pc, #136]	; (8002b3c <_malloc_r+0xb8>)
 8002ab4:	6823      	ldr	r3, [r4, #0]
 8002ab6:	b91b      	cbnz	r3, 8002ac0 <_malloc_r+0x3c>
 8002ab8:	4630      	mov	r0, r6
 8002aba:	f000 f867 	bl	8002b8c <_sbrk_r>
 8002abe:	6020      	str	r0, [r4, #0]
 8002ac0:	4629      	mov	r1, r5
 8002ac2:	4630      	mov	r0, r6
 8002ac4:	f000 f862 	bl	8002b8c <_sbrk_r>
 8002ac8:	1c43      	adds	r3, r0, #1
 8002aca:	d126      	bne.n	8002b1a <_malloc_r+0x96>
 8002acc:	230c      	movs	r3, #12
 8002ace:	6033      	str	r3, [r6, #0]
 8002ad0:	4630      	mov	r0, r6
 8002ad2:	f000 f86c 	bl	8002bae <__malloc_unlock>
 8002ad6:	e7e4      	b.n	8002aa2 <_malloc_r+0x1e>
 8002ad8:	680b      	ldr	r3, [r1, #0]
 8002ada:	1b5b      	subs	r3, r3, r5
 8002adc:	d41a      	bmi.n	8002b14 <_malloc_r+0x90>
 8002ade:	2b0b      	cmp	r3, #11
 8002ae0:	d90f      	bls.n	8002b02 <_malloc_r+0x7e>
 8002ae2:	600b      	str	r3, [r1, #0]
 8002ae4:	50cd      	str	r5, [r1, r3]
 8002ae6:	18cc      	adds	r4, r1, r3
 8002ae8:	4630      	mov	r0, r6
 8002aea:	f000 f860 	bl	8002bae <__malloc_unlock>
 8002aee:	f104 000b 	add.w	r0, r4, #11
 8002af2:	1d23      	adds	r3, r4, #4
 8002af4:	f020 0007 	bic.w	r0, r0, #7
 8002af8:	1ac3      	subs	r3, r0, r3
 8002afa:	d01b      	beq.n	8002b34 <_malloc_r+0xb0>
 8002afc:	425a      	negs	r2, r3
 8002afe:	50e2      	str	r2, [r4, r3]
 8002b00:	bd70      	pop	{r4, r5, r6, pc}
 8002b02:	428c      	cmp	r4, r1
 8002b04:	bf0d      	iteet	eq
 8002b06:	6863      	ldreq	r3, [r4, #4]
 8002b08:	684b      	ldrne	r3, [r1, #4]
 8002b0a:	6063      	strne	r3, [r4, #4]
 8002b0c:	6013      	streq	r3, [r2, #0]
 8002b0e:	bf18      	it	ne
 8002b10:	460c      	movne	r4, r1
 8002b12:	e7e9      	b.n	8002ae8 <_malloc_r+0x64>
 8002b14:	460c      	mov	r4, r1
 8002b16:	6849      	ldr	r1, [r1, #4]
 8002b18:	e7ca      	b.n	8002ab0 <_malloc_r+0x2c>
 8002b1a:	1cc4      	adds	r4, r0, #3
 8002b1c:	f024 0403 	bic.w	r4, r4, #3
 8002b20:	42a0      	cmp	r0, r4
 8002b22:	d005      	beq.n	8002b30 <_malloc_r+0xac>
 8002b24:	1a21      	subs	r1, r4, r0
 8002b26:	4630      	mov	r0, r6
 8002b28:	f000 f830 	bl	8002b8c <_sbrk_r>
 8002b2c:	3001      	adds	r0, #1
 8002b2e:	d0cd      	beq.n	8002acc <_malloc_r+0x48>
 8002b30:	6025      	str	r5, [r4, #0]
 8002b32:	e7d9      	b.n	8002ae8 <_malloc_r+0x64>
 8002b34:	bd70      	pop	{r4, r5, r6, pc}
 8002b36:	bf00      	nop
 8002b38:	20000084 	.word	0x20000084
 8002b3c:	20000088 	.word	0x20000088

08002b40 <_realloc_r>:
 8002b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b42:	4607      	mov	r7, r0
 8002b44:	4614      	mov	r4, r2
 8002b46:	460e      	mov	r6, r1
 8002b48:	b921      	cbnz	r1, 8002b54 <_realloc_r+0x14>
 8002b4a:	4611      	mov	r1, r2
 8002b4c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002b50:	f7ff bf98 	b.w	8002a84 <_malloc_r>
 8002b54:	b922      	cbnz	r2, 8002b60 <_realloc_r+0x20>
 8002b56:	f7ff ff47 	bl	80029e8 <_free_r>
 8002b5a:	4625      	mov	r5, r4
 8002b5c:	4628      	mov	r0, r5
 8002b5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b60:	f000 f826 	bl	8002bb0 <_malloc_usable_size_r>
 8002b64:	4284      	cmp	r4, r0
 8002b66:	d90f      	bls.n	8002b88 <_realloc_r+0x48>
 8002b68:	4621      	mov	r1, r4
 8002b6a:	4638      	mov	r0, r7
 8002b6c:	f7ff ff8a 	bl	8002a84 <_malloc_r>
 8002b70:	4605      	mov	r5, r0
 8002b72:	2800      	cmp	r0, #0
 8002b74:	d0f2      	beq.n	8002b5c <_realloc_r+0x1c>
 8002b76:	4631      	mov	r1, r6
 8002b78:	4622      	mov	r2, r4
 8002b7a:	f7ff ff0f 	bl	800299c <memcpy>
 8002b7e:	4631      	mov	r1, r6
 8002b80:	4638      	mov	r0, r7
 8002b82:	f7ff ff31 	bl	80029e8 <_free_r>
 8002b86:	e7e9      	b.n	8002b5c <_realloc_r+0x1c>
 8002b88:	4635      	mov	r5, r6
 8002b8a:	e7e7      	b.n	8002b5c <_realloc_r+0x1c>

08002b8c <_sbrk_r>:
 8002b8c:	b538      	push	{r3, r4, r5, lr}
 8002b8e:	4c06      	ldr	r4, [pc, #24]	; (8002ba8 <_sbrk_r+0x1c>)
 8002b90:	2300      	movs	r3, #0
 8002b92:	4605      	mov	r5, r0
 8002b94:	4608      	mov	r0, r1
 8002b96:	6023      	str	r3, [r4, #0]
 8002b98:	f000 f814 	bl	8002bc4 <_sbrk>
 8002b9c:	1c43      	adds	r3, r0, #1
 8002b9e:	d102      	bne.n	8002ba6 <_sbrk_r+0x1a>
 8002ba0:	6823      	ldr	r3, [r4, #0]
 8002ba2:	b103      	cbz	r3, 8002ba6 <_sbrk_r+0x1a>
 8002ba4:	602b      	str	r3, [r5, #0]
 8002ba6:	bd38      	pop	{r3, r4, r5, pc}
 8002ba8:	20000184 	.word	0x20000184

08002bac <__malloc_lock>:
 8002bac:	4770      	bx	lr

08002bae <__malloc_unlock>:
 8002bae:	4770      	bx	lr

08002bb0 <_malloc_usable_size_r>:
 8002bb0:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8002bb4:	2800      	cmp	r0, #0
 8002bb6:	f1a0 0004 	sub.w	r0, r0, #4
 8002bba:	bfbc      	itt	lt
 8002bbc:	580b      	ldrlt	r3, [r1, r0]
 8002bbe:	18c0      	addlt	r0, r0, r3
 8002bc0:	4770      	bx	lr
	...

08002bc4 <_sbrk>:
 8002bc4:	4b04      	ldr	r3, [pc, #16]	; (8002bd8 <_sbrk+0x14>)
 8002bc6:	6819      	ldr	r1, [r3, #0]
 8002bc8:	4602      	mov	r2, r0
 8002bca:	b909      	cbnz	r1, 8002bd0 <_sbrk+0xc>
 8002bcc:	4903      	ldr	r1, [pc, #12]	; (8002bdc <_sbrk+0x18>)
 8002bce:	6019      	str	r1, [r3, #0]
 8002bd0:	6818      	ldr	r0, [r3, #0]
 8002bd2:	4402      	add	r2, r0
 8002bd4:	601a      	str	r2, [r3, #0]
 8002bd6:	4770      	bx	lr
 8002bd8:	2000008c 	.word	0x2000008c
 8002bdc:	20000188 	.word	0x20000188

08002be0 <_init>:
 8002be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002be2:	bf00      	nop
 8002be4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002be6:	bc08      	pop	{r3}
 8002be8:	469e      	mov	lr, r3
 8002bea:	4770      	bx	lr

08002bec <_fini>:
 8002bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bee:	bf00      	nop
 8002bf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bf2:	bc08      	pop	{r3}
 8002bf4:	469e      	mov	lr, r3
 8002bf6:	4770      	bx	lr
