diff --git a/arch/arm/boot/dts/rk3228a-box-h96mini.dts b/arch/arm/boot/dts/rk3228a-box-h96mini.dts
new file mode 100644
index 000000000000..8301c556efb4
--- /dev/null
+++ b/arch/arm/boot/dts/rk3228a-box-h96mini.dts
@@ -0,0 +1,75 @@
+/*
+ * Copyright (C) 2020 knaerzche <knaerzche@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+
+/dts-v1/;
+
+#include "rk3228a-box.dtsi"
+
+/ {
+	model = "RK3228a H96 mini";
+
+	openvfd {
+		compatible = "open,vfd";
+		dev_name = "openvfd";
+		openvfd_gpio_clk = <&gpio0 RK_PA0 GPIO_ACTIVE_HIGH>;
+		openvfd_gpio_dat = <&gpio0 RK_PA1 GPIO_ACTIVE_HIGH>;
+		openvfd_display_type = <0x06000100>;
+	};
+
+};
+
+&dram_timing {
+                sr_idle = <24>;
+                pd_idle = <32>;
+                ddr3_drv = <DDR3_DS_40ohm>;
+                ddr3_odt = <DDR3_ODT_120ohm>;
+                phy_ddr3_clk_drv = <PHY_DDR3_RON_RTT_45ohm>;
+                phy_ddr3_cmd_drv = <PHY_DDR3_RON_RTT_45ohm>;
+                phy_ddr3_dqs_drv = <PHY_DDR3_RON_RTT_34ohm>;
+                phy_ddr3_odt = <PHY_DDR3_RON_RTT_225ohm>;
+};
+
+&bluetooth {
+	status = "okay";
+};
+
+&dmc {
+	status = "okay";
+};
+
+&dmc_opp_table {
+
+	/delete-node/ opp-400000000;
+
+	/delete-node/ opp-666000000;
+
+	opp-700000000 {
+		opp-microvolt = <1100000>;
+		opp-microvolt-L0 = <1100000>;
+		opp-microvolt-L1 = <1050000>;
+	};
+
+	/delete-node/ opp-786000000;
+
+};
+
+&emmc {
+	mmc-hs200-1_8v;
+	status = "okay";
+};
+
+&uart1 {
+	status = "okay";
+};
+
+&wifi {
+	wifi_chip_type = "ap6330";
+	WIFI,reset_gpio = <&gpio0 RK_PA2 GPIO_ACTIVE_LOW>;
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/rk3228a-box-mxq4kpro.dts b/arch/arm/boot/dts/rk3228a-box-mxq4kpro.dts
new file mode 100644
index 000000000000..4d143cfd5752
--- /dev/null
+++ b/arch/arm/boot/dts/rk3228a-box-mxq4kpro.dts
@@ -0,0 +1,75 @@
+/*
+ * Copyright (C) 2020 knaerzche <knaerzche@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "rk3228a-box.dtsi"
+
+/ {
+	model = "RK3228a MXQ 4K Pro";
+
+	leds {
+                compatible = "gpio-leds";
+
+                led_blue {
+			gpios = <&gpio1 RK_PA7 GPIO_ACTIVE_LOW>;
+                        default-state = "on";
+                };
+
+                led_red {
+			gpios = <&gpio3 RK_PC5 GPIO_ACTIVE_LOW>;
+                        default-state = "off";
+                };
+        };
+
+};
+
+&dram_timing {
+	ddr3_drv = <DDR3_DS_34ohm>;
+	phy_ddr3_clk_drv = <PHY_DDR3_RON_RTT_22ohm>;
+	phy_ddr3_cmd_drv = <PHY_DDR3_RON_RTT_22ohm>;
+	phy_ddr3_dqs_drv = <PHY_DDR3_RON_RTT_22ohm>;
+};
+
+&dmc {
+	status = "okay";
+};
+
+&dmc_opp_table {
+
+	opp-600000000 {
+		opp-microvolt = <1100000>;
+		opp-microvolt-L0 = <1100000>;
+		opp-microvolt-L1 = <1050000>;
+	};
+
+	/delete-node/ opp-666000000;
+
+	opp-700000000 {
+		opp-microvolt = <1175000>;
+		opp-microvolt-L0 = <1175000>;
+		opp-microvolt-L1 = <1125000>;
+	};
+
+	/delete-node/ opp-786000000;
+
+	opp-800000000 {
+		opp-microvolt = <1175000>;
+		opp-microvolt-L0 = <1175000>;
+		opp-microvolt-L1 = <1125000>;
+	};
+
+};
+
+&nandc {
+	status = "okay";
+};
+
+&wifi {
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/rk3228a-box.dtsi b/arch/arm/boot/dts/rk3228a-box.dtsi
new file mode 100644
index 000000000000..997055c18fdf
--- /dev/null
+++ b/arch/arm/boot/dts/rk3228a-box.dtsi
@@ -0,0 +1,47 @@
+/*
+ * Copyright (C) 2020 knaerzche <knaerzche@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "rk322x-box.dtsi"
+#include "rk3228a-cpu-opp.dtsi"
+
+/ {
+	compatible = "rockchip,rk3228a-box", "rockchip,rk3229";
+
+	/delete-node/ opp-table2;
+
+	gpu_opp_table: opp-table2 {
+		compatible = "operating-points-v2";
+		rockchip,leakage-voltage-sel = <
+			1   5    0
+			6   254  1
+		>;
+		nvmem-cells = <&logic_leakage>;
+		nvmem-cell-names = "gpu_leakage";
+
+		opp-200000000 {
+			opp-hz = /bits/ 64 <200000000>;
+			opp-microvolt = <1050000>;
+			opp-microvolt-L0 = <1050000>;
+			opp-microvolt-L1 = <1000000>;
+		};
+		opp-300000000 {
+			opp-hz = /bits/ 64 <300000000>;
+			opp-microvolt = <1050000>;
+			opp-microvolt-L0 = <1050000>;
+			opp-microvolt-L1 = <1000000>;
+		};
+		opp-400000000 {
+			opp-hz = /bits/ 64 <400000000>;
+			opp-microvolt = <1150000>;
+			opp-microvolt-L0 = <1150000>;
+			opp-microvolt-L1 = <1100000>;
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/rk3228a-cpu-opp.dtsi b/arch/arm/boot/dts/rk3228a-cpu-opp.dtsi
new file mode 100644
index 000000000000..98b01e5947d8
--- /dev/null
+++ b/arch/arm/boot/dts/rk3228a-cpu-opp.dtsi
@@ -0,0 +1,92 @@
+/*
+ * Copyright (c) 2017 Fuzhou Rockchip Electronics Co., Ltd
+ *
+ * This file is dual-licensed: you can use it either under the terms
+ * of the GPL or the X11 license, at your option. Note that this dual
+ * licensing only applies to this file, and not this project as a
+ * whole.
+ *
+ *  a) This library is free software; you can redistribute it and/or
+ *     modify it under the terms of the GNU General Public License as
+ *     published by the Free Software Foundation; either version 2 of the
+ *     License, or (at your option) any later version.
+ *
+ *     This library is distributed in the hope that it will be useful,
+ *     but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *     GNU General Public License for more details.
+ *
+ * Or, alternatively,
+ *
+ *  b) Permission is hereby granted, free of charge, to any person
+ *     obtaining a copy of this software and associated documentation
+ *     files (the "Software"), to deal in the Software without
+ *     restriction, including without limitation the rights to use,
+ *     copy, modify, merge, publish, distribute, sublicense, and/or
+ *     sell copies of the Software, and to permit persons to whom the
+ *     Software is furnished to do so, subject to the following
+ *     conditions:
+ *
+ *     The above copyright notice and this permission notice shall be
+ *     included in all copies or substantial portions of the Software.
+ *
+ *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
+ *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
+ *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+ *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ *     OTHER DEALINGS IN THE SOFTWARE.
+ */
+
+/ {
+	/delete-node/ opp-table0;
+
+	cpu0_opp_table: opp_table0 {
+		compatible = "operating-points-v2";
+		opp-shared;
+
+		clocks = <&cru PLL_APLL>;
+		rockchip,max-volt = <1350000>;
+		rockchip,leakage-voltage-sel = <
+			1   8     0
+			9   254   1
+		>;
+		nvmem-cells = <&cpu_leakage>;
+		nvmem-cell-names = "cpu_leakage";
+
+		opp-408000000 {
+			opp-hz = /bits/ 64 <408000000>;
+			opp-microvolt = <950000 950000 1400000>;
+			opp-microvolt-L0 = <950000 950000 1400000>;
+			opp-microvolt-L1 = <950000 950000 1400000>;
+			clock-latency-ns = <40000>;
+			opp-suspend;
+		};
+		opp-600000000 {
+			opp-hz = /bits/ 64 <600000000>;
+			opp-microvolt = <975000 975000 1400000>;
+			opp-microvolt-L0 = <975000 975000 1400000>;
+			opp-microvolt-L1 = <975000 975000 1400000>;
+		};
+		opp-816000000 {
+			opp-hz = /bits/ 64 <816000000>;
+			opp-microvolt = <1000000 1000000 1400000>;
+			opp-microvolt-L0 = <1000000 1000000 1400000>;
+			opp-microvolt-L1 = <1000000 1000000 1400000>;
+		};
+		opp-1008000000 {
+			opp-hz = /bits/ 64 <1008000000>;
+			opp-microvolt = <1175000 1175000 1400000>;
+			opp-microvolt-L0 = <1175000 1175000 1400000>;
+			opp-microvolt-L1 = <1125000 1125000 1400000>;
+		};
+		opp-1200000000 {
+			opp-hz = /bits/ 64 <1200000000>;
+			opp-microvolt = <1275000 1275000 1400000>;
+			opp-microvolt-L0 = <1275000 1275000 1400000>;
+			opp-microvolt-L1 = <1225000 1225000 1400000>;
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/rk3228b-box-a8.dts b/arch/arm/boot/dts/rk3228b-box-a8.dts
new file mode 100644
index 000000000000..886abc889464
--- /dev/null
+++ b/arch/arm/boot/dts/rk3228b-box-a8.dts
@@ -0,0 +1,36 @@
+/*
+ * Copyright (C) 2020 knaerzche <knaerzche@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "rk3228b-box.dtsi"
+
+/ {
+	model = "RK3228b Alfawise A8";
+
+	leds {
+                compatible = "gpio-leds";
+
+                led_blue {
+                        gpios = <&gpio3 RK_PC5 GPIO_ACTIVE_HIGH>;
+                        default-state = "on";
+                };
+
+        };
+
+};
+
+&emmc {
+	mmc-hs200-1_8v;
+	status = "okay";
+};
+
+&wifi {
+	wifi_chip_type = "ssv6051";
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/rk3228b-box-mkv809vii.dts b/arch/arm/boot/dts/rk3228b-box-mkv809vii.dts
new file mode 100644
index 000000000000..ad45da14d0f4
--- /dev/null
+++ b/arch/arm/boot/dts/rk3228b-box-mkv809vii.dts
@@ -0,0 +1,188 @@
+/*
+ * Copyright (C) 2020 knaerzche <knaerzche@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "rk3228b-box.dtsi"
+
+/ {
+	model = "RK3228B MK809IV HDMI Stick";
+
+
+	/delete-node/ dmc-opp-table;
+
+	dmc_opp_table: dmc-opp-table {
+		compatible = "operating-points-v2";
+
+		rockchip,leakage-voltage-sel = <
+			1   5    0
+			6   254  1
+		>;
+		nvmem-cells = <&logic_leakage>;
+		nvmem-cell-names = "ddr_leakage";
+
+		opp-240000000 {
+			opp-hz = /bits/ 64 <240000000>;
+			opp-microvolt = <1250000>;
+			opp-microvolt-L0 = <1250000>;
+			opp-microvolt-L1 = <1200000>;
+		};
+
+		opp-324000000 {
+			opp-hz = /bits/ 64 <324000000>;
+			opp-microvolt = <1250000>;
+			opp-microvolt-L0 = <1250000>;
+			opp-microvolt-L1 = <1200000>;
+		};
+
+		opp-396000000 {
+			opp-hz = /bits/ 64 <396000000>;
+			opp-microvolt = <1250000>;
+			opp-microvolt-L0 = <1250000>;
+			opp-microvolt-L1 = <1200000>;
+		};
+
+		opp-456000000 {
+			opp-hz = /bits/ 64 <456000000>;
+			opp-microvolt = <1250000>;
+			opp-microvolt-L0 = <1250000>;
+			opp-microvolt-L1 = <1200000>;
+		};
+
+		opp-528000000 {
+			opp-hz = /bits/ 64 <528000000>;
+			opp-microvolt = <1250000>;
+			opp-microvolt-L0 = <1250000>;
+			opp-microvolt-L1 = <1200000>;
+		};
+
+		opp-600000000 {
+			opp-hz = /bits/ 64 <600000000>;
+			opp-microvolt = <1250000>;
+			opp-microvolt-L0 = <1250000>;
+			opp-microvolt-L1 = <1200000>;
+		};
+
+		opp-700000000 {
+			opp-hz = /bits/ 64 <600000000>;
+			opp-microvolt = <1250000>;
+			opp-microvolt-L0 = <1250000>;
+			opp-microvolt-L1 = <1200000>;
+		};
+
+		opp-800000000 {
+			opp-hz = /bits/ 64 <600000000>;
+			opp-microvolt = <1250000>;
+			opp-microvolt-L0 = <1250000>;
+			opp-microvolt-L1 = <1200000>;
+		};
+	};
+
+	/delete-node/ opp-table2;
+
+	gpu_opp_table: opp-table2 {
+		compatible = "operating-points-v2";
+
+		rockchip,leakage-voltage-sel = <
+			1   5    0
+			6   254  1
+		>;
+		nvmem-cells = <&logic_leakage>;
+		nvmem-cell-names = "gpu_leakage";
+
+		opp-200000000 {
+			opp-hz = /bits/ 64 <200000000>;
+			opp-microvolt = <1250000>;
+			opp-microvolt-L0 = <1250000>;
+			opp-microvolt-L1 = <1200000>;
+		};
+		opp-300000000 {
+			opp-hz = /bits/ 64 <300000000>;
+			opp-microvolt = <1250000>;
+			opp-microvolt-L0 = <1250000>;
+			opp-microvolt-L1 = <1200000>;
+		};
+		opp-500000000 {
+			opp-hz = /bits/ 64 <500000000>;
+			opp-microvolt = <1250000>;
+			opp-microvolt-L0 = <1250000>;
+			opp-microvolt-L1 = <1200000>;
+		};
+	};
+
+	leds {
+                compatible = "gpio-leds";
+
+                led_standby {
+                        gpios = <&gpio1 RK_PA7 GPIO_ACTIVE_LOW>;
+                        default-state = "off";
+                };
+
+		led_power {
+                        gpios = <&gpio3 RK_PC5 GPIO_ACTIVE_LOW>;
+                        default-state = "on";
+                };
+
+        };
+
+};
+
+&bluetooth {
+	status = "okay";
+};
+
+&dram_timing {
+                sr_idle = <12>;
+                pd_idle = <32>;
+                ddr3_drv = <DDR3_DS_40ohm>;
+                ddr3_odt = <DDR3_ODT_120ohm>;
+                phy_ddr3_clk_drv = <PHY_DDR3_RON_RTT_45ohm>;
+                phy_ddr3_cmd_drv = <PHY_DDR3_RON_RTT_45ohm>;
+                phy_ddr3_dqs_drv = <PHY_DDR3_RON_RTT_34ohm>;
+                phy_ddr3_odt = <PHY_DDR3_RON_RTT_225ohm>;
+};
+
+&dmc {
+	system-status-freq = <
+		/*system status         freq(KHz)*/
+		SYS_STATUS_NORMAL		456000
+		SYS_STATUS_VIDEO_4K		456000
+		SYS_STATUS_VIDEO_4K_10B	456000
+	>;
+
+	status = "okay";
+};
+
+&emmc {
+	status = "okay";
+};
+
+&cru {
+	assigned-clock-rates =
+			<1200000000>, <816000000>,
+			<960000000>, <150000000>,
+			<150000000>, <75000000>,
+			<150000000>, <150000000>,
+			<75000000>, <400000000>;
+};
+
+&uart1 {
+	status="okay";
+};
+
+&tve {
+	status = "disabled";
+};
+
+&route_tve {
+	status = "disabled";
+};
+
+&wifi {
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/rk3228b-box-v88mars-II.dts b/arch/arm/boot/dts/rk3228b-box-v88mars-II.dts
new file mode 100644
index 000000000000..b185c67cc4d2
--- /dev/null
+++ b/arch/arm/boot/dts/rk3228b-box-v88mars-II.dts
@@ -0,0 +1,63 @@
+/*
+ * Copyright (C) 2020 knaerzche <knaerzche@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "rk3228b-box.dtsi"
+
+/ {
+	model = "RK3228b V88 Mars II";
+
+	leds {
+                compatible = "gpio-leds";
+
+                led_blue {
+                        gpios = <&gpio3 RK_PC5 GPIO_ACTIVE_HIGH>;
+                        default-state = "on";
+                };
+
+                led_red {
+                        gpios = <&gpio0 RK_PA1 GPIO_ACTIVE_HIGH>;
+                        default-state = "off";
+                        linux,default-trigger = "rc-feedback";
+                };
+        };
+
+};
+
+&dram_timing {
+	dram_dll_disb_freq = <300>;
+};
+
+&dmc {
+
+	status = "okay";
+};
+
+&dmc_opp_table {
+
+	/delete-node/ opp-666000000;
+
+	opp-700000000 {
+		opp-microvolt = <1100000>;
+		opp-microvolt-L0 = <1100000>;
+		opp-microvolt-L1 = <1050000>;
+	};
+
+	/delete-node/ opp-786000000;
+
+};
+
+&nandc {
+	status = "okay";
+};
+
+&wifi {
+	wifi_chip_type = "ssv6051";
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/rk3228b-box.dtsi b/arch/arm/boot/dts/rk3228b-box.dtsi
new file mode 100644
index 000000000000..1aa448e37ab7
--- /dev/null
+++ b/arch/arm/boot/dts/rk3228b-box.dtsi
@@ -0,0 +1,16 @@
+/*
+ * Copyright (C) 2020 knaerzche <knaerzche@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "rk322x-box.dtsi"
+#include "rk3229-cpu-opp.dtsi"
+
+/ {
+	compatible = "rockchip,rk3228b-box", "rockchip,rk3229";
+};
diff --git a/arch/arm/boot/dts/rk3229-box-a95xr1.dts b/arch/arm/boot/dts/rk3229-box-a95xr1.dts
new file mode 100644
index 000000000000..eb51aa65e4b5
--- /dev/null
+++ b/arch/arm/boot/dts/rk3229-box-a95xr1.dts
@@ -0,0 +1,56 @@
+/*
+ * Copyright (C) 2020 knaerzche <knaerzche@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "rk3229-box.dtsi"
+
+/ {
+	model = "RK3229 Box A95X-R1";
+
+	leds {
+		compatible = "gpio-leds";
+
+		led_blue {
+			gpios = <&gpio3 RK_PC5 GPIO_ACTIVE_HIGH>;
+			default-state = "on";
+		};
+
+		led_red {
+			gpios = <&gpio1 RK_PA7 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+	};
+
+};
+
+&dram_timing {
+                sr_idle = <0>;
+                pd_idle = <0>;
+                ddr3_drv = <DDR3_DS_34ohm>;
+                ddr3_odt = <DDR3_ODT_120ohm>;
+                phy_ddr3_clk_drv = <PHY_DDR3_RON_RTT_34ohm>;
+                phy_ddr3_cmd_drv = <PHY_DDR3_RON_RTT_34ohm>;
+                phy_ddr3_dqs_drv = <PHY_DDR3_RON_RTT_34ohm>;
+                phy_ddr3_odt = <PHY_DDR3_RON_RTT_225ohm>;
+};
+
+&dmc {
+
+	status = "okay";
+};
+
+&emmc {
+	mmc-hs200-1_8v;
+	status = "okay";
+};
+
+&wifi {
+	wifi_chip_type = "ssv6051";
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/rk3229-box-d88.dts b/arch/arm/boot/dts/rk3229-box-d88.dts
new file mode 100644
index 000000000000..25ebe975df07
--- /dev/null
+++ b/arch/arm/boot/dts/rk3229-box-d88.dts
@@ -0,0 +1,65 @@
+/*
+ * Copyright (C) 2020 knaerzche <knaerzche@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "rk3229-box.dtsi"
+
+/ {
+	model = "RK3229 D88 HDMI Stick";
+
+	leds {
+                compatible = "gpio-leds";
+
+                led_red {
+                        gpios = <&gpio3 RK_PC5 GPIO_ACTIVE_LOW>;
+                        default-state = "on";
+                };
+
+        };
+
+};
+
+&bluetooth {
+	status = "okay";
+};
+
+&dram_timing {
+                sr_idle = <24>;
+                pd_idle = <32>;
+                ddr3_drv = <DDR3_DS_40ohm>;
+                ddr3_odt = <DDR3_ODT_120ohm>;
+                phy_ddr3_clk_drv = <PHY_DDR3_RON_RTT_45ohm>;
+                phy_ddr3_cmd_drv = <PHY_DDR3_RON_RTT_45ohm>;
+                phy_ddr3_dqs_drv = <PHY_DDR3_RON_RTT_34ohm>;
+                phy_ddr3_odt = <PHY_DDR3_RON_RTT_225ohm>;
+};
+
+&dmc {
+	status = "okay";
+};
+
+&nandc {
+	status = "okay";
+};
+
+&uart1 {
+	status="okay";
+};
+
+&tve {
+	status = "disabled";
+};
+
+&route_tve {
+	status = "disabled";
+};
+
+&wifi {
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/rk3229-box-hk1mini.dts b/arch/arm/boot/dts/rk3229-box-hk1mini.dts
new file mode 100644
index 000000000000..305cdf096735
--- /dev/null
+++ b/arch/arm/boot/dts/rk3229-box-hk1mini.dts
@@ -0,0 +1,184 @@
+/*
+ * Copyright (C) 2020 knaerzche <knaerzche@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "rk3229-box.dtsi"
+
+/ {
+	model = "RK3229 HK1mini";
+
+	leds {
+                compatible = "gpio-leds";
+
+                led_red {
+                        gpios = <&gpio1 RK_PA7 GPIO_ACTIVE_LOW>;
+                        default-state = "off";
+                };
+
+                led_blue {
+                        gpios = <&gpio3 RK_PC5 GPIO_ACTIVE_LOW>;
+                        default-state = "on";
+                };
+        };
+
+};
+
+&dram_timing {
+                sr_idle = <24>;
+                pd_idle = <32>;
+                ddr3_drv = <DDR3_DS_40ohm>;
+                ddr3_odt = <DDR3_ODT_120ohm>;
+                phy_ddr3_clk_drv = <PHY_DDR3_RON_RTT_45ohm>;
+                phy_ddr3_cmd_drv = <PHY_DDR3_RON_RTT_45ohm>;
+                phy_ddr3_dqs_drv = <PHY_DDR3_RON_RTT_34ohm>;
+                phy_ddr3_odt = <PHY_DDR3_RON_RTT_225ohm>;
+		dram_odt_disb_freq = <100>;
+		phy_odt_disb_freq = <100>;
+};
+
+&dmc {
+	status = "okay";
+};
+
+&nandc {
+	status = "okay";
+};
+
+&cpu0_opp_table {
+
+	opp-408000000 {
+		opp-microvolt = <1000000 1000000 1375000>;
+		opp-microvolt-L0 = <1000000 1000000 1375000>;
+		opp-microvolt-L1 = <975000 975000 1375000>;
+	};
+
+	opp-600000000 {
+		opp-microvolt = <1025000 1025000 1375000>;
+		opp-microvolt-L0 = <1025000 1025000 1375000>;
+		opp-microvolt-L1 = <1000000 1000000 1375000>;
+	};
+
+	opp-816000000 {
+		opp-microvolt = <1050000 1050000 1375000>;
+		opp-microvolt-L0 = <1050000 1050000 1375000>;
+		opp-microvolt-L1 = <1025000 1025000 1375000>;
+	};
+
+	opp-1008000000 {
+		opp-microvolt = <1175000 1175000 1375000>;
+		opp-microvolt-L0 = <1175000 1175000 1375000>;
+		opp-microvolt-L1 = <1125000 1125000 1375000>;
+	};
+
+	opp-1200000000 {
+		opp-microvolt = <1275000 1275000 1375000>;
+		opp-microvolt-L0 = <1275000 1275000 1375000>;
+		opp-microvolt-L1 = <1225000 1225000 1375000>;
+	};
+
+	opp-1296000000 {
+		opp-microvolt = <1325000 1325000 1375000>;
+		opp-microvolt-L0 = <1325000 1325000 1375000>;
+		opp-microvolt-L1 = <1275000 1275000 1375000>;
+	};
+
+	opp-1392000000 {
+		opp-microvolt = <1375000 1375000 1375000>;
+		opp-microvolt-L0 = <1375000 1375000 1375000>;
+		opp-microvolt-L1 = <1325000 1325000 1375000>;
+	};
+
+	opp-1464000000 {
+		opp-microvolt = <1375000 1375000 1375000>;
+		opp-microvolt-L0 = <1375000 1375000 1375000>;
+		opp-microvolt-L1 = <1350000 1350000 1375000>;
+	};
+
+};
+
+&dmc_opp_table {
+
+	opp-300000000 {
+		opp-microvolt = <1100000>;
+		opp-microvolt-L0 = <1100000>;
+		opp-microvolt-L1 = <1100000>;
+	};
+
+	opp-400000000 {
+		opp-microvolt = <1100000>;
+		opp-microvolt-L0 = <1100000>;
+		opp-microvolt-L1 = <1100000>;
+	};
+
+	opp-600000000 {
+		opp-microvolt-L1 = <1100000>;
+	};
+
+	opp-666000000 {
+		opp-microvolt = <1100000>;
+		opp-microvolt-L0 = <1100000>;
+	};
+
+	opp-700000000 {
+		opp-microvolt = <1100000>;
+		opp-microvolt-L0 = <1100000>;
+	};
+
+	opp-786000000 {
+		opp-microvolt = <1100000>;
+		opp-microvolt-L0 = <1100000>;
+	};
+
+	opp-800000000 {
+		opp-microvolt = <1100000>;
+		opp-microvolt-L0 = <1100000>;
+	};
+};
+
+&threshold {
+	temperature = <85000>;
+};
+
+&target {
+	temperature = <100000>;
+};
+
+&thermal_zones {
+	soc-thermal {
+		cooling-maps {
+
+			/delete-node/ map2;
+			/delete-node/ map3;
+		};
+	};
+};
+
+&gpu_opp_table {
+	opp-200000000 {
+		opp-microvolt = <1100000>;
+		opp-microvolt-L0 = <1100000>;
+		opp-microvolt-L1 = <1100000>;
+	};
+
+	opp-300000000 {
+		opp-microvolt = <1100000>;
+		opp-microvolt-L0 = <1100000>;
+		opp-microvolt-L1 = <1100000>;
+	};
+
+	opp-500000000 {
+		opp-microvolt = <1100000>;
+		opp-microvolt-L0 = <1100000>;
+	};
+};
+
+&wifi {
+	wifi_chip_type = "ssv6051";
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/rk3229-box-ntn8.dts b/arch/arm/boot/dts/rk3229-box-ntn8.dts
new file mode 100644
index 000000000000..8330e9e90ebf
--- /dev/null
+++ b/arch/arm/boot/dts/rk3229-box-ntn8.dts
@@ -0,0 +1,59 @@
+/*
+ * Copyright (C) 2020 knaerzche <knaerzche@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "rk3229-box.dtsi"
+
+/ {
+	model = "RK3229 HPH NT-N8";
+
+	leds {
+		compatible = "gpio-leds";
+
+		led_green {
+			gpios = <&gpio3 RK_PC5 GPIO_ACTIVE_HIGH>;
+			default-state = "on";
+		};
+
+		led_red {
+			gpios = <&gpio0 RK_PB0 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+	};
+};
+
+&dram_timing {
+                sr_idle = <12>;
+                pd_idle = <32>;
+                ddr3_drv = <DDR3_DS_40ohm>;
+                ddr3_odt = <DDR3_ODT_120ohm>;
+                phy_ddr3_clk_drv = <PHY_DDR3_RON_RTT_45ohm>;
+                phy_ddr3_cmd_drv = <PHY_DDR3_RON_RTT_45ohm>;
+                phy_ddr3_dqs_drv = <PHY_DDR3_RON_RTT_34ohm>;
+                phy_ddr3_odt = <PHY_DDR3_RON_RTT_225ohm>;
+};
+
+&dmc {
+	status = "okay";
+};
+
+&emmc {
+	mmc-hs200-1_8v;
+	status = "okay";
+};
+
+&uart1 {
+	status = "okay";
+};
+
+&wifi {
+	wifi_chip_type = "ap6212";
+	sdio_vref = <3300>;
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/rk3229-box-tx2.dts b/arch/arm/boot/dts/rk3229-box-tx2.dts
new file mode 100644
index 000000000000..7fa513b04d23
--- /dev/null
+++ b/arch/arm/boot/dts/rk3229-box-tx2.dts
@@ -0,0 +1,47 @@
+/*
+ * Copyright (C) 2020 knaerzche <knaerzche@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "rk3229-box.dtsi"
+
+/ {
+	model = "RK3229 Tanix TX2";
+
+	leds {
+		compatible = "gpio-leds";
+
+		led_green {
+			gpios = <&gpio3 RK_PC5 GPIO_ACTIVE_HIGH>;
+			default-state = "on";
+		};
+
+	};
+};
+
+&bluetooth {
+	status = "okay";
+};
+
+&dmc {
+
+	status = "okay";
+};
+
+&emmc {
+	mmc-hs200-1_8v;
+	status = "okay";
+};
+
+&uart1 {
+	status = "okay";
+};
+
+&wifi {
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/rk3229-box-v884k.dts b/arch/arm/boot/dts/rk3229-box-v884k.dts
new file mode 100644
index 000000000000..ca1237e22cb9
--- /dev/null
+++ b/arch/arm/boot/dts/rk3229-box-v884k.dts
@@ -0,0 +1,49 @@
+/*
+ * Copyright (C) 2020 knaerzche <knaerzche@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "rk3229-box.dtsi"
+
+/ {
+	model = "RK3229 V88 4K";
+
+	leds {
+                compatible = "gpio-leds";
+
+                led_blue {
+                        gpios = <&gpio3 RK_PC5 GPIO_ACTIVE_HIGH>;
+                        default-state = "on";
+                };
+        };
+
+};
+
+&dram_timing {
+		sr_idle = <12>;
+                pd_idle = <32>;
+                ddr3_drv = <DDR3_DS_40ohm>;
+                ddr3_odt = <DDR3_ODT_120ohm>;
+                phy_ddr3_clk_drv = <PHY_DDR3_RON_RTT_45ohm>;
+                phy_ddr3_cmd_drv = <PHY_DDR3_RON_RTT_45ohm>;
+                phy_ddr3_dqs_drv = <PHY_DDR3_RON_RTT_34ohm>;
+                phy_ddr3_odt = <PHY_DDR3_RON_RTT_225ohm>;
+};
+
+&dmc {
+	status = "okay";
+};
+
+&nandc {
+	status = "okay";
+};
+
+&wifi {
+	wifi_chip_type = "ssv6051";
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/rk3229-box-v88mars.dts b/arch/arm/boot/dts/rk3229-box-v88mars.dts
new file mode 100644
index 000000000000..af1db331c6cb
--- /dev/null
+++ b/arch/arm/boot/dts/rk3229-box-v88mars.dts
@@ -0,0 +1,39 @@
+/*
+ * Copyright (C) 2020 knaerzche <knaerzche@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "rk3229-box.dtsi"
+
+/ {
+	model = "RK3229 V88 Mars";
+
+	leds {
+                compatible = "gpio-leds";
+
+                led_blue {
+                        gpios = <&gpio3 RK_PC5 GPIO_ACTIVE_HIGH>;
+                        default-state = "on";
+                };
+
+                led_red {
+                        gpios = <&gpio0 RK_PA1 GPIO_ACTIVE_HIGH>;
+                        default-state = "off";
+                };
+        };
+};
+
+
+&nandc {
+	status = "okay";
+};
+
+&wifi {
+	wifi_chip_type = "ssv6051";
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/rk3229-box.dtsi b/arch/arm/boot/dts/rk3229-box.dtsi
new file mode 100644
index 000000000000..8a4b25eeaed4
--- /dev/null
+++ b/arch/arm/boot/dts/rk3229-box.dtsi
@@ -0,0 +1,16 @@
+/*
+ * Copyright (C) 2020 knaerzche <knaerzche@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "rk322x-box.dtsi"
+#include "rk3229-cpu-opp.dtsi"
+
+/ {
+	compatible = "rockchip,rk3229-box", "rockchip,rk3229";
+};
diff --git a/arch/arm/boot/dts/rk322x-box.dtsi b/arch/arm/boot/dts/rk322x-box.dtsi
new file mode 100644
index 000000000000..b3bf27d62f3a
--- /dev/null
+++ b/arch/arm/boot/dts/rk322x-box.dtsi
@@ -0,0 +1,1269 @@
+/*
+ * Copyright (C) 2020 knaerzche <knaerzche@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include <dt-bindings/pwm/pwm.h>
+#include <dt-bindings/input/input.h>
+#include "rk322x.dtsi"
+
+/ {
+
+	compatible = "rockchip,rk3229";
+	model = "Rockchip RK322x SoC";
+
+	memory@60000000 {
+		device_type = "memory";
+		reg = <0x60000000 0x40000000>;
+	};
+
+	aliases {
+		serial0 = &uart1;
+		serial1 = &uart0;
+		ethernet0 = &gmac;
+	};
+
+	chosen {
+		bootargs = "earlycon=uart8250,mmio32,0x11030000";
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		ramoops_mem: ramoops@62e00000 {
+			reg = <0x62e00000 0xf0000>;
+		};
+
+		trust_reserved: trust@68400000 {
+			reg = <0x68400000 0xe00000>;
+			no-map;
+		};
+	};
+
+	ramoops {
+		compatible = "ramoops";
+		record-size = <0x0 0x20000>;
+		console-size = <0x0 0x80000>;
+		ftrace-size = <0x0 0x00000>;
+		pmsg-size = <0x0 0x50000>;
+		memory-region = <&ramoops_mem>;
+	};
+
+	psci {
+		compatible = "arm,psci-1.0";
+		method = "smc";
+	};
+
+	sound {
+		status = "okay";
+		compatible = "simple-audio-card";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,mclk-fs = <256>;
+		simple-audio-card,name = "ROCKCHIP,RK3229";
+		simple-audio-card,cpu {
+			sound-dai = <&i2s1>;
+		};
+		simple-audio-card,codec {
+			sound-dai = <&codec>;
+		};
+	};
+
+	hdmi_sound: hdmi-sound {
+		status = "okay";
+		compatible = "simple-audio-card";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,mclk-fs = <128>;
+		simple-audio-card,name = "HDMI";
+		simple-audio-card,cpu {
+			sound-dai = <&i2s0>;
+		};
+		simple-audio-card,codec {
+			sound-dai = <&hdmi>;
+		};
+	};
+
+	regulators {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		vccio_1v8_reg: regulator@0 {
+			compatible = "regulator-fixed";
+			regulator-name = "vccio_1v8";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+			regulator-always-on;
+		};
+
+		vccio_3v3_reg: regulator@1 {
+			compatible = "regulator-fixed";
+			regulator-name = "vccio_3v3";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			regulator-always-on;
+		};
+	};
+
+	sdio_pwrseq: sdio-pwrseq {
+		compatible = "mmc-pwrseq-simple";
+		pinctrl-names = "default";
+		pinctrl-0 = <&wifi_enable_h>;
+		reset-gpios = <&gpio2 RK_PD2 GPIO_ACTIVE_LOW>;
+	};
+
+	spdif_out: spdif-out {
+		status = "okay";
+		compatible = "linux,spdif-dit";
+		#sound-dai-cells = <0>;
+	};
+
+	spdif-sound {
+		status = "okay";
+		compatible = "simple-audio-card";
+		simple-audio-card,name = "ROCKCHIP,SPDIF";
+		simple-audio-card,cpu {
+			sound-dai = <&spdif>;
+		};
+		simple-audio-card,codec {
+			sound-dai = <&spdif_out>;
+		};
+	};
+
+	vcc_host_vbus: vcc-host-regulator {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = <&gpio3 RK_PC4 GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&host_vbus_drv>;
+		regulator-name = "vcc_host";
+	};
+
+	vcc_otg_vbus: otg-vbus-regulator {
+		compatible = "regulator-fixed";
+		gpio = <&gpio3 RK_PC6 GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&otg_vbus_drv>;
+		regulator-name = "vcc_otg_vbus";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		enable-active-high;
+	};
+
+	vcc_phy: vcc-phy-regulator {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		regulator-name = "vcc_phy";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
+		regulator-always-on;
+		regulator-boot-on;
+	};
+
+	vdd_arm: vdd-arm-regulator {
+		compatible = "pwm-regulator";
+		rockchip,pwm_id = <1>;
+		rockchip,pwm_voltage = <1100000>;
+		pwms = <&pwm1 0 5000 1>;
+		regulator-name = "vdd_arm";
+		regulator-min-microvolt = <950000>;
+		regulator-max-microvolt = <1400000>;
+		regulator-ramp-delay = <12500>;
+		regulator-settling-time-up-us = <250>;
+		regulator-always-on;
+		regulator-boot-on;
+	};
+
+	vdd_log: vdd-log-regulator {
+		compatible = "pwm-regulator";
+		rockchip,pwm_id = <2>;
+		rockchip,pwm_voltage = <1200000>;
+		pwms = <&pwm2 0 5000 1>;
+		regulator-name = "vdd_log";
+		regulator-min-microvolt = <1000000>;
+		regulator-max-microvolt = <1300000>;
+		regulator-ramp-delay = <12500>;
+		regulator-settling-time-up-us = <250>;
+		regulator-always-on;
+		regulator-boot-on;
+	};
+
+	gpio_keys {
+		compatible = "gpio-keys";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		autorepeat;
+
+		pinctrl-names = "default";
+		pinctrl-0 = <&pwr_key>;
+
+		power_key: power-key {
+			label = "GPIO Key Power";
+			gpios = <&gpio3 RK_PD1 GPIO_ACTIVE_HIGH>;
+			linux,code = <KEY_POWER>;
+			debounce-interval = <100>;
+			wakeup-source;
+			status = "okay";
+		};
+	};
+
+	wifi: wireless-wlan {
+		compatible = "wlan-platdata";
+		rockchip,grf = <&grf>;
+		wifi_chip_type = "[00]";
+		sdio_vref = <3300>;
+		WIFI,host_wake_irq = <&gpio0 RK_PD4 GPIO_ACTIVE_HIGH>;
+		status = "disabled";
+	};
+
+	bluetooth: wireless-bluetooth {
+		compatible = "bluetooth-platdata";
+		uart_rts_gpios = <&gpio3 RK_PA6 GPIO_ACTIVE_LOW>;
+		pinctrl-names = "default", "rts_gpio";
+		pinctrl-0 = <&uart11_rts>;
+		pinctrl-1 = <&uart11_rts_gpio>;
+		BT,power_gpio = <&gpio2 RK_PD5 GPIO_ACTIVE_HIGH>;
+		BT,wake_host_irq = <&gpio3 RK_PD3 GPIO_ACTIVE_HIGH>;
+		status = "disabled";
+	};
+
+};
+
+&display_subsystem {
+
+	status = "okay";
+
+	route_hdmi: route-hdmi {
+		status = "okay";
+		connect = <&vop_out_hdmi>;
+	};
+
+	route_tve: route-tve {
+		status = "okay";
+		connect = <&vop_out_tve>;
+	};
+};
+
+&codec {
+	#sound-dai-cells = <0>;
+	status = "okay";
+};
+
+&cpu0 {
+	enable-method = "psci";
+	cpu-supply = <&vdd_arm>;
+};
+
+&cpu1 {
+	enable-method = "psci";
+};
+
+&cpu2 {
+	enable-method = "psci";
+};
+
+&cpu3 {
+	enable-method = "psci";
+};
+
+
+&dmc {
+	system-status-freq = <
+		/*system status         freq(KHz)*/
+		SYS_STATUS_NORMAL       786000
+		SYS_STATUS_VIDEO_4K     786000
+		SYS_STATUS_VIDEO_4K_10B 800000
+		SYS_STATUS_PERFORMANCE  800000
+		SYS_STATUS_SUSPEND      300000
+		SYS_STATUS_LOW_POWER    300000
+	>;
+	center-supply = <&vdd_log>;
+};
+
+&gmac {
+	assigned-clocks = <&cru SCLK_MAC_SRC>;
+	assigned-clock-rates = <50000000>;
+	clock_in_out = "output";
+	phy-supply = <&vcc_phy>;
+	phy-mode = "rmii";
+	tx_delay = <38>;
+	rx_delay = <17>;
+	phy-is-integrated;
+	status = "okay";
+};
+
+&gpu {
+	status = "okay";
+	mali-supply = <&vdd_log>;
+};
+
+&hdmi {
+	status = "okay";
+	#sound-dai-cells = <0>;
+	ddc-i2c-scl-high-time-ns = <9625>;
+	ddc-i2c-scl-low-time-ns = <10000>;
+};
+
+&hdmi_phy {
+	status = "okay";
+};
+
+&tve {
+	status = "okay";
+};
+
+&io_domains {
+	status = "okay";
+	vccio1-supply = <&vccio_3v3_reg>;
+	vccio2-supply = <&vccio_1v8_reg>;
+	vccio4-supply = <&vccio_3v3_reg>;
+};
+
+&emmc {
+	bus-width = <8>;
+	num-slots = <1>;
+	max-frequency = <150000000>;
+	broken-cd;
+	cap-mmc-highspeed;
+	disable-wp;
+	non-removable;
+	supports-emmc;
+	/delete-property/ clock-frequency;
+	/delete-property/ default-sample-phase;
+	/delete-property/ pinctrl-names;
+	/delete-property/ pinctrl-0;
+};
+
+&sdmmc {
+	bus-width = <4>;
+	card-detect-delay = <200>;
+	max-frequency = <150000000>;
+	num-slots = <1>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&sdmmc_pwr &sdmmc_clk &sdmmc_cmd &sdmmc_bus4>;
+	cap-sd-highspeed;
+	disable-wp;
+	supports-sd;
+	status = "okay";
+};
+
+&sdio {
+	bus-width = <4>;
+	max-frequency = <150000000>;
+	mmc-pwrseq = <&sdio_pwrseq>;
+	cap-sd-highspeed;
+	cap-sdio-irq;
+	disable-wp;
+	ignore-pm-notify;
+	keep-power-in-suspend;
+	non-removable;
+	supports-sdio;
+	status = "okay";
+};
+
+&i2s0 {
+	status = "okay";
+	rockchip,bclk-fs = <128>;
+	#sound-dai-cells = <0>;
+};
+
+&i2s1 {
+	#sound-dai-cells = <0>;
+	status = "okay";
+};
+
+&iep {
+	status = "okay";
+};
+
+&iep_mmu {
+	status = "okay";
+};
+
+&pinctrl {
+	keys {
+		pwr_key: pwr-key {
+			rockchip,pins = <3 RK_PC7 RK_FUNC_GPIO &pcfg_pull_up>;
+		};
+	};
+
+	sdmmc {
+		sdmmc_pwr: sdmmc-pwr {
+			rockchip,pins = <1 RK_PB6 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
+	sdio-pwrseq {
+		wifi_enable_h: wifi-enable-h {
+			rockchip,pins = <2 RK_PD2 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
+	usb {
+		host_vbus_drv: host-vbus-drv {
+			rockchip,pins = <3 RK_PC4 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+
+		otg_vbus_drv: otg-vbus-drv {
+			rockchip,pins = <3 RK_PC6 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+};
+
+&pwm1 {
+	status = "okay";
+	pinctrl-names = "active";
+	pinctrl-0 = <&pwm1_pin_pull_down>;
+};
+
+&pwm2 {
+	status = "okay";
+	pinctrl-names = "active";
+	pinctrl-0 = <&pwm2_pin_pull_up>;
+};
+
+&pwm3 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pwm3_pin>;
+	compatible = "rockchip,remotectl-pwm";
+	remote_pwm_id = <3>;
+	handle_cpu_id = <1>;
+	remote_support_psci = <1>;
+
+	ir_key1 {
+		rockchip,usercode = <0xef10>;
+		rockchip,key_table =
+			<0xa2 KEY_POWER>,
+			<0xe8 KEY_VOLUMEUP>,
+			<0xec KEY_VOLUMEDOWN>,
+			<0xa6 KEY_F13>,
+			<0xa5 KEY_TEXT>,
+			<0xff KEY_BACK>,
+			<0xba KEY_UP>,
+			<0xf8 KEY_LEFT>,
+			<0xbe KEY_ENTER>,
+			<0xfe KEY_RIGHT>,
+			<0xaa KEY_DOWN>,
+			<0xb9 KEY_HOME>,
+			<0xfa KEY_MENU>,
+			<0xe5 KEY_REWIND>,
+			<0xa7 KEY_PLAYPAUSE>,
+			<0xe2 KEY_FASTFORWARD>,
+			<0xa0 KEY_KP6>,
+			<0xb0 KEY_0>,
+			<0xa1 KEY_BACKSPACE>,
+			<0xaf KEY_1>,
+			<0xad KEY_2>,
+			<0xef KEY_3>,
+			<0xb3 KEY_4>,
+			<0xb5 KEY_5>,
+			<0xee KEY_6>,
+			<0xf0 KEY_7>,
+			<0xb1 KEY_8>,
+			<0xf2 KEY_9>;
+
+	};
+
+	ir_key2 {
+		rockchip,usercode = <0xff00>;
+		rockchip,key_table =
+			<0xe5 KEY_HOME>,
+			<0xaf KEY_BACK>,
+			<0xb1 KEY_MENU>,
+			<0xfd KEY_ENTER>,
+			<0xbc KEY_MUTE>,
+			<0xf5 KEY_DOWN>,
+			<0xf9 KEY_LEFT>,
+			<0xf1 KEY_RIGHT>,
+			<0xa7 KEY_VOLUMEDOWN>,
+			<0xe4 KEY_VOLUMEUP>,
+			<0xa8 KEY_F15>,
+			<0xb2 KEY_TEXT>,
+			<0xb0 KEY_F13>,
+			<0xa4 KEY_F14>,
+			<0xab KEY_F16>,
+			<0xb3 KEY_HANJA>,
+			<0xf0 KEY_SPACE>,
+			<0xef KEY_1>,
+			<0xee KEY_2>,
+			<0xed KEY_3>,
+			<0xec KEY_4>,
+			<0xeb KEY_POWER>,
+			<0xea KEY_6>,
+			<0xe8 KEY_7>,
+			<0xe7 KEY_8>,
+			<0xe6 KEY_9>,
+			<0xe2 KEY_0>,
+			<0xe1 KEY_BACKSPACE>;
+
+	};
+
+	ir_key3 {
+		rockchip,usercode = <0x7f80>;
+		rockchip,key_table =
+			<0xec KEY_ENTER>,
+			<0xd8 KEY_BACK>,
+			<0xc7 KEY_UP>,
+			<0xbf KEY_DOWN>,
+			<0xc8 KEY_LEFT>,
+			<0xc6 KEY_RIGHT>,
+			<0x8c KEY_HOME>,
+			<0x78 KEY_VOLUMEUP>,
+			<0x76 KEY_VOLUMEDOWN>,
+			<0x7e KEY_POWER>,
+			<0xed KEY_POWER>,
+			<0x7c KEY_MENU>,
+			<0xb7 KEY_TEXT>;
+
+	};
+
+	ir_key4 {
+		rockchip,usercode = <0xfe01>;
+		rockchip,key_table =
+			<0xec KEY_ENTER>,
+			<0xe6 KEY_BACK>,
+			<0xe9 KEY_UP>,
+			<0xe5 KEY_DOWN>,
+			<0xae KEY_LEFT>,
+			<0xaf KEY_RIGHT>,
+			<0xee KEY_HOME>,
+			<0xe7 KEY_VOLUMEUP>,
+			<0xef KEY_VOLUMEDOWN>,
+			<0xbf KEY_POWER>,
+			<0xbe KEY_MUTE>,
+			<0xb3 KEY_MENU>,
+			<0xff KEY_TEXT>,
+			<0xb1 KEY_1>,
+			<0xf2 KEY_2>,
+			<0xf3 KEY_3>,
+			<0xb5 KEY_4>,
+			<0xf6 KEY_5>,
+			<0xf7 KEY_6>,
+			<0xb9 KEY_7>,
+			<0xfa KEY_8>,
+			<0xfb KEY_9>,
+			<0xfe KEY_0>,
+			<0xbd KEY_BACKSPACE>,
+			<0xbc KEY_F13>,
+			<0xf0 KEY_F14>;
+
+	};
+
+	ir_key5 {
+		rockchip,usercode = <0x1dcc>;
+		rockchip,key_table =
+			<0xee KEY_ENTER>,
+			<0xf0 KEY_BACK>,
+			<0xf8 KEY_UP>,
+			<0xbb KEY_DOWN>,
+			<0xef KEY_LEFT>,
+			<0xed KEY_RIGHT>,
+			<0xf1 KEY_VOLUMEUP>,
+			<0xfd KEY_VOLUMEDOWN>,
+			<0xff KEY_POWER>,
+			<0xf3 KEY_MUTE>,
+			<0xbf KEY_MENU>,
+			<0xbe KEY_1>,
+			<0xba KEY_2>,
+			<0xb2 KEY_3>,
+			<0xbd KEY_4>,
+			<0xb9 KEY_5>,
+			<0xb1 KEY_6>,
+			<0xbc KEY_7>,
+			<0xb8 KEY_8>,
+			<0xb0 KEY_9>,
+			<0xb6 KEY_0>,
+			<0xb5 KEY_BACKSPACE>;
+	};
+
+	ir_key6 {
+		rockchip,usercode = <0x4040>;
+		rockchip,key_table =
+			<0xf2 KEY_ENTER>,
+			<0xbd KEY_BACK>,
+			<0xf4 KEY_UP>,
+			<0xf1 KEY_DOWN>,
+			<0xef KEY_LEFT>,
+			<0xee KEY_RIGHT>,
+			<0xea KEY_VOLUMEUP>,
+			<0xe3 KEY_VOLUMEDOWN>,
+			<0xb2 KEY_POWER>,
+			<0xbc KEY_MUTE>,
+			<0xba KEY_MENU>,
+			<0xfe KEY_1>,
+			<0xfd KEY_2>,
+			<0xfc KEY_3>,
+			<0xfb KEY_4>,
+			<0xfa KEY_5>,
+			<0xf9 KEY_6>,
+			<0xf8 KEY_7>,
+			<0xf7 KEY_8>,
+			<0xf6 KEY_9>,
+			<0xff KEY_0>,
+			<0xf3 KEY_BACKSPACE>;
+	};
+
+	ir_key7 {
+		rockchip,usercode = <0xfd01>;
+		rockchip,key_table =
+			<0x31 KEY_ENTER>,
+			<0x29 KEY_BACK>,
+			<0x2e KEY_BACK>,
+			<0x35 KEY_UP>,
+			<0x2d KEY_DOWN>,
+			<0x66 KEY_LEFT>,
+			<0x3e KEY_RIGHT>,
+			<0x6a KEY_HOME>,
+			<0x7a KEY_VOLUMEUP>,
+			<0x79 KEY_VOLUMEDOWN>,
+			<0x23 KEY_POWER>,
+			<0x76 KEY_MUTE>,
+			<0x3a KEY_MENU>,
+			<0x72 KEY_TEXT>,
+			<0x6d KEY_1>,
+			<0x6c KEY_2>,
+			<0x33 KEY_3>,
+			<0x71 KEY_4>,
+			<0x70 KEY_5>,
+			<0x37 KEY_6>,
+			<0x75 KEY_7>,
+			<0x74 KEY_8>,
+			<0x3b KEY_9>,
+			<0x78 KEY_0>,
+			<0x2c KEY_BACKSPACE>,
+			<0x65 KEY_SETUP>,
+			<0x22 KEY_UP>,
+			<0x73 KEY_DOWN>;
+
+	};
+
+	ir_key8 {
+		rockchip,usercode = <0xfd02>;
+		rockchip,key_table =
+			<0xf2 KEY_ENTER>,
+			<0xec KEY_BACK>,
+			<0xfb KEY_VIDEO_PREV>,
+			<0xee KEY_DOWN>,
+			<0xf5 KEY_LEFT>,
+			<0xf1 KEY_RIGHT>,
+			<0xef KEY_HOME>,
+			<0xf8 KEY_VOLUMEUP>,
+			<0xf9 KEY_VOLUMEDOWN>,
+			<0xf7 KEY_POWER>,
+			<0xf4 KEY_MUTE>,
+			<0xf3 KEY_MENU>,
+			<0xbf KEY_TEXT>,
+			<0xeb KEY_1>,
+			<0xea KEY_2>,
+			<0xe9 KEY_3>,
+			<0xe7 KEY_4>,
+			<0xe6 KEY_5>,
+			<0xe5 KEY_6>,
+			<0xe3 KEY_7>,
+			<0xe2 KEY_8>,
+			<0xe1 KEY_9>,
+			<0xbe KEY_0>,
+			<0xbd KEY_BACKSPACE>,
+			<0xf0 KEY_SETUP>,
+			<0xfa KEY_VIDEO_NEXT>,
+			<0xe4 KEY_F4>,
+			<0xd4 KEY_F5>;
+
+	};
+
+	ir_key9 {
+		rockchip,usercode = <0xf709>;
+		rockchip,key_table =
+			<0xe0 KEY_ENTER>,
+			<0xe3 KEY_BACK>,
+			<0xff KEY_UP>,
+			<0xfe KEY_DOWN>,
+			<0xfc KEY_LEFT>,
+			<0xfd KEY_RIGHT>,
+			<0xf3 KEY_HOME>,
+			<0xa7 KEY_VOLUMEUP>,
+			<0xa2 KEY_VOLUMEDOWN>,
+			<0xea KEY_5>,
+			<0xf5 KEY_POWER>,
+			<0xf2 KEY_MUTE>,
+			<0xe5 KEY_MENU>,
+			<0xb5 KEY_TEXT>,
+			<0xee KEY_1>,
+			<0xed KEY_2>,
+			<0xec KEY_3>,
+			<0xeb KEY_4>,
+			<0xe9 KEY_6>,
+			<0xe8 KEY_7>,
+			<0xe7 KEY_8>,
+			<0xe6 KEY_9>,
+			<0xef KEY_0>,
+			<0xcf KEY_BACKSPACE>,
+			<0xae KEY_PAGEUP>,
+			<0xad KEY_PAGEDOWN>,
+			<0xf0 KEY_F1>,
+			<0xbb KEY_REWIND>,
+			<0xba KEY_FORWARD>,
+			<0xf8 KEY_PLAYPAUSE>,
+			<0xf1 KEY_F5>,
+			<0xe1 KEY_F3>,
+			<0xbf KEY_F4>,
+			<0xf4 KEY_STOP>;
+
+	};
+
+	ir_key10 {
+		rockchip,usercode = <0x7984>;
+		rockchip,key_table =
+			<0xf7 KEY_ENTER>,
+			<0xe5 KEY_BACK>,
+			<0xfa KEY_UP>,
+			<0xff KEY_DOWN>,
+			<0xf8 KEY_LEFT>,
+			<0xf6 KEY_RIGHT>,
+			<0xdf KEY_HOME>,
+			<0xef KEY_VOLUMEUP>,
+			<0xf0 KEY_VOLUMEDOWN>,
+			<0xed KEY_POWER>,
+			<0xe2 KEY_MUTE>,
+			<0xd7 KEY_MENU>,
+			<0xe6 KEY_TEXT>,
+			<0xf4 KEY_1>,
+			<0xf3 KEY_2>,
+			<0xf2 KEY_3>,
+			<0xf1 KEY_4>,
+			<0xee KEY_5>,
+			<0xd8 KEY_6>,
+			<0xec KEY_7>,
+			<0xeb KEY_8>,
+			<0xea KEY_9>,
+			<0xe8 KEY_0>,
+			<0xe7 KEY_BACKSPACE>;
+
+	};
+
+	ir_key11 {
+		rockchip,usercode = <0xff10>;
+		rockchip,key_table =
+			<0xf6 KEY_1>,
+			<0xe2 KEY_2>,
+			<0xe0 KEY_3>,
+			<0xf2 KEY_4>,
+			<0xe6 KEY_5>,
+			<0xe4 KEY_6>,
+			<0xee KEY_7>,
+			<0xea KEY_8>,
+			<0xe8 KEY_9>,
+			<0xed KEY_0>,
+			<0xeb KEY_POWER>,
+			<0xfe KEY_MENU>,
+			<0xb7 KEY_HOME>,
+			<0xa3 KEY_BACK>,
+			<0xa7 KEY_VOLUMEDOWN>,
+			<0xf4 KEY_VOLUMEUP>,
+			<0xe3 KEY_MUTE>,
+			<0xf8 KEY_ENTER>,
+			<0xfc KEY_UP>,
+			<0xfd KEY_DOWN>,
+			<0xf1 KEY_LEFT>,
+			<0xe5 KEY_RIGHT>,
+			<0xe9 KEY_F7>,
+			<0xb3 KEY_ENTER>,
+			<0xbf KEY_YELLOW>,
+			<0xbb KEY_BLUE>,
+			<0xec KEY_TEXT>,
+			<0xf3 KEY_SEARCH>;
+
+	};
+
+	ir_key12 {
+		rockchip,usercode = <0x1980>;
+		rockchip,key_table =
+			<0xab KEY_1>,
+			<0xe4 KEY_2>,
+			<0xea KEY_3>,
+			<0xad KEY_4>,
+			<0xed KEY_5>,
+			<0xee KEY_6>,
+			<0xb3 KEY_7>,
+			<0xf1 KEY_8>,
+			<0xf2 KEY_9>,
+			<0xf3 KEY_0>,
+			<0xef KEY_POWER>,
+			<0xbd KEY_MENU>,
+			<0xe0 KEY_HOME>,
+			<0xe7 KEY_BACK>,
+			<0xe3 KEY_VOLUMEDOWN>,
+			<0xe2 KEY_VOLUMEUP>,
+			<0xf7 KEY_MUTE>,
+			<0xaf KEY_ENTER>,
+			<0xe8 KEY_UP>,
+			<0xe9 KEY_DOWN>,
+			<0xb0 KEY_LEFT>,
+			<0xae KEY_RIGHT>,
+			<0xf4 KEY_F7>,
+			<0xe1 KEY_ENTER>,
+			<0xb5 KEY_YELLOW>,
+			<0xb4 KEY_BLUE>,
+			<0xb7 KEY_TEXT>,
+			<0xbe KEY_SEARCH>,
+			<0xe5 KEY_CONNECT>;
+
+	};
+
+	ir_key13 {
+		rockchip,usercode = <0xdf00>;
+		rockchip,key_table =
+			<0xab KEY_1>,
+			<0xe9 KEY_2>,
+			<0xea KEY_3>,
+			<0xaf KEY_4>,
+			<0xed KEY_5>,
+			<0xee KEY_6>,
+			<0xb3 KEY_7>,
+			<0xf1 KEY_8>,
+			<0xf2 KEY_9>,
+			<0xf3 KEY_0>,
+			<0xe3 KEY_POWER>,
+			<0xe7 KEY_MENU>,
+			<0xfc KEY_HOME>,
+			<0xf5 KEY_BACK>,
+			<0xb0 KEY_VOLUMEDOWN>,
+			<0xb4 KEY_VOLUMEUP>,
+			<0xf7 KEY_MUTE>,
+			<0xf9 KEY_ENTER>,
+			<0xe5 KEY_UP>,
+			<0xb7 KEY_DOWN>,
+			<0xb8 KEY_LEFT>,
+			<0xf8 KEY_RIGHT>,
+			<0xef KEY_BACKSPACE>,
+			<0xbe KEY_ENTER>,
+			<0xe6 KEY_CHANNELUP>,
+			<0xa2 KEY_F11>,
+			<0xa3 KEY_F12>,
+			<0xbd KEY_TEXT>,
+			<0xfe KEY_HELP>,
+			<0xa4 KEY_FIND>,
+			<0xa0 KEY_CUT>,
+			<0xa7 KEY_F8>;
+
+	};
+
+	ir_key14 {
+		rockchip,usercode = <0xc43b>;
+		rockchip,key_table =
+			<0x7e KEY_ENTER>,
+			<0x7f KEY_BACK>,
+			<0x7a KEY_UP>,
+			<0x78 KEY_DOWN>,
+			<0x7b KEY_LEFT>,
+			<0x79 KEY_RIGHT>,
+			<0x66 KEY_VOLUMEUP>,
+			<0x65 KEY_VOLUMEDOWN>,
+			<0x69 KEY_POWER>,
+			<0x64 KEY_MUTE>,
+			<0x76 KEY_1>,
+			<0x75 KEY_2>,
+			<0x74 KEY_3>,
+			<0x73 KEY_4>,
+			<0x72 KEY_5>,
+			<0x71 KEY_6>,
+			<0x70 KEY_7>,
+			<0x6f KEY_8>,
+			<0x6e KEY_9>,
+			<0x77 KEY_0>,
+			<0x7c KEY_PAGEDOWN>,
+			<0x7d KEY_PAGEUP>,
+			<0x6a KEY_SETUP>,
+			<0x68 0xf9>,
+			<0x67 0xfa>,
+			<0x39 0x10f>,
+			<0x29 0xfb>,
+			<0x33 0xfc>,
+			<0x2d 0xfe>,
+			<0x2c 0xff>,
+			<0x2b 0x100>,
+			<0x2e 0xfd>,
+			<0x63 0x101>,
+			<0x6c 0x102>,
+			<0x6d 0x103>,
+			<0x62 KEY_PLAYPAUSE>,
+			<0x6b KEY_EQUAL>,
+			<0x61 KEY_FASTFORWARD>,
+			<0x60 KEY_REWIND>,
+			<0x3b KEY_STOP>;
+
+	};
+
+	ir_key15 {
+		rockchip,usercode = <0xee11>;
+		rockchip,key_table =
+			<0xea KEY_ENTER>,
+			<0xed KEY_BACK>,
+			<0xeb KEY_UP>,
+			<0xe9 KEY_DOWN>,
+			<0xe2 KEY_LEFT>,
+			<0xee KEY_RIGHT>,
+			<0xb4 KEY_VOLUMEUP>,
+			<0xe3 KEY_VOLUMEDOWN>,
+			<0xbc KEY_POWER>,
+			<0xb8 KEY_MUTE>,
+			<0xa2 KEY_MENU>,
+			<0xab 0x106>,
+			<0xbd KEY_1>,
+			<0xbe KEY_2>,
+			<0xbf KEY_3>,
+			<0xb9 KEY_4>,
+			<0xba KEY_5>,
+			<0xbb KEY_6>,
+			<0xb5 KEY_7>,
+			<0xb6 KEY_8>,
+			<0xb7 KEY_9>,
+			<0xb2 KEY_0>,
+			<0xef KEY_PAGEDOWN>,
+			<0xe7 KEY_PAGEUP>,
+			<0xaa KEY_SETUP>,
+			<0xae 0xf9>,
+			<0xaf 0xfa>,
+			<0xe1 0xfb>,
+			<0xa0 0xfd>,
+			<0xa4 0xfe>,
+			<0xa8 0xff>,
+			<0xac 0x100>,
+			<0xd5 0x101>,
+			<0xa6 KEY_EQUAL>,
+			<0xe4 KEY_PLAYPAUSE>,
+			<0xe5 0x103>,
+			<0xe6 0x102>;
+
+	};
+
+	ir_key16 {
+		rockchip,usercode = <0x3bc4>;
+		rockchip,key_table =
+			<0x81 KEY_ENTER>,
+			<0x80 KEY_BACK>,
+			<0x85 KEY_UP>,
+			<0x87 KEY_DOWN>,
+			<0x84 KEY_LEFT>,
+			<0x86 KEY_RIGHT>,
+			<0x99 KEY_VOLUMEUP>,
+			<0x9a KEY_VOLUMEDOWN>,
+			<0x96 KEY_POWER>,
+			<0x9b KEY_MUTE>,
+			<0x89 KEY_1>,
+			<0x8a KEY_2>,
+			<0x8b KEY_3>,
+			<0x8c KEY_4>,
+			<0x8d KEY_5>,
+			<0x8e KEY_6>,
+			<0x8f KEY_7>,
+			<0x90 KEY_8>,
+			<0x91 KEY_9>,
+			<0x88 KEY_0>,
+			<0x83 KEY_PAGEDOWN>,
+			<0x82 KEY_PAGEUP>,
+			<0x95 KEY_SETUP>,
+			<0x97 0xf9>,
+			<0x98 0xfa>,
+			<0xc6 0x104>,
+			<0xd6 0xfb>,
+			<0xd7 0x10e>,
+			<0xcc 0xfc>,
+			<0xc3 0x108>,
+			<0xd1 0xfd>,
+			<0xd2 0xfe>,
+			<0xd3 0xff>,
+			<0xd4 0x100>,
+			<0xc7 0xfd>,
+			<0xc8 0xfe>,
+			<0xc9 0xff>,
+			<0xca 0x100>,
+			<0xcd 0x109>,
+			<0xce 0x10a>,
+			<0xcf KEY_HELP>,
+			<0xd0 0x10b>,
+			<0x9c 0x101>,
+			<0x93 0x102>,
+			<0x92 0x103>,
+			<0xc0 KEY_END>,
+			<0xc1 0x107>,
+			<0x9d KEY_PLAYPAUSE>,
+			<0xc4 KEY_STOP>,
+			<0x94 KEY_EQUAL>,
+			<0x9e KEY_YELLOW>,
+			<0x9f KEY_BLUE>,
+			<0xcb 0x105>,
+			<0xc5 0x106>;
+
+	};
+
+	ir_key17 {
+		rockchip,usercode = <0xdd22>;
+		rockchip,key_table =
+			<0x31 KEY_ENTER>,
+			<0x6a KEY_BACK>,
+			<0x35 KEY_UP>,
+			<0x2d KEY_DOWN>,
+			<0x66 KEY_LEFT>,
+			<0x3e KEY_RIGHT>,
+			<0x7f KEY_VOLUMEUP>,
+			<0x7e KEY_VOLUMEDOWN>,
+			<0x23 KEY_POWER>,
+			<0x63 KEY_MUTE>,
+			<0x6d KEY_1>,
+			<0x6c KEY_2>,
+			<0x33 KEY_3>,
+			<0x71 KEY_4>,
+			<0x70 KEY_5>,
+			<0x37 KEY_6>,
+			<0x75 KEY_7>,
+			<0x74 KEY_8>,
+			<0x3b KEY_9>,
+			<0x78 KEY_0>,
+			<0x73 KEY_PAGEDOWN>,
+			<0x22 KEY_PAGEUP>,
+			<0x72 KEY_SETUP>,
+			<0x7a 0xf9>,
+			<0x79 0xfa>,
+			<0x77 0xfb>,
+			<0x2f 0xfc>,
+			<0x32 0xfd>,
+			<0x6e 0xfe>,
+			<0x7c 0xff>,
+			<0x3c 0x100>,
+			<0x3a KEY_HELP>,
+			<0x67 0x101>,
+			<0x25 0x103>,
+			<0x7d KEY_MENU>,
+			<0x3f KEY_EQUAL>,
+			<0x29 KEY_TEXT>,
+			<0x26 KEY_PLAYPAUSE>,
+			<0x76 KEY_BLUE>,
+			<0x7b KEY_YELLOW>,
+			<0x69 KEY_F8>;
+
+	};
+
+	ir_key18 {
+		rockchip,usercode = <0x4cb3>;
+		rockchip,key_table =
+			<0x31 KEY_ENTER>,
+			<0x3a KEY_BACK>,
+			<0x35 KEY_UP>,
+			<0x2d KEY_DOWN>,
+			<0x66 KEY_LEFT>,
+			<0x3e KEY_RIGHT>,
+			<0x7f KEY_VOLUMEUP>,
+			<0x7e KEY_VOLUMEDOWN>,
+			<0x23 KEY_POWER>,
+			<0x63 KEY_MUTE>,
+			<0x6d KEY_1>,
+			<0x6c KEY_2>,
+			<0x33 KEY_3>,
+			<0x71 KEY_4>,
+			<0x70 KEY_5>,
+			<0x37 KEY_6>,
+			<0x75 KEY_7>,
+			<0x74 KEY_8>,
+			<0x3b KEY_9>,
+			<0x78 KEY_0>,
+			<0x73 KEY_PAGEDOWN>,
+			<0x22 KEY_PAGEUP>,
+			<0x72 KEY_SETUP>,
+			<0x7a 0xf9>,
+			<0x79 0xfa>,
+			<0x77 0xfb>,
+			<0x29 0xfc>,
+			<0x32 0xfd>,
+			<0x6e 0xfe>,
+			<0x7c 0xff>,
+			<0x3c 0x100>,
+			<0x67 0x101>,
+			<0x25 0x102>,
+			<0x2f 0x103>,
+			<0x7d 0x104>,
+			<0x6a KEY_PLAYPAUSE>,
+			<0xb KEY_EQUAL>;
+
+	};
+
+	ir_key19 {
+		rockchip,usercode = <0x1608>;
+		rockchip,key_table =
+			<0x4c KEY_ENTER>,
+			<0x4d KEY_BACK>,
+			<0x4b KEY_UP>,
+			<0x4a KEY_DOWN>,
+			<0x49 KEY_LEFT>,
+			<0x48 KEY_RIGHT>,
+			<0x4e KEY_HOME>,
+			<0xb KEY_VOLUMEUP>,
+			<0xc KEY_VOLUMEDOWN>,
+			<0x23 KEY_POWER>,
+			<0x45 KEY_MUTE>,
+			<0x44 KEY_MENU>,
+			<0x78 KEY_1>,
+			<0x77 KEY_2>,
+			<0x76 KEY_3>,
+			<0x75 KEY_4>,
+			<0x74 KEY_5>,
+			<0x73 KEY_6>,
+			<0x72 0x102>,
+			<0x71 KEY_8>,
+			<0x70 KEY_9>,
+			<0x79 KEY_0>,
+			<0x43 KEY_EQUAL>,
+			<0x5f KEY_SETUP>,
+			<0x25 0xfd>,
+			<0x24 0xfe>,
+			<0x21 0xff>,
+			<0x20 0x100>;
+
+	};
+
+};
+
+&rockchip_suspend {
+	status = "okay";
+	rockchip,virtual-poweroff = <1>;
+	rockchip,sleep-mode-config = <
+		(0
+		|RKPM_CTR_GTCLKS
+		|RKPM_CTR_IDLESRAM_MD
+		)
+	>;
+};
+
+&tsadc {
+	rockchip,hw-tshut-mode = <0>; /* tshut mode 0:CRU 1:GPIO */
+	rockchip,hw-tshut-polarity = <1>; /* tshut polarity 0:LOW 1:HIGH */
+	rockchip,grf = <&grf>;
+	status = "okay";
+};
+
+&spdif {
+	status = "okay";
+	#sound-dai-cells = <0>;
+};
+
+&threshold {
+	temperature = <90000>; /* millicelsius */
+};
+
+&target {
+	temperature = <105000>; /* millicelsius */
+};
+
+&soc_crit {
+	temperature = <115000>; /* millicelsius */
+};
+
+&uart2 {
+	status = "okay";
+};
+
+&u2phy0 {
+	status = "okay";
+
+	u2phy0_otg: otg-port {
+		status = "okay";
+	};
+
+	u2phy0_host: host-port {
+		status = "okay";
+	};
+};
+
+&u2phy1 {
+	status = "okay";
+
+	u2phy1_otg: otg-port {
+		status = "okay";
+	};
+
+	u2phy1_host: host-port {
+		status = "okay";
+	};
+};
+
+&rkvdec {
+	vcodec-supply = <&vdd_log>;
+	status = "okay";
+};
+
+&rkvdec_mmu {
+	status = "okay";
+};
+
+&rk_rga {
+	status = "okay";
+};
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&uart11_xfer &uart11_cts>;
+};
+
+&usb_host0_ehci {
+	vbus-supply = <&vcc_host_vbus>;
+	status = "okay";
+};
+
+&usb_host0_ohci {
+	vbus-supply = <&vcc_host_vbus>;
+	status = "okay";
+};
+
+&usb_host1_ehci {
+	vbus-supply = <&vcc_host_vbus>;
+	status = "okay";
+};
+
+&usb_host1_ohci {
+	vbus-supply = <&vcc_host_vbus>;
+	status = "okay";
+};
+
+&usb_host2_ehci {
+	vbus-supply = <&vcc_host_vbus>;
+	status = "okay";
+};
+
+&usb_host2_ohci {
+	vbus-supply = <&vcc_host_vbus>;
+	status = "okay";
+};
+
+&usb_otg {
+	vbus-supply = <&vcc_otg_vbus>;
+	dr_mode = "host";
+	status = "okay";
+};
+
+&vop {
+	assigned-clocks = <&cru DCLK_VOP>;
+	assigned-clock-parents = <&cru HDMIPHY>;
+	rockchip,grf = <&grf>;
+	status = "okay";
+};
+
+&vop_mmu {
+	status = "okay";
+};
+
+&vpu_service {
+	status = "okay";
+};
+
+&vpu_mmu {
+	status = "okay";
+};
+
+&crypto {
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/rk322x.dtsi b/arch/arm/boot/dts/rk322x.dtsi
index af417ae37605..b55b0fd2b0ea 100644
--- a/arch/arm/boot/dts/rk322x.dtsi
+++ b/arch/arm/boot/dts/rk322x.dtsi
@@ -283,6 +283,18 @@
 		status = "disabled";
 	};
 
+	crypto: cypto-controller@100a0000 {
+		compatible = "rockchip,rk3288-crypto";
+		reg = <0x100a0000 0x4000>;
+		interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&cru HCLK_M_CRYPTO>, <&cru HCLK_S_CRYPTO>,
+			 <&cru SCLK_CRYPTO>, <&cru ACLK_DMAC>;
+		clock-names = "aclk", "hclk", "sclk", "apb_pclk";
+		resets = <&cru SRST_CRYPTO>;
+		reset-names = "crypto-rst";
+		status = "disabled";
+	};
+
 	i2s1: i2s1@100b0000 {
 		compatible = "rockchip,rk3228-i2s", "rockchip,rk3066-i2s";
 		reg = <0x100b0000 0x4000>;
