Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar 31 22:26:30 2025
| Host         : DESKTOP-9MNJBAS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.172        0.000                      0                  278        0.171        0.000                      0                  278        3.500        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
rx_clk  {0.000 4.000}        8.000           125.000         
tx_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
rx_clk              1.172        0.000                      0                  246        0.171        0.000                      0                  246        3.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  rx_clk             rx_clk                   1.486        0.000                      0                   32        4.668        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        rx_clk                      
(none)                      rx_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 GMII_send_m0/GMII_TXD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[12]/D
                            (falling edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk fall@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 1.056ns (37.849%)  route 1.734ns (62.151%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 8.898 - 4.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.628     5.192    GMII_send_m0/gmii_tx_clk
    SLICE_X5Y34          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  GMII_send_m0/GMII_TXD_reg[2]/Q
                         net (fo=10, routed)          0.691     6.339    GMII_send_m0/crc32_m0/Crc_reg[22]_0[2]
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.148     6.487 r  GMII_send_m0/crc32_m0/Crc[27]_i_2/O
                         net (fo=5, routed)           0.599     7.086    GMII_send_m0/crc32_m0/Crc[27]_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I4_O)        0.328     7.414 r  GMII_send_m0/crc32_m0/Crc[12]_i_2/O
                         net (fo=2, routed)           0.444     7.858    GMII_send_m0/crc32_m0/Crc[12]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  GMII_send_m0/crc32_m0/Crc[12]_i_1/O
                         net (fo=1, routed)           0.000     7.982    GMII_send_m0/crc32_m0/Crc[12]_i_1_n_0
    SLICE_X1Y34          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     5.425 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.384 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.513     8.898    GMII_send_m0/crc32_m0/CLK
    SLICE_X1Y34          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.259     9.157    
                         clock uncertainty           -0.035     9.121    
    SLICE_X1Y34          FDPE (Setup_fdpe_C_D)        0.032     9.153    GMII_send_m0/crc32_m0/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -7.982    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 GMII_send_m0/crc_en_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[14]/CE
                            (falling edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk fall@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.456ns (19.073%)  route 1.935ns (80.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.897 - 4.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.627     5.191    GMII_send_m0/gmii_tx_clk
    SLICE_X1Y31          FDRE                                         r  GMII_send_m0/crc_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  GMII_send_m0/crc_en_reg/Q
                         net (fo=33, routed)          1.935     7.582    GMII_send_m0/crc32_m0/E[0]
    SLICE_X2Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     5.425 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.384 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.512     8.897    GMII_send_m0/crc32_m0/CLK
    SLICE_X2Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.273     9.170    
                         clock uncertainty           -0.035     9.134    
    SLICE_X2Y33          FDPE (Setup_fdpe_C_CE)      -0.164     8.970    GMII_send_m0/crc32_m0/Crc_reg[14]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 GMII_send_m0/crc_en_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[21]/CE
                            (falling edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk fall@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.456ns (19.073%)  route 1.935ns (80.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.897 - 4.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.627     5.191    GMII_send_m0/gmii_tx_clk
    SLICE_X1Y31          FDRE                                         r  GMII_send_m0/crc_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  GMII_send_m0/crc_en_reg/Q
                         net (fo=33, routed)          1.935     7.582    GMII_send_m0/crc32_m0/E[0]
    SLICE_X2Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     5.425 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.384 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.512     8.897    GMII_send_m0/crc32_m0/CLK
    SLICE_X2Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.273     9.170    
                         clock uncertainty           -0.035     9.134    
    SLICE_X2Y33          FDPE (Setup_fdpe_C_CE)      -0.164     8.970    GMII_send_m0/crc32_m0/Crc_reg[21]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 GMII_send_m0/crc_en_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[30]/CE
                            (falling edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk fall@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.456ns (19.073%)  route 1.935ns (80.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.897 - 4.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.627     5.191    GMII_send_m0/gmii_tx_clk
    SLICE_X1Y31          FDRE                                         r  GMII_send_m0/crc_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  GMII_send_m0/crc_en_reg/Q
                         net (fo=33, routed)          1.935     7.582    GMII_send_m0/crc32_m0/E[0]
    SLICE_X2Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     5.425 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.384 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.512     8.897    GMII_send_m0/crc32_m0/CLK
    SLICE_X2Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.273     9.170    
                         clock uncertainty           -0.035     9.134    
    SLICE_X2Y33          FDPE (Setup_fdpe_C_CE)      -0.164     8.970    GMII_send_m0/crc32_m0/Crc_reg[30]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 GMII_send_m0/crc_en_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[5]/CE
                            (falling edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk fall@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.456ns (19.073%)  route 1.935ns (80.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.897 - 4.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.627     5.191    GMII_send_m0/gmii_tx_clk
    SLICE_X1Y31          FDRE                                         r  GMII_send_m0/crc_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  GMII_send_m0/crc_en_reg/Q
                         net (fo=33, routed)          1.935     7.582    GMII_send_m0/crc32_m0/E[0]
    SLICE_X2Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     5.425 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.384 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.512     8.897    GMII_send_m0/crc32_m0/CLK
    SLICE_X2Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.273     9.170    
                         clock uncertainty           -0.035     9.134    
    SLICE_X2Y33          FDPE (Setup_fdpe_C_CE)      -0.164     8.970    GMII_send_m0/crc32_m0/Crc_reg[5]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 GMII_send_m0/crc32_m0/Crc_reg[7]/C
                            (falling edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/GMII_TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@8.000ns - rx_clk fall@4.000ns)
  Data Path Delay:        2.611ns  (logic 0.772ns (29.571%)  route 1.839ns (70.429%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 12.893 - 8.000 ) 
    Source Clock Delay      (SCD):    5.193ns = ( 9.193 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     5.496 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.563 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.629     9.193    GMII_send_m0/crc32_m0/CLK
    SLICE_X2Y32          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDPE (Prop_fdpe_C_Q)         0.524     9.717 f  GMII_send_m0/crc32_m0/Crc_reg[7]/Q
                         net (fo=2, routed)           1.159    10.875    GMII_send_m0/crc32_m0/crc_data[7]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.124    10.999 r  GMII_send_m0/crc32_m0/GMII_TXD[0]_i_2/O
                         net (fo=1, routed)           0.680    11.679    GMII_send_m0/crc32_m0/GMII_TXD[0]_i_2_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124    11.803 r  GMII_send_m0/crc32_m0/GMII_TXD[0]_i_1/O
                         net (fo=1, routed)           0.000    11.803    GMII_send_m0/crc32_m0_n_7
    SLICE_X2Y29          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    Y18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     9.425 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.384 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.508    12.893    GMII_send_m0/gmii_tx_clk
    SLICE_X2Y29          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[0]/C
                         clock pessimism              0.273    13.166    
                         clock uncertainty           -0.035    13.130    
    SLICE_X2Y29          FDRE (Setup_fdre_C_D)        0.077    13.207    GMII_send_m0/GMII_TXD_reg[0]
  -------------------------------------------------------------------
                         required time                         13.207    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 GMII_send_m0/GMII_TXD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[1]/D
                            (falling edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk fall@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.766ns (30.051%)  route 1.783ns (69.949%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.897 - 4.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.627     5.191    GMII_send_m0/gmii_tx_clk
    SLICE_X2Y31          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  GMII_send_m0/GMII_TXD_reg[7]/Q
                         net (fo=9, routed)           1.138     6.846    GMII_send_m0/crc32_m0/Crc_reg[22]_0[7]
    SLICE_X0Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.970 r  GMII_send_m0/crc32_m0/Crc[0]_i_1/O
                         net (fo=7, routed)           0.646     7.616    GMII_send_m0/crc32_m0/Crc[0]_i_1_n_0
    SLICE_X1Y33          LUT5 (Prop_lut5_I2_O)        0.124     7.740 r  GMII_send_m0/crc32_m0/Crc[1]_i_1/O
                         net (fo=1, routed)           0.000     7.740    GMII_send_m0/crc32_m0/Crc[1]_i_1_n_0
    SLICE_X1Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     5.425 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.384 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.512     8.897    GMII_send_m0/crc32_m0/CLK
    SLICE_X1Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.273     9.170    
                         clock uncertainty           -0.035     9.134    
    SLICE_X1Y33          FDPE (Setup_fdpe_C_D)        0.035     9.169    GMII_send_m0/crc32_m0/Crc_reg[1]
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 GMII_send_m0/GMII_TXD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[13]/D
                            (falling edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk fall@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.940ns (36.924%)  route 1.606ns (63.076%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.897 - 4.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.626     5.190    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y30          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  GMII_send_m0/GMII_TXD_reg[5]/Q
                         net (fo=11, routed)          0.968     6.613    GMII_send_m0/crc32_m0/Crc_reg[22]_0[5]
    SLICE_X1Y34          LUT4 (Prop_lut4_I2_O)        0.152     6.765 r  GMII_send_m0/crc32_m0/Crc[13]_i_2/O
                         net (fo=1, routed)           0.638     7.403    GMII_send_m0/crc32_m0/Crc[13]_i_2_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.332     7.735 r  GMII_send_m0/crc32_m0/Crc[13]_i_1/O
                         net (fo=1, routed)           0.000     7.735    GMII_send_m0/crc32_m0/Crc[13]_i_1_n_0
    SLICE_X1Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     5.425 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.384 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.512     8.897    GMII_send_m0/crc32_m0/CLK
    SLICE_X1Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.273     9.170    
                         clock uncertainty           -0.035     9.134    
    SLICE_X1Y33          FDPE (Setup_fdpe_C_D)        0.032     9.166    GMII_send_m0/crc32_m0/Crc_reg[13]
  -------------------------------------------------------------------
                         required time                          9.166    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 GMII_send_m0/GMII_TXD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[6]/D
                            (falling edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk fall@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 1.056ns (42.139%)  route 1.450ns (57.861%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 8.898 - 4.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.628     5.192    GMII_send_m0/gmii_tx_clk
    SLICE_X5Y34          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  GMII_send_m0/GMII_TXD_reg[2]/Q
                         net (fo=10, routed)          0.691     6.339    GMII_send_m0/crc32_m0/Crc_reg[22]_0[2]
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.148     6.487 r  GMII_send_m0/crc32_m0/Crc[27]_i_2/O
                         net (fo=5, routed)           0.599     7.086    GMII_send_m0/crc32_m0/Crc[27]_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I4_O)        0.328     7.414 r  GMII_send_m0/crc32_m0/Crc[12]_i_2/O
                         net (fo=2, routed)           0.160     7.574    GMII_send_m0/crc32_m0/Crc[12]_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.698 r  GMII_send_m0/crc32_m0/Crc[6]_i_1/O
                         net (fo=1, routed)           0.000     7.698    GMII_send_m0/crc32_m0/Crc[6]_i_1_n_0
    SLICE_X1Y34          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     5.425 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.384 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.513     8.898    GMII_send_m0/crc32_m0/CLK
    SLICE_X1Y34          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.259     9.157    
                         clock uncertainty           -0.035     9.121    
    SLICE_X1Y34          FDPE (Setup_fdpe_C_D)        0.034     9.155    GMII_send_m0/crc32_m0/Crc_reg[6]
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 GMII_send_m0/GMII_TXD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[20]/D
                            (falling edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk fall@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.634ns (28.639%)  route 1.580ns (71.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 8.898 - 4.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.626     5.190    GMII_send_m0/gmii_tx_clk
    SLICE_X2Y30          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.708 r  GMII_send_m0/GMII_TXD_reg[3]/Q
                         net (fo=9, routed)           1.094     6.802    GMII_send_m0/crc32_m0/Crc_reg[22]_0[3]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.116     6.918 r  GMII_send_m0/crc32_m0/Crc[20]_i_1/O
                         net (fo=1, routed)           0.485     7.403    GMII_send_m0/crc32_m0/Crc[20]_i_1_n_0
    SLICE_X2Y34          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     5.425 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.384 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.513     8.898    GMII_send_m0/crc32_m0/CLK
    SLICE_X2Y34          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.273     9.171    
                         clock uncertainty           -0.035     9.135    
    SLICE_X2Y34          FDPE (Setup_fdpe_C_D)       -0.230     8.905    GMII_send_m0/crc32_m0/Crc_reg[20]
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  1.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 util_gmii_to_rgmii_m0/gmii_txd_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            util_gmii_to_rgmii_m0/gmii_txd_r_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.589     1.512    util_gmii_to_rgmii_m0/gmii_tx_clk
    SLICE_X1Y32          FDRE                                         r  util_gmii_to_rgmii_m0/gmii_txd_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  util_gmii_to_rgmii_m0/gmii_txd_r_reg[3]/Q
                         net (fo=1, routed)           0.118     1.771    util_gmii_to_rgmii_m0/gmii_txd_r_reg_n_0_[3]
    SLICE_X0Y32          FDRE                                         r  util_gmii_to_rgmii_m0/gmii_txd_r_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.858     2.027    util_gmii_to_rgmii_m0/gmii_tx_clk
    SLICE_X0Y32          FDRE                                         r  util_gmii_to_rgmii_m0/gmii_txd_r_d1_reg[3]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.075     1.600    util_gmii_to_rgmii_m0/gmii_txd_r_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 GMII_send_m0/check_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/packet_header_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.764%)  route 0.120ns (39.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.584     1.507    GMII_send_m0/gmii_tx_clk
    SLICE_X4Y29          FDRE                                         r  GMII_send_m0/check_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  GMII_send_m0/check_buffer_reg[2]/Q
                         net (fo=2, routed)           0.120     1.768    GMII_send_m0/check_buffer_reg_n_0_[2]
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.045     1.813 r  GMII_send_m0/packet_header[2][2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    GMII_send_m0/packet_header[2][2]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  GMII_send_m0/packet_header_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.852     2.021    GMII_send_m0/gmii_tx_clk
    SLICE_X5Y28          FDRE                                         r  GMII_send_m0/packet_header_reg[2][2]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.092     1.612    GMII_send_m0/packet_header_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 GMII_send_m0/crc32_m0/Crc_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[8]/D
                            (falling edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk fall@4.000ns - rx_clk fall@4.000ns)
  Data Path Delay:        0.301ns  (logic 0.232ns (77.123%)  route 0.069ns (22.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 6.026 - 4.000 ) 
    Source Clock Delay      (SCD):    1.511ns = ( 5.511 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     4.264 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     4.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.924 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.588     5.511    GMII_send_m0/crc32_m0/CLK
    SLICE_X3Y31          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.133     5.644 r  GMII_send_m0/crc32_m0/Crc_reg[0]/Q
                         net (fo=2, routed)           0.069     5.713    GMII_send_m0/crc32_m0/crc_data[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.099     5.812 r  GMII_send_m0/crc32_m0/Crc[8]_i_1/O
                         net (fo=1, routed)           0.000     5.812    GMII_send_m0/crc32_m0/Crc[8]_i_1_n_0
    SLICE_X3Y31          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     4.452 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     5.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.169 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.857     6.026    GMII_send_m0/crc32_m0/CLK
    SLICE_X3Y31          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.515     5.511    
    SLICE_X3Y31          FDPE (Hold_fdpe_C_D)         0.098     5.609    GMII_send_m0/crc32_m0/Crc_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.609    
                         arrival time                           5.812    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 GMII_send_m0/check_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/packet_header_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.513%)  route 0.127ns (40.487%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.584     1.507    GMII_send_m0/gmii_tx_clk
    SLICE_X4Y29          FDRE                                         r  GMII_send_m0/check_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  GMII_send_m0/check_buffer_reg[6]/Q
                         net (fo=2, routed)           0.127     1.775    GMII_send_m0/check_buffer_reg_n_0_[6]
    SLICE_X4Y28          LUT1 (Prop_lut1_I0_O)        0.045     1.820 r  GMII_send_m0/packet_header[2][6]_i_1/O
                         net (fo=1, routed)           0.000     1.820    GMII_send_m0/packet_header[2][6]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  GMII_send_m0/packet_header_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.852     2.021    GMII_send_m0/gmii_tx_clk
    SLICE_X4Y28          FDRE                                         r  GMII_send_m0/packet_header_reg[2][6]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.092     1.612    GMII_send_m0/packet_header_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 GMII_send_m0/crc32_m0/Crc_reg[17]/C
                            (falling edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[25]/D
                            (falling edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk fall@4.000ns - rx_clk fall@4.000ns)
  Data Path Delay:        0.340ns  (logic 0.191ns (56.163%)  route 0.149ns (43.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 6.028 - 4.000 ) 
    Source Clock Delay      (SCD):    1.513ns = ( 5.513 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     4.264 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     4.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.924 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.590     5.513    GMII_send_m0/crc32_m0/CLK
    SLICE_X1Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDPE (Prop_fdpe_C_Q)         0.146     5.659 r  GMII_send_m0/crc32_m0/Crc_reg[17]/Q
                         net (fo=2, routed)           0.149     5.808    GMII_send_m0/crc32_m0/crc_data[17]
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.045     5.853 r  GMII_send_m0/crc32_m0/Crc[25]_i_1/O
                         net (fo=1, routed)           0.000     5.853    GMII_send_m0/crc32_m0/Crc[25]_i_1_n_0
    SLICE_X0Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     4.452 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     5.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.169 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.859     6.028    GMII_send_m0/crc32_m0/CLK
    SLICE_X0Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.502     5.526    
    SLICE_X0Y33          FDPE (Hold_fdpe_C_D)         0.099     5.625    GMII_send_m0/crc32_m0/Crc_reg[25]
  -------------------------------------------------------------------
                         required time                         -5.625    
                         arrival time                           5.853    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 util_gmii_to_rgmii_m0/gmii_txd_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            util_gmii_to_rgmii_m0/gmii_txd_r_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.589     1.512    util_gmii_to_rgmii_m0/gmii_tx_clk
    SLICE_X1Y32          FDRE                                         r  util_gmii_to_rgmii_m0/gmii_txd_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  util_gmii_to_rgmii_m0/gmii_txd_r_reg[1]/Q
                         net (fo=1, routed)           0.170     1.823    util_gmii_to_rgmii_m0/gmii_txd_r_reg_n_0_[1]
    SLICE_X0Y32          FDRE                                         r  util_gmii_to_rgmii_m0/gmii_txd_r_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.858     2.027    util_gmii_to_rgmii_m0/gmii_tx_clk
    SLICE_X0Y32          FDRE                                         r  util_gmii_to_rgmii_m0/gmii_txd_r_d1_reg[1]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.070     1.595    util_gmii_to_rgmii_m0/gmii_txd_r_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 GMII_send_m0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.278%)  route 0.144ns (40.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.585     1.508    GMII_send_m0/gmii_tx_clk
    SLICE_X2Y27          FDSE                                         r  GMII_send_m0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDSE (Prop_fdse_C_Q)         0.164     1.672 r  GMII_send_m0/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.144     1.816    GMII_send_m0/crc_rst
    SLICE_X4Y27          LUT3 (Prop_lut3_I2_O)        0.045     1.861 r  GMII_send_m0/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    GMII_send_m0/FSM_onehot_state[1]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  GMII_send_m0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.851     2.020    GMII_send_m0/gmii_tx_clk
    SLICE_X4Y27          FDRE                                         r  GMII_send_m0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.091     1.631    GMII_send_m0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 util_gmii_to_rgmii_m0/gmii_txd_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            util_gmii_to_rgmii_m0/gmii_txd_low_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.085%)  route 0.172ns (54.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.587     1.510    util_gmii_to_rgmii_m0/gmii_tx_clk
    SLICE_X1Y30          FDRE                                         r  util_gmii_to_rgmii_m0/gmii_txd_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  util_gmii_to_rgmii_m0/gmii_txd_r_reg[6]/Q
                         net (fo=1, routed)           0.172     1.823    util_gmii_to_rgmii_m0/p_0_in[2]
    SLICE_X0Y29          FDRE                                         r  util_gmii_to_rgmii_m0/gmii_txd_low_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.855     2.024    util_gmii_to_rgmii_m0/gmii_tx_clk
    SLICE_X0Y29          FDRE                                         r  util_gmii_to_rgmii_m0/gmii_txd_low_reg[2]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.070     1.593    util_gmii_to_rgmii_m0/gmii_txd_low_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 util_gmii_to_rgmii_m0/gmii_tx_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            util_gmii_to_rgmii_m0/rgmii_tx_ctl_r_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.914%)  route 0.153ns (45.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.587     1.510    util_gmii_to_rgmii_m0/gmii_tx_clk
    SLICE_X1Y30          FDRE                                         r  util_gmii_to_rgmii_m0/gmii_tx_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  util_gmii_to_rgmii_m0/gmii_tx_en_r_reg/Q
                         net (fo=2, routed)           0.153     1.804    util_gmii_to_rgmii_m0/gmii_tx_en_r
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  util_gmii_to_rgmii_m0/rgmii_tx_ctl_r_i_1/O
                         net (fo=1, routed)           0.000     1.849    util_gmii_to_rgmii_m0/rgmii_tx_ctl_r_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  util_gmii_to_rgmii_m0/rgmii_tx_ctl_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.857     2.026    util_gmii_to_rgmii_m0/gmii_tx_clk
    SLICE_X1Y31          FDRE                                         r  util_gmii_to_rgmii_m0/rgmii_tx_ctl_r_reg/C
                         clock pessimism             -0.501     1.525    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.092     1.617    util_gmii_to_rgmii_m0/rgmii_tx_ctl_r_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 GMII_send_m0/GMII_TXEN_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            util_gmii_to_rgmii_m0/gmii_tx_en_r_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.145%)  route 0.186ns (56.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.585     1.508    GMII_send_m0/gmii_tx_clk
    SLICE_X0Y27          FDRE                                         r  GMII_send_m0/GMII_TXEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  GMII_send_m0/GMII_TXEN_reg/Q
                         net (fo=2, routed)           0.186     1.835    util_gmii_to_rgmii_m0/gmii_tx_en
    SLICE_X1Y30          FDRE                                         r  util_gmii_to_rgmii_m0/gmii_tx_en_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.856     2.025    util_gmii_to_rgmii_m0/gmii_tx_clk
    SLICE_X1Y30          FDRE                                         r  util_gmii_to_rgmii_m0/gmii_tx_en_r_reg/C
                         clock pessimism             -0.501     1.524    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.070     1.594    util_gmii_to_rgmii_m0/gmii_tx_en_r_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/I
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y34   util_gmii_to_rgmii_m0/U3_ODDR2/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y25   util_gmii_to_rgmii_m0/U_ODDR2/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y30   util_gmii_to_rgmii_m0/gen_tx_data[0].U2_ODDR2/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y33   util_gmii_to_rgmii_m0/gen_tx_data[1].U2_ODDR2/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y29   util_gmii_to_rgmii_m0/gen_tx_data[2].U2_ODDR2/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y32   util_gmii_to_rgmii_m0/gen_tx_data[3].U2_ODDR2/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X2Y27    GMII_send_m0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X4Y27    GMII_send_m0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y26    GMII_send_m0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X2Y27    GMII_send_m0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X2Y27    GMII_send_m0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y27    GMII_send_m0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y27    GMII_send_m0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y26    GMII_send_m0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y26    GMII_send_m0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y26    GMII_send_m0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y26    GMII_send_m0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y26    GMII_send_m0/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y26    GMII_send_m0/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X2Y27    GMII_send_m0/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X2Y27    GMII_send_m0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y27    GMII_send_m0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y27    GMII_send_m0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y26    GMII_send_m0/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y26    GMII_send_m0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y26    GMII_send_m0/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y26    GMII_send_m0/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y26    GMII_send_m0/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y26    GMII_send_m0/FSM_onehot_state_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.668ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 GMII_send_m0/crc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[11]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk fall@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 8.898 - 4.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.624     5.188    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.644 f  GMII_send_m0/crc_rst_reg/Q
                         net (fo=33, routed)          1.650     7.294    GMII_send_m0/crc32_m0/AS[0]
    SLICE_X3Y34          FDPE                                         f  GMII_send_m0/crc32_m0/Crc_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     5.425 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.384 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.513     8.898    GMII_send_m0/crc32_m0/CLK
    SLICE_X3Y34          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.273     9.171    
                         clock uncertainty           -0.035     9.135    
    SLICE_X3Y34          FDPE (Recov_fdpe_C_PRE)     -0.356     8.779    GMII_send_m0/crc32_m0/Crc_reg[11]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 GMII_send_m0/crc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[20]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk fall@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 8.898 - 4.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.624     5.188    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.644 f  GMII_send_m0/crc_rst_reg/Q
                         net (fo=33, routed)          1.650     7.294    GMII_send_m0/crc32_m0/AS[0]
    SLICE_X2Y34          FDPE                                         f  GMII_send_m0/crc32_m0/Crc_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     5.425 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.384 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.513     8.898    GMII_send_m0/crc32_m0/CLK
    SLICE_X2Y34          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.273     9.171    
                         clock uncertainty           -0.035     9.135    
    SLICE_X2Y34          FDPE (Recov_fdpe_C_PRE)     -0.356     8.779    GMII_send_m0/crc32_m0/Crc_reg[20]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 GMII_send_m0/crc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[28]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk fall@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 8.898 - 4.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.624     5.188    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.644 f  GMII_send_m0/crc_rst_reg/Q
                         net (fo=33, routed)          1.650     7.294    GMII_send_m0/crc32_m0/AS[0]
    SLICE_X2Y34          FDPE                                         f  GMII_send_m0/crc32_m0/Crc_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     5.425 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.384 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.513     8.898    GMII_send_m0/crc32_m0/CLK
    SLICE_X2Y34          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.273     9.171    
                         clock uncertainty           -0.035     9.135    
    SLICE_X2Y34          FDPE (Recov_fdpe_C_PRE)     -0.356     8.779    GMII_send_m0/crc32_m0/Crc_reg[28]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 GMII_send_m0/crc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[29]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk fall@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 8.898 - 4.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.624     5.188    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.644 f  GMII_send_m0/crc_rst_reg/Q
                         net (fo=33, routed)          1.650     7.294    GMII_send_m0/crc32_m0/AS[0]
    SLICE_X2Y34          FDPE                                         f  GMII_send_m0/crc32_m0/Crc_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     5.425 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.384 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.513     8.898    GMII_send_m0/crc32_m0/CLK
    SLICE_X2Y34          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.273     9.171    
                         clock uncertainty           -0.035     9.135    
    SLICE_X2Y34          FDPE (Recov_fdpe_C_PRE)     -0.356     8.779    GMII_send_m0/crc32_m0/Crc_reg[29]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 GMII_send_m0/crc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[4]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk fall@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.456ns (23.885%)  route 1.453ns (76.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 8.899 - 4.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.624     5.188    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.644 f  GMII_send_m0/crc_rst_reg/Q
                         net (fo=33, routed)          1.453     7.097    GMII_send_m0/crc32_m0/AS[0]
    SLICE_X2Y35          FDPE                                         f  GMII_send_m0/crc32_m0/Crc_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     5.425 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.384 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.514     8.899    GMII_send_m0/crc32_m0/CLK
    SLICE_X2Y35          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.273     9.172    
                         clock uncertainty           -0.035     9.136    
    SLICE_X2Y35          FDPE (Recov_fdpe_C_PRE)     -0.356     8.780    GMII_send_m0/crc32_m0/Crc_reg[4]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 GMII_send_m0/crc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[12]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk fall@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.456ns (25.673%)  route 1.320ns (74.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 8.898 - 4.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.624     5.188    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.644 f  GMII_send_m0/crc_rst_reg/Q
                         net (fo=33, routed)          1.320     6.964    GMII_send_m0/crc32_m0/AS[0]
    SLICE_X1Y34          FDPE                                         f  GMII_send_m0/crc32_m0/Crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     5.425 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.384 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.513     8.898    GMII_send_m0/crc32_m0/CLK
    SLICE_X1Y34          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.273     9.171    
                         clock uncertainty           -0.035     9.135    
    SLICE_X1Y34          FDPE (Recov_fdpe_C_PRE)     -0.356     8.779    GMII_send_m0/crc32_m0/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 GMII_send_m0/crc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[6]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk fall@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.456ns (25.673%)  route 1.320ns (74.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 8.898 - 4.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.624     5.188    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.644 f  GMII_send_m0/crc_rst_reg/Q
                         net (fo=33, routed)          1.320     6.964    GMII_send_m0/crc32_m0/AS[0]
    SLICE_X1Y34          FDPE                                         f  GMII_send_m0/crc32_m0/Crc_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     5.425 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.384 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.513     8.898    GMII_send_m0/crc32_m0/CLK
    SLICE_X1Y34          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.273     9.171    
                         clock uncertainty           -0.035     9.135    
    SLICE_X1Y34          FDPE (Recov_fdpe_C_PRE)     -0.356     8.779    GMII_send_m0/crc32_m0/Crc_reg[6]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 GMII_send_m0/crc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[14]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk fall@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.456ns (25.712%)  route 1.317ns (74.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.897 - 4.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.624     5.188    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.644 f  GMII_send_m0/crc_rst_reg/Q
                         net (fo=33, routed)          1.317     6.961    GMII_send_m0/crc32_m0/AS[0]
    SLICE_X2Y33          FDPE                                         f  GMII_send_m0/crc32_m0/Crc_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     5.425 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.384 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.512     8.897    GMII_send_m0/crc32_m0/CLK
    SLICE_X2Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.273     9.170    
                         clock uncertainty           -0.035     9.134    
    SLICE_X2Y33          FDPE (Recov_fdpe_C_PRE)     -0.356     8.778    GMII_send_m0/crc32_m0/Crc_reg[14]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -6.961    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 GMII_send_m0/crc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[16]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk fall@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.456ns (25.712%)  route 1.317ns (74.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.897 - 4.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.624     5.188    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.644 f  GMII_send_m0/crc_rst_reg/Q
                         net (fo=33, routed)          1.317     6.961    GMII_send_m0/crc32_m0/AS[0]
    SLICE_X3Y33          FDPE                                         f  GMII_send_m0/crc32_m0/Crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     5.425 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.384 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.512     8.897    GMII_send_m0/crc32_m0/CLK
    SLICE_X3Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.273     9.170    
                         clock uncertainty           -0.035     9.134    
    SLICE_X3Y33          FDPE (Recov_fdpe_C_PRE)     -0.356     8.778    GMII_send_m0/crc32_m0/Crc_reg[16]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -6.961    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 GMII_send_m0/crc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[19]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk fall@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.456ns (25.712%)  route 1.317ns (74.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.897 - 4.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.624     5.188    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.644 f  GMII_send_m0/crc_rst_reg/Q
                         net (fo=33, routed)          1.317     6.961    GMII_send_m0/crc32_m0/AS[0]
    SLICE_X3Y33          FDPE                                         f  GMII_send_m0/crc32_m0/Crc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     5.425 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.384 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.512     8.897    GMII_send_m0/crc32_m0/CLK
    SLICE_X3Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.273     9.170    
                         clock uncertainty           -0.035     9.134    
    SLICE_X3Y33          FDPE (Recov_fdpe_C_PRE)     -0.356     8.778    GMII_send_m0/crc32_m0/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -6.961    
  -------------------------------------------------------------------
                         slack                                  1.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.668ns  (arrival time - required time)
  Source:                 GMII_send_m0/crc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[0]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (rx_clk fall@4.000ns - rx_clk rise@8.000ns)
  Data Path Delay:        0.633ns  (logic 0.141ns (22.288%)  route 0.492ns (77.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 6.026 - 4.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 9.508 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     8.000     8.000 r  
    Y18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     8.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.585     9.508    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     9.649 f  GMII_send_m0/crc_rst_reg/Q
                         net (fo=33, routed)          0.492    10.141    GMII_send_m0/crc32_m0/AS[0]
    SLICE_X3Y31          FDPE                                         f  GMII_send_m0/crc32_m0/Crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     4.452 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     5.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.169 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.857     6.026    GMII_send_m0/crc32_m0/CLK
    SLICE_X3Y31          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.501     5.525    
                         clock uncertainty            0.035     5.561    
    SLICE_X3Y31          FDPE (Remov_fdpe_C_PRE)     -0.088     5.473    GMII_send_m0/crc32_m0/Crc_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.473    
                         arrival time                          10.141    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.668ns  (arrival time - required time)
  Source:                 GMII_send_m0/crc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[8]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (rx_clk fall@4.000ns - rx_clk rise@8.000ns)
  Data Path Delay:        0.633ns  (logic 0.141ns (22.288%)  route 0.492ns (77.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 6.026 - 4.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 9.508 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     8.000     8.000 r  
    Y18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     8.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.585     9.508    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     9.649 f  GMII_send_m0/crc_rst_reg/Q
                         net (fo=33, routed)          0.492    10.141    GMII_send_m0/crc32_m0/AS[0]
    SLICE_X3Y31          FDPE                                         f  GMII_send_m0/crc32_m0/Crc_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     4.452 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     5.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.169 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.857     6.026    GMII_send_m0/crc32_m0/CLK
    SLICE_X3Y31          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.501     5.525    
                         clock uncertainty            0.035     5.561    
    SLICE_X3Y31          FDPE (Remov_fdpe_C_PRE)     -0.088     5.473    GMII_send_m0/crc32_m0/Crc_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.473    
                         arrival time                          10.141    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.694ns  (arrival time - required time)
  Source:                 GMII_send_m0/crc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[24]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (rx_clk fall@4.000ns - rx_clk rise@8.000ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.418%)  route 0.517ns (78.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 6.026 - 4.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 9.508 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     8.000     8.000 r  
    Y18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     8.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.585     9.508    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     9.649 f  GMII_send_m0/crc_rst_reg/Q
                         net (fo=33, routed)          0.517    10.167    GMII_send_m0/crc32_m0/AS[0]
    SLICE_X0Y31          FDPE                                         f  GMII_send_m0/crc32_m0/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     4.452 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     5.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.169 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.857     6.026    GMII_send_m0/crc32_m0/CLK
    SLICE_X0Y31          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.501     5.525    
                         clock uncertainty            0.035     5.561    
    SLICE_X0Y31          FDPE (Remov_fdpe_C_PRE)     -0.088     5.473    GMII_send_m0/crc32_m0/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         -5.473    
                         arrival time                          10.167    
  -------------------------------------------------------------------
                         slack                                  4.694    

Slack (MET) :             4.694ns  (arrival time - required time)
  Source:                 GMII_send_m0/crc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[26]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (rx_clk fall@4.000ns - rx_clk rise@8.000ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.418%)  route 0.517ns (78.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 6.026 - 4.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 9.508 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     8.000     8.000 r  
    Y18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     8.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.585     9.508    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     9.649 f  GMII_send_m0/crc_rst_reg/Q
                         net (fo=33, routed)          0.517    10.167    GMII_send_m0/crc32_m0/AS[0]
    SLICE_X0Y31          FDPE                                         f  GMII_send_m0/crc32_m0/Crc_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     4.452 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     5.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.169 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.857     6.026    GMII_send_m0/crc32_m0/CLK
    SLICE_X0Y31          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.501     5.525    
                         clock uncertainty            0.035     5.561    
    SLICE_X0Y31          FDPE (Remov_fdpe_C_PRE)     -0.088     5.473    GMII_send_m0/crc32_m0/Crc_reg[26]
  -------------------------------------------------------------------
                         required time                         -5.473    
                         arrival time                          10.167    
  -------------------------------------------------------------------
                         slack                                  4.694    

Slack (MET) :             4.727ns  (arrival time - required time)
  Source:                 GMII_send_m0/crc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[13]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (rx_clk fall@4.000ns - rx_clk rise@8.000ns)
  Data Path Delay:        0.693ns  (logic 0.141ns (20.350%)  route 0.552ns (79.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 6.028 - 4.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 9.508 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     8.000     8.000 r  
    Y18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     8.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.585     9.508    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     9.649 f  GMII_send_m0/crc_rst_reg/Q
                         net (fo=33, routed)          0.552    10.201    GMII_send_m0/crc32_m0/AS[0]
    SLICE_X1Y33          FDPE                                         f  GMII_send_m0/crc32_m0/Crc_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     4.452 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     5.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.169 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.859     6.028    GMII_send_m0/crc32_m0/CLK
    SLICE_X1Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.501     5.527    
                         clock uncertainty            0.035     5.563    
    SLICE_X1Y33          FDPE (Remov_fdpe_C_PRE)     -0.088     5.475    GMII_send_m0/crc32_m0/Crc_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.475    
                         arrival time                          10.201    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.727ns  (arrival time - required time)
  Source:                 GMII_send_m0/crc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[17]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (rx_clk fall@4.000ns - rx_clk rise@8.000ns)
  Data Path Delay:        0.693ns  (logic 0.141ns (20.350%)  route 0.552ns (79.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 6.028 - 4.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 9.508 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     8.000     8.000 r  
    Y18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     8.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.585     9.508    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     9.649 f  GMII_send_m0/crc_rst_reg/Q
                         net (fo=33, routed)          0.552    10.201    GMII_send_m0/crc32_m0/AS[0]
    SLICE_X1Y33          FDPE                                         f  GMII_send_m0/crc32_m0/Crc_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     4.452 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     5.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.169 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.859     6.028    GMII_send_m0/crc32_m0/CLK
    SLICE_X1Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.501     5.527    
                         clock uncertainty            0.035     5.563    
    SLICE_X1Y33          FDPE (Remov_fdpe_C_PRE)     -0.088     5.475    GMII_send_m0/crc32_m0/Crc_reg[17]
  -------------------------------------------------------------------
                         required time                         -5.475    
                         arrival time                          10.201    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.727ns  (arrival time - required time)
  Source:                 GMII_send_m0/crc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[1]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (rx_clk fall@4.000ns - rx_clk rise@8.000ns)
  Data Path Delay:        0.693ns  (logic 0.141ns (20.350%)  route 0.552ns (79.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 6.028 - 4.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 9.508 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     8.000     8.000 r  
    Y18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     8.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.585     9.508    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     9.649 f  GMII_send_m0/crc_rst_reg/Q
                         net (fo=33, routed)          0.552    10.201    GMII_send_m0/crc32_m0/AS[0]
    SLICE_X1Y33          FDPE                                         f  GMII_send_m0/crc32_m0/Crc_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     4.452 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     5.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.169 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.859     6.028    GMII_send_m0/crc32_m0/CLK
    SLICE_X1Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.501     5.527    
                         clock uncertainty            0.035     5.563    
    SLICE_X1Y33          FDPE (Remov_fdpe_C_PRE)     -0.088     5.475    GMII_send_m0/crc32_m0/Crc_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.475    
                         arrival time                          10.201    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.727ns  (arrival time - required time)
  Source:                 GMII_send_m0/crc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[9]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (rx_clk fall@4.000ns - rx_clk rise@8.000ns)
  Data Path Delay:        0.693ns  (logic 0.141ns (20.350%)  route 0.552ns (79.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 6.028 - 4.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 9.508 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     8.000     8.000 r  
    Y18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     8.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.585     9.508    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     9.649 f  GMII_send_m0/crc_rst_reg/Q
                         net (fo=33, routed)          0.552    10.201    GMII_send_m0/crc32_m0/AS[0]
    SLICE_X1Y33          FDPE                                         f  GMII_send_m0/crc32_m0/Crc_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     4.452 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     5.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.169 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.859     6.028    GMII_send_m0/crc32_m0/CLK
    SLICE_X1Y33          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.501     5.527    
                         clock uncertainty            0.035     5.563    
    SLICE_X1Y33          FDPE (Remov_fdpe_C_PRE)     -0.088     5.475    GMII_send_m0/crc32_m0/Crc_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.475    
                         arrival time                          10.201    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.727ns  (arrival time - required time)
  Source:                 GMII_send_m0/crc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[15]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (rx_clk fall@4.000ns - rx_clk rise@8.000ns)
  Data Path Delay:        0.714ns  (logic 0.141ns (19.758%)  route 0.573ns (80.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 6.027 - 4.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 9.508 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     8.000     8.000 r  
    Y18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     8.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.585     9.508    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     9.649 f  GMII_send_m0/crc_rst_reg/Q
                         net (fo=33, routed)          0.573    10.222    GMII_send_m0/crc32_m0/AS[0]
    SLICE_X2Y32          FDPE                                         f  GMII_send_m0/crc32_m0/Crc_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     4.452 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     5.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.169 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.858     6.027    GMII_send_m0/crc32_m0/CLK
    SLICE_X2Y32          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.501     5.526    
                         clock uncertainty            0.035     5.562    
    SLICE_X2Y32          FDPE (Remov_fdpe_C_PRE)     -0.067     5.495    GMII_send_m0/crc32_m0/Crc_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.495    
                         arrival time                          10.222    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.727ns  (arrival time - required time)
  Source:                 GMII_send_m0/crc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_send_m0/crc32_m0/Crc_reg[18]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (rx_clk fall@4.000ns - rx_clk rise@8.000ns)
  Data Path Delay:        0.714ns  (logic 0.141ns (19.758%)  route 0.573ns (80.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 6.027 - 4.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 9.508 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     8.000     8.000 r  
    Y18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     8.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.585     9.508    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     9.649 f  GMII_send_m0/crc_rst_reg/Q
                         net (fo=33, routed)          0.573    10.222    GMII_send_m0/crc32_m0/AS[0]
    SLICE_X2Y32          FDPE                                         f  GMII_send_m0/crc32_m0/Crc_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     4.452 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     5.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.169 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.858     6.027    GMII_send_m0/crc32_m0/CLK
    SLICE_X2Y32          FDPE                                         r  GMII_send_m0/crc32_m0/Crc_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.501     5.526    
                         clock uncertainty            0.035     5.562    
    SLICE_X2Y32          FDPE (Remov_fdpe_C_PRE)     -0.067     5.495    GMII_send_m0/crc32_m0/Crc_reg[18]
  -------------------------------------------------------------------
                         required time                         -5.495    
                         arrival time                          10.222    
  -------------------------------------------------------------------
                         slack                                  4.727    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            rgmii_rst_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.593ns  (logic 5.047ns (66.467%)  route 2.546ns (33.533%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          2.546     4.029    rgmii_rst_n_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.564     7.593 r  rgmii_rst_n_OBUF_inst/O
                         net (fo=0)                   0.000     7.593    rgmii_rst_n
    W22                                                               r  rgmii_rst_n (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            rgmii_rst_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.515ns (69.911%)  route 0.652ns (30.089%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.652     0.903    rgmii_rst_n_OBUF
    W22                  OBUF (Prop_obuf_I_O)         1.265     2.168 r  rgmii_rst_n_OBUF_inst/O
                         net (fo=0)                   0.000     2.168    rgmii_rst_n
    W22                                                               r  rgmii_rst_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 util_gmii_to_rgmii_m0/gen_tx_data[1].U2_ODDR2/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.520ns  (logic 3.519ns (99.972%)  route 0.001ns (0.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     5.496 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.563 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.673     9.236    util_gmii_to_rgmii_m0/gmii_tx_clk
    OLOGIC_X0Y33         ODDR                                         f  util_gmii_to_rgmii_m0/gen_tx_data[1].U2_ODDR2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y33         ODDR (Prop_oddr_C_Q)         0.472     9.708 r  util_gmii_to_rgmii_m0/gen_tx_data[1].U2_ODDR2/Q
                         net (fo=1, routed)           0.001     9.709    rgmii_txd_OBUF[1]
    AA21                 OBUF (Prop_obuf_I_O)         3.047    12.756 r  rgmii_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.756    rgmii_txd[1]
    AA21                                                              r  rgmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 util_gmii_to_rgmii_m0/gen_tx_data[2].U2_ODDR2/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.527ns  (logic 3.526ns (99.972%)  route 0.001ns (0.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     5.496 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.563 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.666     9.229    util_gmii_to_rgmii_m0/gmii_tx_clk
    OLOGIC_X0Y29         ODDR                                         f  util_gmii_to_rgmii_m0/gen_tx_data[2].U2_ODDR2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         ODDR (Prop_oddr_C_Q)         0.472     9.701 r  util_gmii_to_rgmii_m0/gen_tx_data[2].U2_ODDR2/Q
                         net (fo=1, routed)           0.001     9.702    rgmii_txd_OBUF[2]
    AB22                 OBUF (Prop_obuf_I_O)         3.054    12.756 r  rgmii_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.756    rgmii_txd[2]
    AB22                                                              r  rgmii_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 util_gmii_to_rgmii_m0/gen_tx_data[0].U2_ODDR2/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.523ns  (logic 3.522ns (99.972%)  route 0.001ns (0.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     5.496 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.563 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.666     9.229    util_gmii_to_rgmii_m0/gmii_tx_clk
    OLOGIC_X0Y30         ODDR                                         f  util_gmii_to_rgmii_m0/gen_tx_data[0].U2_ODDR2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         ODDR (Prop_oddr_C_Q)         0.472     9.701 r  util_gmii_to_rgmii_m0/gen_tx_data[0].U2_ODDR2/Q
                         net (fo=1, routed)           0.001     9.702    rgmii_txd_OBUF[0]
    AB21                 OBUF (Prop_obuf_I_O)         3.050    12.752 r  rgmii_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.752    rgmii_txd[0]
    AB21                                                              r  rgmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 util_gmii_to_rgmii_m0/U3_ODDR2/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txctl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.511ns  (logic 3.510ns (99.972%)  route 0.001ns (0.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     5.496 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.563 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.673     9.236    util_gmii_to_rgmii_m0/gmii_tx_clk
    OLOGIC_X0Y34         ODDR                                         f  util_gmii_to_rgmii_m0/U3_ODDR2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         ODDR (Prop_oddr_C_Q)         0.472     9.708 r  util_gmii_to_rgmii_m0/U3_ODDR2/Q
                         net (fo=1, routed)           0.001     9.709    rgmii_txctl_OBUF
    AA20                 OBUF (Prop_obuf_I_O)         3.038    12.747 r  rgmii_txctl_OBUF_inst/O
                         net (fo=0)                   0.000    12.747    rgmii_txctl
    AA20                                                              r  rgmii_txctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 util_gmii_to_rgmii_m0/gen_tx_data[3].U2_ODDR2/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.510ns  (logic 3.509ns (99.971%)  route 0.001ns (0.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     5.496 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.563 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.671     9.234    util_gmii_to_rgmii_m0/gmii_tx_clk
    OLOGIC_X0Y32         ODDR                                         f  util_gmii_to_rgmii_m0/gen_tx_data[3].U2_ODDR2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y32         ODDR (Prop_oddr_C_Q)         0.472     9.706 r  util_gmii_to_rgmii_m0/gen_tx_data[3].U2_ODDR2/Q
                         net (fo=1, routed)           0.001     9.707    rgmii_txd_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.037    12.744 r  rgmii_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.744    rgmii_txd[3]
    Y21                                                               r  rgmii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 util_gmii_to_rgmii_m0/U_ODDR2/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.488ns  (logic 3.487ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     4.000     4.000 f  
    Y18                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     5.496 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.467    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.563 f  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.663     9.226    util_gmii_to_rgmii_m0/gmii_tx_clk
    OLOGIC_X0Y25         ODDR                                         f  util_gmii_to_rgmii_m0/U_ODDR2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y25         ODDR (Prop_oddr_C_Q)         0.472     9.698 r  util_gmii_to_rgmii_m0/U_ODDR2/Q
                         net (fo=1, routed)           0.001     9.699    rgmii_txc_OBUF
    W20                  OBUF (Prop_obuf_I_O)         3.015    12.714 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    12.714    rgmii_txc
    W20                                                               r  rgmii_txc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 util_gmii_to_rgmii_m0/U_ODDR2/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.349ns  (logic 1.348ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.580     1.503    util_gmii_to_rgmii_m0/gmii_tx_clk
    OLOGIC_X0Y25         ODDR                                         r  util_gmii_to_rgmii_m0/U_ODDR2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y25         ODDR (Prop_oddr_C_Q)         0.177     1.680 r  util_gmii_to_rgmii_m0/U_ODDR2/Q
                         net (fo=1, routed)           0.001     1.681    rgmii_txc_OBUF
    W20                  OBUF (Prop_obuf_I_O)         1.171     2.852 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000     2.852    rgmii_txc
    W20                                                               r  rgmii_txc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 util_gmii_to_rgmii_m0/gen_tx_data[3].U2_ODDR2/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.370ns  (logic 1.369ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.584     1.507    util_gmii_to_rgmii_m0/gmii_tx_clk
    OLOGIC_X0Y32         ODDR                                         r  util_gmii_to_rgmii_m0/gen_tx_data[3].U2_ODDR2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y32         ODDR (Prop_oddr_C_Q)         0.177     1.684 r  util_gmii_to_rgmii_m0/gen_tx_data[3].U2_ODDR2/Q
                         net (fo=1, routed)           0.001     1.685    rgmii_txd_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         1.192     2.878 r  rgmii_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.878    rgmii_txd[3]
    Y21                                                               r  rgmii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 util_gmii_to_rgmii_m0/U3_ODDR2/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txctl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.372ns  (logic 1.371ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.585     1.508    util_gmii_to_rgmii_m0/gmii_tx_clk
    OLOGIC_X0Y34         ODDR                                         r  util_gmii_to_rgmii_m0/U3_ODDR2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         ODDR (Prop_oddr_C_Q)         0.177     1.685 r  util_gmii_to_rgmii_m0/U3_ODDR2/Q
                         net (fo=1, routed)           0.001     1.686    rgmii_txctl_OBUF
    AA20                 OBUF (Prop_obuf_I_O)         1.194     2.880 r  rgmii_txctl_OBUF_inst/O
                         net (fo=0)                   0.000     2.880    rgmii_txctl
    AA20                                                              r  rgmii_txctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 util_gmii_to_rgmii_m0/gen_tx_data[0].U2_ODDR2/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.383ns  (logic 1.382ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.582     1.505    util_gmii_to_rgmii_m0/gmii_tx_clk
    OLOGIC_X0Y30         ODDR                                         r  util_gmii_to_rgmii_m0/gen_tx_data[0].U2_ODDR2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         ODDR (Prop_oddr_C_Q)         0.177     1.682 r  util_gmii_to_rgmii_m0/gen_tx_data[0].U2_ODDR2/Q
                         net (fo=1, routed)           0.001     1.683    rgmii_txd_OBUF[0]
    AB21                 OBUF (Prop_obuf_I_O)         1.205     2.888 r  rgmii_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.888    rgmii_txd[0]
    AB21                                                              r  rgmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 util_gmii_to_rgmii_m0/gen_tx_data[1].U2_ODDR2/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.381ns  (logic 1.380ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.585     1.508    util_gmii_to_rgmii_m0/gmii_tx_clk
    OLOGIC_X0Y33         ODDR                                         r  util_gmii_to_rgmii_m0/gen_tx_data[1].U2_ODDR2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y33         ODDR (Prop_oddr_C_Q)         0.177     1.685 r  util_gmii_to_rgmii_m0/gen_tx_data[1].U2_ODDR2/Q
                         net (fo=1, routed)           0.001     1.686    rgmii_txd_OBUF[1]
    AA21                 OBUF (Prop_obuf_I_O)         1.203     2.889 r  rgmii_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.889    rgmii_txd[1]
    AA21                                                              r  rgmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 util_gmii_to_rgmii_m0/gen_tx_data[2].U2_ODDR2/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.387ns  (logic 1.386ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.582     1.505    util_gmii_to_rgmii_m0/gmii_tx_clk
    OLOGIC_X0Y29         ODDR                                         r  util_gmii_to_rgmii_m0/gen_tx_data[2].U2_ODDR2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         ODDR (Prop_oddr_C_Q)         0.177     1.682 r  util_gmii_to_rgmii_m0/gen_tx_data[2].U2_ODDR2/Q
                         net (fo=1, routed)           0.001     1.683    rgmii_txd_OBUF[2]
    AB22                 OBUF (Prop_obuf_I_O)         1.209     2.893 r  rgmii_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.893    rgmii_txd[2]
    AB22                                                              r  rgmii_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  rx_clk

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            GMII_send_m0/GMII_TXD_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.934ns  (logic 1.961ns (39.750%)  route 2.973ns (60.250%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.675     3.158    GMII_send_m0/rgmii_rst_n_OBUF
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.152     3.310 r  GMII_send_m0/GMII_TXD[7]_i_4/O
                         net (fo=1, routed)           0.441     3.751    GMII_send_m0/GMII_TXD[7]_i_4_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.326     4.077 r  GMII_send_m0/GMII_TXD[7]_i_1/O
                         net (fo=8, routed)           0.856     4.934    GMII_send_m0/GMII_TXD[7]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.384 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.511     4.896    GMII_send_m0/gmii_tx_clk
    SLICE_X5Y34          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            GMII_send_m0/GMII_TXD_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.922ns  (logic 1.961ns (39.840%)  route 2.961ns (60.160%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.675     3.158    GMII_send_m0/rgmii_rst_n_OBUF
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.152     3.310 r  GMII_send_m0/GMII_TXD[7]_i_4/O
                         net (fo=1, routed)           0.441     3.751    GMII_send_m0/GMII_TXD[7]_i_4_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.326     4.077 r  GMII_send_m0/GMII_TXD[7]_i_1/O
                         net (fo=8, routed)           0.845     4.922    GMII_send_m0/GMII_TXD[7]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.384 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.508     4.893    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y30          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            GMII_send_m0/GMII_TXD_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.922ns  (logic 1.961ns (39.840%)  route 2.961ns (60.160%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.675     3.158    GMII_send_m0/rgmii_rst_n_OBUF
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.152     3.310 r  GMII_send_m0/GMII_TXD[7]_i_4/O
                         net (fo=1, routed)           0.441     3.751    GMII_send_m0/GMII_TXD[7]_i_4_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.326     4.077 r  GMII_send_m0/GMII_TXD[7]_i_1/O
                         net (fo=8, routed)           0.845     4.922    GMII_send_m0/GMII_TXD[7]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.384 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.508     4.893    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y30          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            GMII_send_m0/GMII_TXD_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.873ns  (logic 1.961ns (40.244%)  route 2.912ns (59.756%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.675     3.158    GMII_send_m0/rgmii_rst_n_OBUF
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.152     3.310 r  GMII_send_m0/GMII_TXD[7]_i_4/O
                         net (fo=1, routed)           0.441     3.751    GMII_send_m0/GMII_TXD[7]_i_4_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.326     4.077 r  GMII_send_m0/GMII_TXD[7]_i_1/O
                         net (fo=8, routed)           0.796     4.873    GMII_send_m0/GMII_TXD[7]_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.384 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.509     4.894    GMII_send_m0/gmii_tx_clk
    SLICE_X2Y31          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            GMII_send_m0/GMII_TXD_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.733ns  (logic 1.961ns (41.434%)  route 2.772ns (58.566%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.675     3.158    GMII_send_m0/rgmii_rst_n_OBUF
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.152     3.310 r  GMII_send_m0/GMII_TXD[7]_i_4/O
                         net (fo=1, routed)           0.441     3.751    GMII_send_m0/GMII_TXD[7]_i_4_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.326     4.077 r  GMII_send_m0/GMII_TXD[7]_i_1/O
                         net (fo=8, routed)           0.656     4.733    GMII_send_m0/GMII_TXD[7]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.384 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.508     4.893    GMII_send_m0/gmii_tx_clk
    SLICE_X2Y30          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            GMII_send_m0/GMII_TXD_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.733ns  (logic 1.961ns (41.434%)  route 2.772ns (58.566%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.675     3.158    GMII_send_m0/rgmii_rst_n_OBUF
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.152     3.310 r  GMII_send_m0/GMII_TXD[7]_i_4/O
                         net (fo=1, routed)           0.441     3.751    GMII_send_m0/GMII_TXD[7]_i_4_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.326     4.077 r  GMII_send_m0/GMII_TXD[7]_i_1/O
                         net (fo=8, routed)           0.656     4.733    GMII_send_m0/GMII_TXD[7]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.384 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.508     4.893    GMII_send_m0/gmii_tx_clk
    SLICE_X2Y30          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            util_gmii_to_rgmii_m0/tx_reset_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 1.637ns (35.265%)  route 3.005ns (64.735%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.823     3.306    GMII_send_m0/rgmii_rst_n_OBUF
    SLICE_X4Y28          LUT1 (Prop_lut1_I0_O)        0.154     3.460 r  GMII_send_m0/FSM_onehot_state[7]_i_1/O
                         net (fo=20, routed)          1.182     4.642    util_gmii_to_rgmii_m0/SR[0]
    SLICE_X1Y31          FDRE                                         r  util_gmii_to_rgmii_m0/tx_reset_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.384 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.509     4.894    util_gmii_to_rgmii_m0/gmii_tx_clk
    SLICE_X1Y31          FDRE                                         r  util_gmii_to_rgmii_m0/tx_reset_d1_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            GMII_send_m0/GMII_TXD_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.639ns  (logic 1.961ns (42.278%)  route 2.678ns (57.722%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.675     3.158    GMII_send_m0/rgmii_rst_n_OBUF
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.152     3.310 r  GMII_send_m0/GMII_TXD[7]_i_4/O
                         net (fo=1, routed)           0.441     3.751    GMII_send_m0/GMII_TXD[7]_i_4_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.326     4.077 r  GMII_send_m0/GMII_TXD[7]_i_1/O
                         net (fo=8, routed)           0.561     4.639    GMII_send_m0/GMII_TXD[7]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.384 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.511     4.896    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y32          FDRE                                         r  GMII_send_m0/GMII_TXD_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            GMII_send_m0/packet_header_reg[2][11]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.608ns  (logic 1.607ns (34.874%)  route 3.001ns (65.126%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.823     3.306    GMII_send_m0/rgmii_rst_n_OBUF
    SLICE_X4Y28          LUT3 (Prop_lut3_I0_O)        0.124     3.430 r  GMII_send_m0/packet_header[2][15]_i_1/O
                         net (fo=16, routed)          1.178     4.608    GMII_send_m0/packet_header[2][15]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  GMII_send_m0/packet_header_reg[2][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.384 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.439     4.824    GMII_send_m0/gmii_tx_clk
    SLICE_X8Y30          FDRE                                         r  GMII_send_m0/packet_header_reg[2][11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            GMII_send_m0/packet_header_reg[2][5]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.608ns  (logic 1.607ns (34.874%)  route 3.001ns (65.126%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.823     3.306    GMII_send_m0/rgmii_rst_n_OBUF
    SLICE_X4Y28          LUT3 (Prop_lut3_I0_O)        0.124     3.430 r  GMII_send_m0/packet_header[2][15]_i_1/O
                         net (fo=16, routed)          1.178     4.608    GMII_send_m0/packet_header[2][15]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  GMII_send_m0/packet_header_reg[2][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.384 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         1.439     4.824    GMII_send_m0/gmii_tx_clk
    SLICE_X8Y30          FDRE                                         r  GMII_send_m0/packet_header_reg[2][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            GMII_send_m0/crc_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.296ns (31.518%)  route 0.643ns (68.482%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.643     0.894    GMII_send_m0/rgmii_rst_n_OBUF
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.045     0.939 r  GMII_send_m0/crc_rst_i_1/O
                         net (fo=1, routed)           0.000     0.939    GMII_send_m0/crc_rst_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.854     2.023    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/crc_rst_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            GMII_send_m0/packet_header_reg[2][31]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.297ns (31.591%)  route 0.643ns (68.409%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.643     0.894    GMII_send_m0/rgmii_rst_n_OBUF
    SLICE_X3Y28          LUT3 (Prop_lut3_I1_O)        0.046     0.940 r  GMII_send_m0/packet_header[2][31]_i_1/O
                         net (fo=1, routed)           0.000     0.940    GMII_send_m0/packet_header[2][31]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/packet_header_reg[2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.854     2.023    GMII_send_m0/gmii_tx_clk
    SLICE_X3Y28          FDRE                                         r  GMII_send_m0/packet_header_reg[2][31]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            GMII_send_m0/GMII_TXER_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.296ns (31.069%)  route 0.656ns (68.931%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.656     0.907    GMII_send_m0/rgmii_rst_n_OBUF
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.045     0.952 r  GMII_send_m0/GMII_TXER_i_1/O
                         net (fo=1, routed)           0.000     0.952    GMII_send_m0/GMII_TXER_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  GMII_send_m0/GMII_TXER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.853     2.022    GMII_send_m0/gmii_tx_clk
    SLICE_X0Y27          FDRE                                         r  GMII_send_m0/GMII_TXER_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            GMII_send_m0/GMII_TXEN_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.296ns (30.032%)  route 0.689ns (69.968%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.689     0.940    GMII_send_m0/rgmii_rst_n_OBUF
    SLICE_X0Y27          LUT5 (Prop_lut5_I1_O)        0.045     0.985 r  GMII_send_m0/GMII_TXEN_i_1/O
                         net (fo=1, routed)           0.000     0.985    GMII_send_m0/GMII_TXEN_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  GMII_send_m0/GMII_TXEN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.853     2.022    GMII_send_m0/gmii_tx_clk
    SLICE_X0Y27          FDRE                                         r  GMII_send_m0/GMII_TXEN_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            GMII_send_m0/crc_en_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.296ns (29.698%)  route 0.700ns (70.302%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.700     0.951    GMII_send_m0/rgmii_rst_n_OBUF
    SLICE_X1Y31          LUT4 (Prop_lut4_I2_O)        0.045     0.996 r  GMII_send_m0/crc_en_i_1/O
                         net (fo=1, routed)           0.000     0.996    GMII_send_m0/crc_en_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  GMII_send_m0/crc_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.857     2.026    GMII_send_m0/gmii_tx_clk
    SLICE_X1Y31          FDRE                                         r  GMII_send_m0/crc_en_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            GMII_send_m0/check_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.296ns (27.550%)  route 0.778ns (72.450%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.643     0.894    GMII_send_m0/rgmii_rst_n_OBUF
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.939 r  GMII_send_m0/check_buffer[15]_i_1/O
                         net (fo=16, routed)          0.135     1.074    GMII_send_m0/check_buffer[15]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  GMII_send_m0/check_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.853     2.022    GMII_send_m0/gmii_tx_clk
    SLICE_X5Y29          FDRE                                         r  GMII_send_m0/check_buffer_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            GMII_send_m0/check_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.296ns (27.550%)  route 0.778ns (72.450%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.643     0.894    GMII_send_m0/rgmii_rst_n_OBUF
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.939 r  GMII_send_m0/check_buffer[15]_i_1/O
                         net (fo=16, routed)          0.135     1.074    GMII_send_m0/check_buffer[15]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  GMII_send_m0/check_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.853     2.022    GMII_send_m0/gmii_tx_clk
    SLICE_X5Y29          FDRE                                         r  GMII_send_m0/check_buffer_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            GMII_send_m0/packet_header_reg[2][6]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.107ns  (logic 0.296ns (26.732%)  route 0.811ns (73.268%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.689     0.940    GMII_send_m0/rgmii_rst_n_OBUF
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.045     0.985 r  GMII_send_m0/packet_header[2][15]_i_2/O
                         net (fo=16, routed)          0.122     1.107    GMII_send_m0/packet_header[2][15]_i_2_n_0
    SLICE_X4Y28          FDRE                                         r  GMII_send_m0/packet_header_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.852     2.021    GMII_send_m0/gmii_tx_clk
    SLICE_X4Y28          FDRE                                         r  GMII_send_m0/packet_header_reg[2][6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            GMII_send_m0/check_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.296ns (26.086%)  route 0.838ns (73.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.643     0.894    GMII_send_m0/rgmii_rst_n_OBUF
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.939 r  GMII_send_m0/check_buffer[15]_i_1/O
                         net (fo=16, routed)          0.195     1.134    GMII_send_m0/check_buffer[15]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  GMII_send_m0/check_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.853     2.022    GMII_send_m0/gmii_tx_clk
    SLICE_X4Y29          FDRE                                         r  GMII_send_m0/check_buffer_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            GMII_send_m0/check_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.296ns (26.086%)  route 0.838ns (73.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.643     0.894    GMII_send_m0/rgmii_rst_n_OBUF
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.939 r  GMII_send_m0/check_buffer[15]_i_1/O
                         net (fo=16, routed)          0.195     1.134    GMII_send_m0/check_buffer[15]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  GMII_send_m0/check_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=127, routed)         0.853     2.022    GMII_send_m0/gmii_tx_clk
    SLICE_X4Y29          FDRE                                         r  GMII_send_m0/check_buffer_reg[3]/C





