Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jan 15 01:25:08 2025
| Host         : DESKTOP-48295JR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TDE_timing_summary_routed.rpt -pb TDE_timing_summary_routed.pb -rpx TDE_timing_summary_routed.rpx -warn_on_violation
| Design       : TDE
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    13          
SYNTH-9    Warning           Small multiplier               990         
TIMING-16  Warning           Large setup violation          81          
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (39)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (1)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (39)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: display/count_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: display/count_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: display/count_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.567     -338.794                    599                 4843        0.191        0.000                      0                 4843        4.500        0.000                       0                  2507  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -3.567     -338.794                    599                 4843        0.191        0.000                      0                 4843        4.500        0.000                       0                  2507  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          599  Failing Endpoints,  Worst Slack       -3.567ns,  Total Violation     -338.794ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.567ns  (required time - arrival time)
  Source:                 x_buffer_reg[86][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_max_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.269ns  (logic 4.903ns (36.952%)  route 8.366ns (63.048%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT4=4 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.742     5.288    clk_IBUF_BUFG
    SLICE_X10Y148        FDCE                                         r  x_buffer_reg[86][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.518     5.806 f  x_buffer_reg[86][4]/Q
                         net (fo=16, routed)          0.968     6.774    x_buffer_reg_n_0_[86][4]
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.150     6.924 r  R_max[7]_i_2857/O
                         net (fo=1, routed)           0.644     7.568    R_max[7]_i_2857_n_0
    SLICE_X11Y145        LUT6 (Prop_lut6_I3_O)        0.355     7.923 r  R_max[7]_i_1894/O
                         net (fo=1, routed)           0.000     7.923    R_max[7]_i_1894_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.321 r  R_max_reg[7]_i_841/CO[3]
                         net (fo=1, routed)           0.000     8.321    R_max_reg[7]_i_841_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.560 r  R_max_reg[15]_i_3428/O[2]
                         net (fo=2, routed)           0.783     9.343    R_max_reg[15]_i_3428_n_5
    SLICE_X11Y143        LUT4 (Prop_lut4_I3_O)        0.302     9.645 f  R_max[11]_i_2013/O
                         net (fo=2, routed)           0.617    10.262    R_max[11]_i_2013_n_0
    SLICE_X10Y144        LUT4 (Prop_lut4_I2_O)        0.124    10.386 r  R_max[11]_i_862/O
                         net (fo=2, routed)           0.590    10.975    R_max[11]_i_862_n_0
    SLICE_X12Y143        LUT5 (Prop_lut5_I0_O)        0.124    11.099 r  R_max[11]_i_866/O
                         net (fo=1, routed)           0.000    11.099    R_max[11]_i_866_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.475 r  R_max_reg[11]_i_319/CO[3]
                         net (fo=1, routed)           0.000    11.475    R_max_reg[11]_i_319_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.714 r  R_max_reg[15]_i_306/O[2]
                         net (fo=1, routed)           1.375    13.089    R_max_reg[15]_i_306_n_5
    SLICE_X12Y132        LUT6 (Prop_lut6_I1_O)        0.301    13.390 r  R_max[14]_i_47/O
                         net (fo=1, routed)           0.000    13.390    R_max[14]_i_47_n_0
    SLICE_X12Y132        MUXF7 (Prop_muxf7_I1_O)      0.247    13.637 r  R_max_reg[14]_i_26/O
                         net (fo=1, routed)           0.000    13.637    R_max_reg[14]_i_26_n_0
    SLICE_X12Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    13.735 r  R_max_reg[14]_i_11/O
                         net (fo=1, routed)           1.182    14.917    R_max_reg[14]_i_11_n_0
    SLICE_X30Y123        LUT6 (Prop_lut6_I3_O)        0.319    15.236 r  R_max[14]_i_4/O
                         net (fo=1, routed)           0.564    15.800    R_max[14]_i_4_n_0
    SLICE_X30Y119        LUT5 (Prop_lut5_I2_O)        0.124    15.924 r  R_max[14]_i_2/O
                         net (fo=3, routed)           0.808    16.732    R_temp[14]
    SLICE_X30Y121        LUT4 (Prop_lut4_I0_O)        0.124    16.856 r  max_k[7]_i_9/O
                         net (fo=1, routed)           0.000    16.856    max_k[7]_i_9_n_0
    SLICE_X30Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.232 r  max_k_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.232    max_k_reg[7]_i_3_n_0
    SLICE_X30Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.389 r  max_k_reg[7]_i_2/CO[1]
                         net (fo=2, routed)           0.432    17.821    max_k_reg[7]_i_2_n_2
    SLICE_X33Y121        LUT4 (Prop_lut4_I2_O)        0.332    18.153 r  R_max[15]_i_1/O
                         net (fo=16, routed)          0.404    18.557    R_max[15]_i_1_n_0
    SLICE_X32Y121        FDCE                                         r  R_max_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.597    14.964    clk_IBUF_BUFG
    SLICE_X32Y121        FDCE                                         r  R_max_reg[9]/C
                         clock pessimism              0.266    15.230    
                         clock uncertainty           -0.035    15.195    
    SLICE_X32Y121        FDCE (Setup_fdce_C_CE)      -0.205    14.990    R_max_reg[9]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -18.557    
  -------------------------------------------------------------------
                         slack                                 -3.567    

Slack (VIOLATED) :        -3.531ns  (required time - arrival time)
  Source:                 x_buffer_reg[86][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_k_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.231ns  (logic 4.903ns (37.057%)  route 8.328ns (62.943%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT4=4 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.742     5.288    clk_IBUF_BUFG
    SLICE_X10Y148        FDCE                                         r  x_buffer_reg[86][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.518     5.806 f  x_buffer_reg[86][4]/Q
                         net (fo=16, routed)          0.968     6.774    x_buffer_reg_n_0_[86][4]
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.150     6.924 r  R_max[7]_i_2857/O
                         net (fo=1, routed)           0.644     7.568    R_max[7]_i_2857_n_0
    SLICE_X11Y145        LUT6 (Prop_lut6_I3_O)        0.355     7.923 r  R_max[7]_i_1894/O
                         net (fo=1, routed)           0.000     7.923    R_max[7]_i_1894_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.321 r  R_max_reg[7]_i_841/CO[3]
                         net (fo=1, routed)           0.000     8.321    R_max_reg[7]_i_841_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.560 r  R_max_reg[15]_i_3428/O[2]
                         net (fo=2, routed)           0.783     9.343    R_max_reg[15]_i_3428_n_5
    SLICE_X11Y143        LUT4 (Prop_lut4_I3_O)        0.302     9.645 f  R_max[11]_i_2013/O
                         net (fo=2, routed)           0.617    10.262    R_max[11]_i_2013_n_0
    SLICE_X10Y144        LUT4 (Prop_lut4_I2_O)        0.124    10.386 r  R_max[11]_i_862/O
                         net (fo=2, routed)           0.590    10.975    R_max[11]_i_862_n_0
    SLICE_X12Y143        LUT5 (Prop_lut5_I0_O)        0.124    11.099 r  R_max[11]_i_866/O
                         net (fo=1, routed)           0.000    11.099    R_max[11]_i_866_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.475 r  R_max_reg[11]_i_319/CO[3]
                         net (fo=1, routed)           0.000    11.475    R_max_reg[11]_i_319_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.714 r  R_max_reg[15]_i_306/O[2]
                         net (fo=1, routed)           1.375    13.089    R_max_reg[15]_i_306_n_5
    SLICE_X12Y132        LUT6 (Prop_lut6_I1_O)        0.301    13.390 r  R_max[14]_i_47/O
                         net (fo=1, routed)           0.000    13.390    R_max[14]_i_47_n_0
    SLICE_X12Y132        MUXF7 (Prop_muxf7_I1_O)      0.247    13.637 r  R_max_reg[14]_i_26/O
                         net (fo=1, routed)           0.000    13.637    R_max_reg[14]_i_26_n_0
    SLICE_X12Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    13.735 r  R_max_reg[14]_i_11/O
                         net (fo=1, routed)           1.182    14.917    R_max_reg[14]_i_11_n_0
    SLICE_X30Y123        LUT6 (Prop_lut6_I3_O)        0.319    15.236 r  R_max[14]_i_4/O
                         net (fo=1, routed)           0.564    15.800    R_max[14]_i_4_n_0
    SLICE_X30Y119        LUT5 (Prop_lut5_I2_O)        0.124    15.924 r  R_max[14]_i_2/O
                         net (fo=3, routed)           0.808    16.732    R_temp[14]
    SLICE_X30Y121        LUT4 (Prop_lut4_I0_O)        0.124    16.856 r  max_k[7]_i_9/O
                         net (fo=1, routed)           0.000    16.856    max_k[7]_i_9_n_0
    SLICE_X30Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.232 r  max_k_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.232    max_k_reg[7]_i_3_n_0
    SLICE_X30Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.389 r  max_k_reg[7]_i_2/CO[1]
                         net (fo=2, routed)           0.323    17.713    max_k_reg[7]_i_2_n_2
    SLICE_X30Y123        LUT4 (Prop_lut4_I3_O)        0.332    18.045 r  max_k[7]_i_1/O
                         net (fo=8, routed)           0.475    18.519    max_k
    SLICE_X32Y122        FDCE                                         r  max_k_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.595    14.962    clk_IBUF_BUFG
    SLICE_X32Y122        FDCE                                         r  max_k_reg[0]/C
                         clock pessimism              0.266    15.228    
                         clock uncertainty           -0.035    15.193    
    SLICE_X32Y122        FDCE (Setup_fdce_C_CE)      -0.205    14.988    max_k_reg[0]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -18.519    
  -------------------------------------------------------------------
                         slack                                 -3.531    

Slack (VIOLATED) :        -3.531ns  (required time - arrival time)
  Source:                 x_buffer_reg[86][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_k_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.231ns  (logic 4.903ns (37.057%)  route 8.328ns (62.943%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT4=4 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.742     5.288    clk_IBUF_BUFG
    SLICE_X10Y148        FDCE                                         r  x_buffer_reg[86][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.518     5.806 f  x_buffer_reg[86][4]/Q
                         net (fo=16, routed)          0.968     6.774    x_buffer_reg_n_0_[86][4]
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.150     6.924 r  R_max[7]_i_2857/O
                         net (fo=1, routed)           0.644     7.568    R_max[7]_i_2857_n_0
    SLICE_X11Y145        LUT6 (Prop_lut6_I3_O)        0.355     7.923 r  R_max[7]_i_1894/O
                         net (fo=1, routed)           0.000     7.923    R_max[7]_i_1894_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.321 r  R_max_reg[7]_i_841/CO[3]
                         net (fo=1, routed)           0.000     8.321    R_max_reg[7]_i_841_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.560 r  R_max_reg[15]_i_3428/O[2]
                         net (fo=2, routed)           0.783     9.343    R_max_reg[15]_i_3428_n_5
    SLICE_X11Y143        LUT4 (Prop_lut4_I3_O)        0.302     9.645 f  R_max[11]_i_2013/O
                         net (fo=2, routed)           0.617    10.262    R_max[11]_i_2013_n_0
    SLICE_X10Y144        LUT4 (Prop_lut4_I2_O)        0.124    10.386 r  R_max[11]_i_862/O
                         net (fo=2, routed)           0.590    10.975    R_max[11]_i_862_n_0
    SLICE_X12Y143        LUT5 (Prop_lut5_I0_O)        0.124    11.099 r  R_max[11]_i_866/O
                         net (fo=1, routed)           0.000    11.099    R_max[11]_i_866_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.475 r  R_max_reg[11]_i_319/CO[3]
                         net (fo=1, routed)           0.000    11.475    R_max_reg[11]_i_319_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.714 r  R_max_reg[15]_i_306/O[2]
                         net (fo=1, routed)           1.375    13.089    R_max_reg[15]_i_306_n_5
    SLICE_X12Y132        LUT6 (Prop_lut6_I1_O)        0.301    13.390 r  R_max[14]_i_47/O
                         net (fo=1, routed)           0.000    13.390    R_max[14]_i_47_n_0
    SLICE_X12Y132        MUXF7 (Prop_muxf7_I1_O)      0.247    13.637 r  R_max_reg[14]_i_26/O
                         net (fo=1, routed)           0.000    13.637    R_max_reg[14]_i_26_n_0
    SLICE_X12Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    13.735 r  R_max_reg[14]_i_11/O
                         net (fo=1, routed)           1.182    14.917    R_max_reg[14]_i_11_n_0
    SLICE_X30Y123        LUT6 (Prop_lut6_I3_O)        0.319    15.236 r  R_max[14]_i_4/O
                         net (fo=1, routed)           0.564    15.800    R_max[14]_i_4_n_0
    SLICE_X30Y119        LUT5 (Prop_lut5_I2_O)        0.124    15.924 r  R_max[14]_i_2/O
                         net (fo=3, routed)           0.808    16.732    R_temp[14]
    SLICE_X30Y121        LUT4 (Prop_lut4_I0_O)        0.124    16.856 r  max_k[7]_i_9/O
                         net (fo=1, routed)           0.000    16.856    max_k[7]_i_9_n_0
    SLICE_X30Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.232 r  max_k_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.232    max_k_reg[7]_i_3_n_0
    SLICE_X30Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.389 r  max_k_reg[7]_i_2/CO[1]
                         net (fo=2, routed)           0.323    17.713    max_k_reg[7]_i_2_n_2
    SLICE_X30Y123        LUT4 (Prop_lut4_I3_O)        0.332    18.045 r  max_k[7]_i_1/O
                         net (fo=8, routed)           0.475    18.519    max_k
    SLICE_X32Y122        FDCE                                         r  max_k_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.595    14.962    clk_IBUF_BUFG
    SLICE_X32Y122        FDCE                                         r  max_k_reg[2]/C
                         clock pessimism              0.266    15.228    
                         clock uncertainty           -0.035    15.193    
    SLICE_X32Y122        FDCE (Setup_fdce_C_CE)      -0.205    14.988    max_k_reg[2]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -18.519    
  -------------------------------------------------------------------
                         slack                                 -3.531    

Slack (VIOLATED) :        -3.531ns  (required time - arrival time)
  Source:                 x_buffer_reg[86][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_k_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.231ns  (logic 4.903ns (37.057%)  route 8.328ns (62.943%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT4=4 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.742     5.288    clk_IBUF_BUFG
    SLICE_X10Y148        FDCE                                         r  x_buffer_reg[86][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.518     5.806 f  x_buffer_reg[86][4]/Q
                         net (fo=16, routed)          0.968     6.774    x_buffer_reg_n_0_[86][4]
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.150     6.924 r  R_max[7]_i_2857/O
                         net (fo=1, routed)           0.644     7.568    R_max[7]_i_2857_n_0
    SLICE_X11Y145        LUT6 (Prop_lut6_I3_O)        0.355     7.923 r  R_max[7]_i_1894/O
                         net (fo=1, routed)           0.000     7.923    R_max[7]_i_1894_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.321 r  R_max_reg[7]_i_841/CO[3]
                         net (fo=1, routed)           0.000     8.321    R_max_reg[7]_i_841_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.560 r  R_max_reg[15]_i_3428/O[2]
                         net (fo=2, routed)           0.783     9.343    R_max_reg[15]_i_3428_n_5
    SLICE_X11Y143        LUT4 (Prop_lut4_I3_O)        0.302     9.645 f  R_max[11]_i_2013/O
                         net (fo=2, routed)           0.617    10.262    R_max[11]_i_2013_n_0
    SLICE_X10Y144        LUT4 (Prop_lut4_I2_O)        0.124    10.386 r  R_max[11]_i_862/O
                         net (fo=2, routed)           0.590    10.975    R_max[11]_i_862_n_0
    SLICE_X12Y143        LUT5 (Prop_lut5_I0_O)        0.124    11.099 r  R_max[11]_i_866/O
                         net (fo=1, routed)           0.000    11.099    R_max[11]_i_866_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.475 r  R_max_reg[11]_i_319/CO[3]
                         net (fo=1, routed)           0.000    11.475    R_max_reg[11]_i_319_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.714 r  R_max_reg[15]_i_306/O[2]
                         net (fo=1, routed)           1.375    13.089    R_max_reg[15]_i_306_n_5
    SLICE_X12Y132        LUT6 (Prop_lut6_I1_O)        0.301    13.390 r  R_max[14]_i_47/O
                         net (fo=1, routed)           0.000    13.390    R_max[14]_i_47_n_0
    SLICE_X12Y132        MUXF7 (Prop_muxf7_I1_O)      0.247    13.637 r  R_max_reg[14]_i_26/O
                         net (fo=1, routed)           0.000    13.637    R_max_reg[14]_i_26_n_0
    SLICE_X12Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    13.735 r  R_max_reg[14]_i_11/O
                         net (fo=1, routed)           1.182    14.917    R_max_reg[14]_i_11_n_0
    SLICE_X30Y123        LUT6 (Prop_lut6_I3_O)        0.319    15.236 r  R_max[14]_i_4/O
                         net (fo=1, routed)           0.564    15.800    R_max[14]_i_4_n_0
    SLICE_X30Y119        LUT5 (Prop_lut5_I2_O)        0.124    15.924 r  R_max[14]_i_2/O
                         net (fo=3, routed)           0.808    16.732    R_temp[14]
    SLICE_X30Y121        LUT4 (Prop_lut4_I0_O)        0.124    16.856 r  max_k[7]_i_9/O
                         net (fo=1, routed)           0.000    16.856    max_k[7]_i_9_n_0
    SLICE_X30Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.232 r  max_k_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.232    max_k_reg[7]_i_3_n_0
    SLICE_X30Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.389 r  max_k_reg[7]_i_2/CO[1]
                         net (fo=2, routed)           0.323    17.713    max_k_reg[7]_i_2_n_2
    SLICE_X30Y123        LUT4 (Prop_lut4_I3_O)        0.332    18.045 r  max_k[7]_i_1/O
                         net (fo=8, routed)           0.475    18.519    max_k
    SLICE_X32Y122        FDCE                                         r  max_k_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.595    14.962    clk_IBUF_BUFG
    SLICE_X32Y122        FDCE                                         r  max_k_reg[3]/C
                         clock pessimism              0.266    15.228    
                         clock uncertainty           -0.035    15.193    
    SLICE_X32Y122        FDCE (Setup_fdce_C_CE)      -0.205    14.988    max_k_reg[3]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -18.519    
  -------------------------------------------------------------------
                         slack                                 -3.531    

Slack (VIOLATED) :        -3.531ns  (required time - arrival time)
  Source:                 x_buffer_reg[86][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_k_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.231ns  (logic 4.903ns (37.057%)  route 8.328ns (62.943%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT4=4 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.742     5.288    clk_IBUF_BUFG
    SLICE_X10Y148        FDCE                                         r  x_buffer_reg[86][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.518     5.806 f  x_buffer_reg[86][4]/Q
                         net (fo=16, routed)          0.968     6.774    x_buffer_reg_n_0_[86][4]
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.150     6.924 r  R_max[7]_i_2857/O
                         net (fo=1, routed)           0.644     7.568    R_max[7]_i_2857_n_0
    SLICE_X11Y145        LUT6 (Prop_lut6_I3_O)        0.355     7.923 r  R_max[7]_i_1894/O
                         net (fo=1, routed)           0.000     7.923    R_max[7]_i_1894_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.321 r  R_max_reg[7]_i_841/CO[3]
                         net (fo=1, routed)           0.000     8.321    R_max_reg[7]_i_841_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.560 r  R_max_reg[15]_i_3428/O[2]
                         net (fo=2, routed)           0.783     9.343    R_max_reg[15]_i_3428_n_5
    SLICE_X11Y143        LUT4 (Prop_lut4_I3_O)        0.302     9.645 f  R_max[11]_i_2013/O
                         net (fo=2, routed)           0.617    10.262    R_max[11]_i_2013_n_0
    SLICE_X10Y144        LUT4 (Prop_lut4_I2_O)        0.124    10.386 r  R_max[11]_i_862/O
                         net (fo=2, routed)           0.590    10.975    R_max[11]_i_862_n_0
    SLICE_X12Y143        LUT5 (Prop_lut5_I0_O)        0.124    11.099 r  R_max[11]_i_866/O
                         net (fo=1, routed)           0.000    11.099    R_max[11]_i_866_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.475 r  R_max_reg[11]_i_319/CO[3]
                         net (fo=1, routed)           0.000    11.475    R_max_reg[11]_i_319_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.714 r  R_max_reg[15]_i_306/O[2]
                         net (fo=1, routed)           1.375    13.089    R_max_reg[15]_i_306_n_5
    SLICE_X12Y132        LUT6 (Prop_lut6_I1_O)        0.301    13.390 r  R_max[14]_i_47/O
                         net (fo=1, routed)           0.000    13.390    R_max[14]_i_47_n_0
    SLICE_X12Y132        MUXF7 (Prop_muxf7_I1_O)      0.247    13.637 r  R_max_reg[14]_i_26/O
                         net (fo=1, routed)           0.000    13.637    R_max_reg[14]_i_26_n_0
    SLICE_X12Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    13.735 r  R_max_reg[14]_i_11/O
                         net (fo=1, routed)           1.182    14.917    R_max_reg[14]_i_11_n_0
    SLICE_X30Y123        LUT6 (Prop_lut6_I3_O)        0.319    15.236 r  R_max[14]_i_4/O
                         net (fo=1, routed)           0.564    15.800    R_max[14]_i_4_n_0
    SLICE_X30Y119        LUT5 (Prop_lut5_I2_O)        0.124    15.924 r  R_max[14]_i_2/O
                         net (fo=3, routed)           0.808    16.732    R_temp[14]
    SLICE_X30Y121        LUT4 (Prop_lut4_I0_O)        0.124    16.856 r  max_k[7]_i_9/O
                         net (fo=1, routed)           0.000    16.856    max_k[7]_i_9_n_0
    SLICE_X30Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.232 r  max_k_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.232    max_k_reg[7]_i_3_n_0
    SLICE_X30Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.389 r  max_k_reg[7]_i_2/CO[1]
                         net (fo=2, routed)           0.323    17.713    max_k_reg[7]_i_2_n_2
    SLICE_X30Y123        LUT4 (Prop_lut4_I3_O)        0.332    18.045 r  max_k[7]_i_1/O
                         net (fo=8, routed)           0.475    18.519    max_k
    SLICE_X32Y122        FDCE                                         r  max_k_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.595    14.962    clk_IBUF_BUFG
    SLICE_X32Y122        FDCE                                         r  max_k_reg[5]/C
                         clock pessimism              0.266    15.228    
                         clock uncertainty           -0.035    15.193    
    SLICE_X32Y122        FDCE (Setup_fdce_C_CE)      -0.205    14.988    max_k_reg[5]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -18.519    
  -------------------------------------------------------------------
                         slack                                 -3.531    

Slack (VIOLATED) :        -3.518ns  (required time - arrival time)
  Source:                 x_buffer_reg[86][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_max_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.220ns  (logic 4.903ns (37.088%)  route 8.317ns (62.912%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT4=4 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.742     5.288    clk_IBUF_BUFG
    SLICE_X10Y148        FDCE                                         r  x_buffer_reg[86][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.518     5.806 f  x_buffer_reg[86][4]/Q
                         net (fo=16, routed)          0.968     6.774    x_buffer_reg_n_0_[86][4]
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.150     6.924 r  R_max[7]_i_2857/O
                         net (fo=1, routed)           0.644     7.568    R_max[7]_i_2857_n_0
    SLICE_X11Y145        LUT6 (Prop_lut6_I3_O)        0.355     7.923 r  R_max[7]_i_1894/O
                         net (fo=1, routed)           0.000     7.923    R_max[7]_i_1894_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.321 r  R_max_reg[7]_i_841/CO[3]
                         net (fo=1, routed)           0.000     8.321    R_max_reg[7]_i_841_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.560 r  R_max_reg[15]_i_3428/O[2]
                         net (fo=2, routed)           0.783     9.343    R_max_reg[15]_i_3428_n_5
    SLICE_X11Y143        LUT4 (Prop_lut4_I3_O)        0.302     9.645 f  R_max[11]_i_2013/O
                         net (fo=2, routed)           0.617    10.262    R_max[11]_i_2013_n_0
    SLICE_X10Y144        LUT4 (Prop_lut4_I2_O)        0.124    10.386 r  R_max[11]_i_862/O
                         net (fo=2, routed)           0.590    10.975    R_max[11]_i_862_n_0
    SLICE_X12Y143        LUT5 (Prop_lut5_I0_O)        0.124    11.099 r  R_max[11]_i_866/O
                         net (fo=1, routed)           0.000    11.099    R_max[11]_i_866_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.475 r  R_max_reg[11]_i_319/CO[3]
                         net (fo=1, routed)           0.000    11.475    R_max_reg[11]_i_319_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.714 r  R_max_reg[15]_i_306/O[2]
                         net (fo=1, routed)           1.375    13.089    R_max_reg[15]_i_306_n_5
    SLICE_X12Y132        LUT6 (Prop_lut6_I1_O)        0.301    13.390 r  R_max[14]_i_47/O
                         net (fo=1, routed)           0.000    13.390    R_max[14]_i_47_n_0
    SLICE_X12Y132        MUXF7 (Prop_muxf7_I1_O)      0.247    13.637 r  R_max_reg[14]_i_26/O
                         net (fo=1, routed)           0.000    13.637    R_max_reg[14]_i_26_n_0
    SLICE_X12Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    13.735 r  R_max_reg[14]_i_11/O
                         net (fo=1, routed)           1.182    14.917    R_max_reg[14]_i_11_n_0
    SLICE_X30Y123        LUT6 (Prop_lut6_I3_O)        0.319    15.236 r  R_max[14]_i_4/O
                         net (fo=1, routed)           0.564    15.800    R_max[14]_i_4_n_0
    SLICE_X30Y119        LUT5 (Prop_lut5_I2_O)        0.124    15.924 r  R_max[14]_i_2/O
                         net (fo=3, routed)           0.808    16.732    R_temp[14]
    SLICE_X30Y121        LUT4 (Prop_lut4_I0_O)        0.124    16.856 r  max_k[7]_i_9/O
                         net (fo=1, routed)           0.000    16.856    max_k[7]_i_9_n_0
    SLICE_X30Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.232 r  max_k_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.232    max_k_reg[7]_i_3_n_0
    SLICE_X30Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.389 r  max_k_reg[7]_i_2/CO[1]
                         net (fo=2, routed)           0.432    17.821    max_k_reg[7]_i_2_n_2
    SLICE_X33Y121        LUT4 (Prop_lut4_I2_O)        0.332    18.153 r  R_max[15]_i_1/O
                         net (fo=16, routed)          0.356    18.508    R_max[15]_i_1_n_0
    SLICE_X31Y121        FDCE                                         r  R_max_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.597    14.964    clk_IBUF_BUFG
    SLICE_X31Y121        FDCE                                         r  R_max_reg[2]/C
                         clock pessimism              0.266    15.230    
                         clock uncertainty           -0.035    15.195    
    SLICE_X31Y121        FDCE (Setup_fdce_C_CE)      -0.205    14.990    R_max_reg[2]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -18.508    
  -------------------------------------------------------------------
                         slack                                 -3.518    

Slack (VIOLATED) :        -3.518ns  (required time - arrival time)
  Source:                 x_buffer_reg[86][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_max_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.220ns  (logic 4.903ns (37.088%)  route 8.317ns (62.912%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT4=4 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.742     5.288    clk_IBUF_BUFG
    SLICE_X10Y148        FDCE                                         r  x_buffer_reg[86][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.518     5.806 f  x_buffer_reg[86][4]/Q
                         net (fo=16, routed)          0.968     6.774    x_buffer_reg_n_0_[86][4]
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.150     6.924 r  R_max[7]_i_2857/O
                         net (fo=1, routed)           0.644     7.568    R_max[7]_i_2857_n_0
    SLICE_X11Y145        LUT6 (Prop_lut6_I3_O)        0.355     7.923 r  R_max[7]_i_1894/O
                         net (fo=1, routed)           0.000     7.923    R_max[7]_i_1894_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.321 r  R_max_reg[7]_i_841/CO[3]
                         net (fo=1, routed)           0.000     8.321    R_max_reg[7]_i_841_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.560 r  R_max_reg[15]_i_3428/O[2]
                         net (fo=2, routed)           0.783     9.343    R_max_reg[15]_i_3428_n_5
    SLICE_X11Y143        LUT4 (Prop_lut4_I3_O)        0.302     9.645 f  R_max[11]_i_2013/O
                         net (fo=2, routed)           0.617    10.262    R_max[11]_i_2013_n_0
    SLICE_X10Y144        LUT4 (Prop_lut4_I2_O)        0.124    10.386 r  R_max[11]_i_862/O
                         net (fo=2, routed)           0.590    10.975    R_max[11]_i_862_n_0
    SLICE_X12Y143        LUT5 (Prop_lut5_I0_O)        0.124    11.099 r  R_max[11]_i_866/O
                         net (fo=1, routed)           0.000    11.099    R_max[11]_i_866_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.475 r  R_max_reg[11]_i_319/CO[3]
                         net (fo=1, routed)           0.000    11.475    R_max_reg[11]_i_319_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.714 r  R_max_reg[15]_i_306/O[2]
                         net (fo=1, routed)           1.375    13.089    R_max_reg[15]_i_306_n_5
    SLICE_X12Y132        LUT6 (Prop_lut6_I1_O)        0.301    13.390 r  R_max[14]_i_47/O
                         net (fo=1, routed)           0.000    13.390    R_max[14]_i_47_n_0
    SLICE_X12Y132        MUXF7 (Prop_muxf7_I1_O)      0.247    13.637 r  R_max_reg[14]_i_26/O
                         net (fo=1, routed)           0.000    13.637    R_max_reg[14]_i_26_n_0
    SLICE_X12Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    13.735 r  R_max_reg[14]_i_11/O
                         net (fo=1, routed)           1.182    14.917    R_max_reg[14]_i_11_n_0
    SLICE_X30Y123        LUT6 (Prop_lut6_I3_O)        0.319    15.236 r  R_max[14]_i_4/O
                         net (fo=1, routed)           0.564    15.800    R_max[14]_i_4_n_0
    SLICE_X30Y119        LUT5 (Prop_lut5_I2_O)        0.124    15.924 r  R_max[14]_i_2/O
                         net (fo=3, routed)           0.808    16.732    R_temp[14]
    SLICE_X30Y121        LUT4 (Prop_lut4_I0_O)        0.124    16.856 r  max_k[7]_i_9/O
                         net (fo=1, routed)           0.000    16.856    max_k[7]_i_9_n_0
    SLICE_X30Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.232 r  max_k_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.232    max_k_reg[7]_i_3_n_0
    SLICE_X30Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.389 r  max_k_reg[7]_i_2/CO[1]
                         net (fo=2, routed)           0.432    17.821    max_k_reg[7]_i_2_n_2
    SLICE_X33Y121        LUT4 (Prop_lut4_I2_O)        0.332    18.153 r  R_max[15]_i_1/O
                         net (fo=16, routed)          0.356    18.508    R_max[15]_i_1_n_0
    SLICE_X31Y121        FDCE                                         r  R_max_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.597    14.964    clk_IBUF_BUFG
    SLICE_X31Y121        FDCE                                         r  R_max_reg[3]/C
                         clock pessimism              0.266    15.230    
                         clock uncertainty           -0.035    15.195    
    SLICE_X31Y121        FDCE (Setup_fdce_C_CE)      -0.205    14.990    R_max_reg[3]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -18.508    
  -------------------------------------------------------------------
                         slack                                 -3.518    

Slack (VIOLATED) :        -3.518ns  (required time - arrival time)
  Source:                 x_buffer_reg[86][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_max_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.220ns  (logic 4.903ns (37.088%)  route 8.317ns (62.912%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT4=4 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.742     5.288    clk_IBUF_BUFG
    SLICE_X10Y148        FDCE                                         r  x_buffer_reg[86][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.518     5.806 f  x_buffer_reg[86][4]/Q
                         net (fo=16, routed)          0.968     6.774    x_buffer_reg_n_0_[86][4]
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.150     6.924 r  R_max[7]_i_2857/O
                         net (fo=1, routed)           0.644     7.568    R_max[7]_i_2857_n_0
    SLICE_X11Y145        LUT6 (Prop_lut6_I3_O)        0.355     7.923 r  R_max[7]_i_1894/O
                         net (fo=1, routed)           0.000     7.923    R_max[7]_i_1894_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.321 r  R_max_reg[7]_i_841/CO[3]
                         net (fo=1, routed)           0.000     8.321    R_max_reg[7]_i_841_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.560 r  R_max_reg[15]_i_3428/O[2]
                         net (fo=2, routed)           0.783     9.343    R_max_reg[15]_i_3428_n_5
    SLICE_X11Y143        LUT4 (Prop_lut4_I3_O)        0.302     9.645 f  R_max[11]_i_2013/O
                         net (fo=2, routed)           0.617    10.262    R_max[11]_i_2013_n_0
    SLICE_X10Y144        LUT4 (Prop_lut4_I2_O)        0.124    10.386 r  R_max[11]_i_862/O
                         net (fo=2, routed)           0.590    10.975    R_max[11]_i_862_n_0
    SLICE_X12Y143        LUT5 (Prop_lut5_I0_O)        0.124    11.099 r  R_max[11]_i_866/O
                         net (fo=1, routed)           0.000    11.099    R_max[11]_i_866_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.475 r  R_max_reg[11]_i_319/CO[3]
                         net (fo=1, routed)           0.000    11.475    R_max_reg[11]_i_319_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.714 r  R_max_reg[15]_i_306/O[2]
                         net (fo=1, routed)           1.375    13.089    R_max_reg[15]_i_306_n_5
    SLICE_X12Y132        LUT6 (Prop_lut6_I1_O)        0.301    13.390 r  R_max[14]_i_47/O
                         net (fo=1, routed)           0.000    13.390    R_max[14]_i_47_n_0
    SLICE_X12Y132        MUXF7 (Prop_muxf7_I1_O)      0.247    13.637 r  R_max_reg[14]_i_26/O
                         net (fo=1, routed)           0.000    13.637    R_max_reg[14]_i_26_n_0
    SLICE_X12Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    13.735 r  R_max_reg[14]_i_11/O
                         net (fo=1, routed)           1.182    14.917    R_max_reg[14]_i_11_n_0
    SLICE_X30Y123        LUT6 (Prop_lut6_I3_O)        0.319    15.236 r  R_max[14]_i_4/O
                         net (fo=1, routed)           0.564    15.800    R_max[14]_i_4_n_0
    SLICE_X30Y119        LUT5 (Prop_lut5_I2_O)        0.124    15.924 r  R_max[14]_i_2/O
                         net (fo=3, routed)           0.808    16.732    R_temp[14]
    SLICE_X30Y121        LUT4 (Prop_lut4_I0_O)        0.124    16.856 r  max_k[7]_i_9/O
                         net (fo=1, routed)           0.000    16.856    max_k[7]_i_9_n_0
    SLICE_X30Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.232 r  max_k_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.232    max_k_reg[7]_i_3_n_0
    SLICE_X30Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.389 r  max_k_reg[7]_i_2/CO[1]
                         net (fo=2, routed)           0.432    17.821    max_k_reg[7]_i_2_n_2
    SLICE_X33Y121        LUT4 (Prop_lut4_I2_O)        0.332    18.153 r  R_max[15]_i_1/O
                         net (fo=16, routed)          0.356    18.508    R_max[15]_i_1_n_0
    SLICE_X31Y121        FDCE                                         r  R_max_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.597    14.964    clk_IBUF_BUFG
    SLICE_X31Y121        FDCE                                         r  R_max_reg[8]/C
                         clock pessimism              0.266    15.230    
                         clock uncertainty           -0.035    15.195    
    SLICE_X31Y121        FDCE (Setup_fdce_C_CE)      -0.205    14.990    R_max_reg[8]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -18.508    
  -------------------------------------------------------------------
                         slack                                 -3.518    

Slack (VIOLATED) :        -3.517ns  (required time - arrival time)
  Source:                 x_buffer_reg[86][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_max_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.219ns  (logic 4.903ns (37.090%)  route 8.316ns (62.910%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT4=4 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 14.965 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.742     5.288    clk_IBUF_BUFG
    SLICE_X10Y148        FDCE                                         r  x_buffer_reg[86][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.518     5.806 f  x_buffer_reg[86][4]/Q
                         net (fo=16, routed)          0.968     6.774    x_buffer_reg_n_0_[86][4]
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.150     6.924 r  R_max[7]_i_2857/O
                         net (fo=1, routed)           0.644     7.568    R_max[7]_i_2857_n_0
    SLICE_X11Y145        LUT6 (Prop_lut6_I3_O)        0.355     7.923 r  R_max[7]_i_1894/O
                         net (fo=1, routed)           0.000     7.923    R_max[7]_i_1894_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.321 r  R_max_reg[7]_i_841/CO[3]
                         net (fo=1, routed)           0.000     8.321    R_max_reg[7]_i_841_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.560 r  R_max_reg[15]_i_3428/O[2]
                         net (fo=2, routed)           0.783     9.343    R_max_reg[15]_i_3428_n_5
    SLICE_X11Y143        LUT4 (Prop_lut4_I3_O)        0.302     9.645 f  R_max[11]_i_2013/O
                         net (fo=2, routed)           0.617    10.262    R_max[11]_i_2013_n_0
    SLICE_X10Y144        LUT4 (Prop_lut4_I2_O)        0.124    10.386 r  R_max[11]_i_862/O
                         net (fo=2, routed)           0.590    10.975    R_max[11]_i_862_n_0
    SLICE_X12Y143        LUT5 (Prop_lut5_I0_O)        0.124    11.099 r  R_max[11]_i_866/O
                         net (fo=1, routed)           0.000    11.099    R_max[11]_i_866_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.475 r  R_max_reg[11]_i_319/CO[3]
                         net (fo=1, routed)           0.000    11.475    R_max_reg[11]_i_319_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.714 r  R_max_reg[15]_i_306/O[2]
                         net (fo=1, routed)           1.375    13.089    R_max_reg[15]_i_306_n_5
    SLICE_X12Y132        LUT6 (Prop_lut6_I1_O)        0.301    13.390 r  R_max[14]_i_47/O
                         net (fo=1, routed)           0.000    13.390    R_max[14]_i_47_n_0
    SLICE_X12Y132        MUXF7 (Prop_muxf7_I1_O)      0.247    13.637 r  R_max_reg[14]_i_26/O
                         net (fo=1, routed)           0.000    13.637    R_max_reg[14]_i_26_n_0
    SLICE_X12Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    13.735 r  R_max_reg[14]_i_11/O
                         net (fo=1, routed)           1.182    14.917    R_max_reg[14]_i_11_n_0
    SLICE_X30Y123        LUT6 (Prop_lut6_I3_O)        0.319    15.236 r  R_max[14]_i_4/O
                         net (fo=1, routed)           0.564    15.800    R_max[14]_i_4_n_0
    SLICE_X30Y119        LUT5 (Prop_lut5_I2_O)        0.124    15.924 r  R_max[14]_i_2/O
                         net (fo=3, routed)           0.808    16.732    R_temp[14]
    SLICE_X30Y121        LUT4 (Prop_lut4_I0_O)        0.124    16.856 r  max_k[7]_i_9/O
                         net (fo=1, routed)           0.000    16.856    max_k[7]_i_9_n_0
    SLICE_X30Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.232 r  max_k_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.232    max_k_reg[7]_i_3_n_0
    SLICE_X30Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.389 r  max_k_reg[7]_i_2/CO[1]
                         net (fo=2, routed)           0.432    17.821    max_k_reg[7]_i_2_n_2
    SLICE_X33Y121        LUT4 (Prop_lut4_I2_O)        0.332    18.153 r  R_max[15]_i_1/O
                         net (fo=16, routed)          0.355    18.507    R_max[15]_i_1_n_0
    SLICE_X32Y120        FDCE                                         r  R_max_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.598    14.965    clk_IBUF_BUFG
    SLICE_X32Y120        FDCE                                         r  R_max_reg[10]/C
                         clock pessimism              0.266    15.231    
                         clock uncertainty           -0.035    15.196    
    SLICE_X32Y120        FDCE (Setup_fdce_C_CE)      -0.205    14.991    R_max_reg[10]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -18.507    
  -------------------------------------------------------------------
                         slack                                 -3.517    

Slack (VIOLATED) :        -3.517ns  (required time - arrival time)
  Source:                 x_buffer_reg[86][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_max_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.219ns  (logic 4.903ns (37.090%)  route 8.316ns (62.910%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT4=4 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 14.965 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.742     5.288    clk_IBUF_BUFG
    SLICE_X10Y148        FDCE                                         r  x_buffer_reg[86][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.518     5.806 f  x_buffer_reg[86][4]/Q
                         net (fo=16, routed)          0.968     6.774    x_buffer_reg_n_0_[86][4]
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.150     6.924 r  R_max[7]_i_2857/O
                         net (fo=1, routed)           0.644     7.568    R_max[7]_i_2857_n_0
    SLICE_X11Y145        LUT6 (Prop_lut6_I3_O)        0.355     7.923 r  R_max[7]_i_1894/O
                         net (fo=1, routed)           0.000     7.923    R_max[7]_i_1894_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.321 r  R_max_reg[7]_i_841/CO[3]
                         net (fo=1, routed)           0.000     8.321    R_max_reg[7]_i_841_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.560 r  R_max_reg[15]_i_3428/O[2]
                         net (fo=2, routed)           0.783     9.343    R_max_reg[15]_i_3428_n_5
    SLICE_X11Y143        LUT4 (Prop_lut4_I3_O)        0.302     9.645 f  R_max[11]_i_2013/O
                         net (fo=2, routed)           0.617    10.262    R_max[11]_i_2013_n_0
    SLICE_X10Y144        LUT4 (Prop_lut4_I2_O)        0.124    10.386 r  R_max[11]_i_862/O
                         net (fo=2, routed)           0.590    10.975    R_max[11]_i_862_n_0
    SLICE_X12Y143        LUT5 (Prop_lut5_I0_O)        0.124    11.099 r  R_max[11]_i_866/O
                         net (fo=1, routed)           0.000    11.099    R_max[11]_i_866_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.475 r  R_max_reg[11]_i_319/CO[3]
                         net (fo=1, routed)           0.000    11.475    R_max_reg[11]_i_319_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.714 r  R_max_reg[15]_i_306/O[2]
                         net (fo=1, routed)           1.375    13.089    R_max_reg[15]_i_306_n_5
    SLICE_X12Y132        LUT6 (Prop_lut6_I1_O)        0.301    13.390 r  R_max[14]_i_47/O
                         net (fo=1, routed)           0.000    13.390    R_max[14]_i_47_n_0
    SLICE_X12Y132        MUXF7 (Prop_muxf7_I1_O)      0.247    13.637 r  R_max_reg[14]_i_26/O
                         net (fo=1, routed)           0.000    13.637    R_max_reg[14]_i_26_n_0
    SLICE_X12Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    13.735 r  R_max_reg[14]_i_11/O
                         net (fo=1, routed)           1.182    14.917    R_max_reg[14]_i_11_n_0
    SLICE_X30Y123        LUT6 (Prop_lut6_I3_O)        0.319    15.236 r  R_max[14]_i_4/O
                         net (fo=1, routed)           0.564    15.800    R_max[14]_i_4_n_0
    SLICE_X30Y119        LUT5 (Prop_lut5_I2_O)        0.124    15.924 r  R_max[14]_i_2/O
                         net (fo=3, routed)           0.808    16.732    R_temp[14]
    SLICE_X30Y121        LUT4 (Prop_lut4_I0_O)        0.124    16.856 r  max_k[7]_i_9/O
                         net (fo=1, routed)           0.000    16.856    max_k[7]_i_9_n_0
    SLICE_X30Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.232 r  max_k_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.232    max_k_reg[7]_i_3_n_0
    SLICE_X30Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.389 r  max_k_reg[7]_i_2/CO[1]
                         net (fo=2, routed)           0.432    17.821    max_k_reg[7]_i_2_n_2
    SLICE_X33Y121        LUT4 (Prop_lut4_I2_O)        0.332    18.153 r  R_max[15]_i_1/O
                         net (fo=16, routed)          0.355    18.507    R_max[15]_i_1_n_0
    SLICE_X32Y120        FDCE                                         r  R_max_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.598    14.965    clk_IBUF_BUFG
    SLICE_X32Y120        FDCE                                         r  R_max_reg[11]/C
                         clock pessimism              0.266    15.231    
                         clock uncertainty           -0.035    15.196    
    SLICE_X32Y120        FDCE (Setup_fdce_C_CE)      -0.205    14.991    R_max_reg[11]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -18.507    
  -------------------------------------------------------------------
                         slack                                 -3.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 calc_cnt_reg[1]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.839%)  route 0.281ns (60.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.645     1.551    clk_IBUF_BUFG
    SLICE_X49Y103        FDCE                                         r  calc_cnt_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDCE (Prop_fdce_C_Q)         0.141     1.692 r  calc_cnt_reg[1]_rep__4/Q
                         net (fo=104, routed)         0.281     1.973    calc_cnt_reg[1]_rep__4_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I2_O)        0.045     2.018 r  calc_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.018    calc_cnt[4]_i_1_n_0
    SLICE_X49Y99         FDCE                                         r  calc_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.834     1.986    clk_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  calc_cnt_reg[4]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X49Y99         FDCE (Hold_fdce_C_D)         0.091     1.827    calc_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 calc_cnt_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_cnt_reg[0]_rep__3/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.207ns (29.788%)  route 0.488ns (70.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.564     1.470    clk_IBUF_BUFG
    SLICE_X50Y94         FDCE                                         r  calc_cnt_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.164     1.634 f  calc_cnt_reg[0]_rep__2/Q
                         net (fo=11, routed)          0.488     2.122    calc_cnt_reg[0]_rep__2_n_0
    SLICE_X50Y106        LUT2 (Prop_lut2_I0_O)        0.043     2.165 r  calc_cnt[0]_rep__3_i_1/O
                         net (fo=1, routed)           0.000     2.165    calc_cnt[0]_rep__3_i_1_n_0
    SLICE_X50Y106        FDCE                                         r  calc_cnt_reg[0]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.919     2.071    clk_IBUF_BUFG
    SLICE_X50Y106        FDCE                                         r  calc_cnt_reg[0]_rep__3/C
                         clock pessimism             -0.250     1.820    
    SLICE_X50Y106        FDCE (Hold_fdce_C_D)         0.133     1.953    calc_cnt_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/seg7_temp_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.989%)  route 0.180ns (56.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.634     1.540    clk_IBUF_BUFG
    SLICE_X55Y126        FDCE                                         r  d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y126        FDCE (Prop_fdce_C_Q)         0.141     1.681 r  d_reg[0]/Q
                         net (fo=3, routed)           0.180     1.861    display/Q[0]
    SLICE_X57Y126        FDCE                                         r  display/seg7_temp_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.904     2.056    display/clk_IBUF_BUFG
    SLICE_X57Y126        FDCE                                         r  display/seg7_temp_reg[0][0]/C
                         clock pessimism             -0.483     1.572    
    SLICE_X57Y126        FDCE (Hold_fdce_C_D)         0.075     1.647    display/seg7_temp_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 display/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.637     1.543    display/clk_IBUF_BUFG
    SLICE_X57Y129        FDCE                                         r  display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y129        FDCE (Prop_fdce_C_Q)         0.141     1.684 r  display/count_reg[0]/Q
                         net (fo=4, routed)           0.167     1.852    display/count[0]
    SLICE_X57Y129        LUT4 (Prop_lut4_I0_O)        0.042     1.894 r  display/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.894    display/count[1]_i_1_n_0
    SLICE_X57Y129        FDCE                                         r  display/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.908     2.060    display/clk_IBUF_BUFG
    SLICE_X57Y129        FDCE                                         r  display/count_reg[1]/C
                         clock pessimism             -0.516     1.543    
    SLICE_X57Y129        FDCE (Hold_fdce_C_D)         0.107     1.650    display/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 display/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.637     1.543    display/clk_IBUF_BUFG
    SLICE_X57Y129        FDCE                                         r  display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y129        FDCE (Prop_fdce_C_Q)         0.141     1.684 r  display/count_reg[0]/Q
                         net (fo=4, routed)           0.169     1.854    display/count[0]
    SLICE_X57Y129        LUT4 (Prop_lut4_I0_O)        0.043     1.897 r  display/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.897    display/count[3]_i_1_n_0
    SLICE_X57Y129        FDCE                                         r  display/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.908     2.060    display/clk_IBUF_BUFG
    SLICE_X57Y129        FDCE                                         r  display/count_reg[3]/C
                         clock pessimism             -0.516     1.543    
    SLICE_X57Y129        FDCE (Hold_fdce_C_D)         0.107     1.650    display/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 display/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.637     1.543    display/clk_IBUF_BUFG
    SLICE_X57Y129        FDCE                                         r  display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y129        FDCE (Prop_fdce_C_Q)         0.141     1.684 f  display/count_reg[0]/Q
                         net (fo=4, routed)           0.167     1.852    display/count[0]
    SLICE_X57Y129        LUT4 (Prop_lut4_I3_O)        0.045     1.897 r  display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    display/count[0]_i_1_n_0
    SLICE_X57Y129        FDCE                                         r  display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.908     2.060    display/clk_IBUF_BUFG
    SLICE_X57Y129        FDCE                                         r  display/count_reg[0]/C
                         clock pessimism             -0.516     1.543    
    SLICE_X57Y129        FDCE (Hold_fdce_C_D)         0.091     1.634    display/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.637     1.543    display/clk_IBUF_BUFG
    SLICE_X57Y129        FDCE                                         r  display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y129        FDCE (Prop_fdce_C_Q)         0.141     1.684 r  display/count_reg[0]/Q
                         net (fo=4, routed)           0.169     1.854    display/count[0]
    SLICE_X57Y129        LUT4 (Prop_lut4_I0_O)        0.045     1.899 r  display/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.899    display/count[2]_i_1_n_0
    SLICE_X57Y129        FDCE                                         r  display/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.908     2.060    display/clk_IBUF_BUFG
    SLICE_X57Y129        FDCE                                         r  display/count_reg[2]/C
                         clock pessimism             -0.516     1.543    
    SLICE_X57Y129        FDCE (Hold_fdce_C_D)         0.092     1.635    display/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 calc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.207ns (52.009%)  route 0.191ns (47.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.645     1.551    clk_IBUF_BUFG
    SLICE_X50Y106        FDCE                                         r  calc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDCE (Prop_fdce_C_Q)         0.164     1.715 r  calc_cnt_reg[6]/Q
                         net (fo=21, routed)          0.191     1.906    calc_cnt_reg[6]
    SLICE_X50Y106        LUT4 (Prop_lut4_I1_O)        0.043     1.949 r  calc_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     1.949    calc_cnt[7]_i_2_n_0
    SLICE_X50Y106        FDCE                                         r  calc_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.919     2.071    clk_IBUF_BUFG
    SLICE_X50Y106        FDCE                                         r  calc_cnt_reg[7]/C
                         clock pessimism             -0.519     1.551    
    SLICE_X50Y106        FDCE (Hold_fdce_C_D)         0.131     1.682    calc_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.562     1.468    clk_IBUF_BUFG
    SLICE_X53Y89         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  cnt_reg[2]/Q
                         net (fo=73, routed)          0.192     1.801    cnt_reg[2]
    SLICE_X53Y89         LUT5 (Prop_lut5_I1_O)        0.042     1.843 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.843    cnt[3]_i_1_n_0
    SLICE_X53Y89         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.832     1.984    clk_IBUF_BUFG
    SLICE_X53Y89         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.516     1.468    
    SLICE_X53Y89         FDCE (Hold_fdce_C_D)         0.107     1.575    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.630%)  route 0.181ns (49.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.642     1.548    clk_IBUF_BUFG
    SLICE_X57Y115        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  state_reg[1]/Q
                         net (fo=12, routed)          0.181     1.871    state_reg_n_0_[1]
    SLICE_X57Y115        LUT4 (Prop_lut4_I0_O)        0.045     1.916 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.916    state[1]_i_1_n_0
    SLICE_X57Y115        FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.913     2.065    clk_IBUF_BUFG
    SLICE_X57Y115        FDCE                                         r  state_reg[1]/C
                         clock pessimism             -0.516     1.548    
    SLICE_X57Y115        FDCE (Hold_fdce_C_D)         0.091     1.639    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y121  R_max_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y120  R_max_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y120  R_max_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y121  R_max_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y120  R_max_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y121  R_max_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y120  R_max_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y121  R_max_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y121  R_max_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y121  R_max_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y121  R_max_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y120  R_max_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y120  R_max_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y120  R_max_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y120  R_max_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y121  R_max_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y121  R_max_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y120  R_max_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y120  R_max_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y121  R_max_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y121  R_max_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y120  R_max_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y120  R_max_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y120  R_max_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y120  R_max_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y121  R_max_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y121  R_max_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y120  R_max_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y120  R_max_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display/seg7_count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.543ns  (logic 1.463ns (13.877%)  route 9.080ns (86.123%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=2519, routed)        9.080    10.543    display/rst_IBUF
    SLICE_X57Y127        FDCE                                         f  display/seg7_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display/seg7_count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.543ns  (logic 1.463ns (13.877%)  route 9.080ns (86.123%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=2519, routed)        9.080    10.543    display/rst_IBUF
    SLICE_X56Y127        FDCE                                         f  display/seg7_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display/seg7_sel_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.543ns  (logic 1.463ns (13.877%)  route 9.080ns (86.123%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=2519, routed)        9.080    10.543    display/rst_IBUF
    SLICE_X57Y127        FDCE                                         f  display/seg7_sel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display/seg7_sel_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.543ns  (logic 1.463ns (13.877%)  route 9.080ns (86.123%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=2519, routed)        9.080    10.543    display/rst_IBUF
    SLICE_X57Y127        FDCE                                         f  display/seg7_sel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display/seg7_sel_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.543ns  (logic 1.463ns (13.877%)  route 9.080ns (86.123%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=2519, routed)        9.080    10.543    display/rst_IBUF
    SLICE_X57Y127        FDCE                                         f  display/seg7_sel_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display/seg7_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.232ns  (logic 1.463ns (14.299%)  route 8.769ns (85.701%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=2519, routed)        8.769    10.232    display/rst_IBUF
    SLICE_X57Y125        FDCE                                         f  display/seg7_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display/seg7_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.232ns  (logic 1.463ns (14.299%)  route 8.769ns (85.701%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=2519, routed)        8.769    10.232    display/rst_IBUF
    SLICE_X57Y125        FDCE                                         f  display/seg7_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display/seg7_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.232ns  (logic 1.463ns (14.299%)  route 8.769ns (85.701%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=2519, routed)        8.769    10.232    display/rst_IBUF
    SLICE_X57Y125        FDCE                                         f  display/seg7_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display/seg7_sel_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.232ns  (logic 1.463ns (14.299%)  route 8.769ns (85.701%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=2519, routed)        8.769    10.232    display/rst_IBUF
    SLICE_X57Y125        FDCE                                         f  display/seg7_sel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display/seg7_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.055ns  (logic 1.463ns (14.550%)  route 8.592ns (85.450%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=2519, routed)        8.592    10.055    display/rst_IBUF
    SLICE_X57Y124        FDCE                                         f  display/seg7_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/seg7_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/seg7_sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.213ns (62.351%)  route 0.129ns (37.649%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y127        FDCE                         0.000     0.000 r  display/seg7_count_reg[1]/C
    SLICE_X56Y127        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  display/seg7_count_reg[1]/Q
                         net (fo=11, routed)          0.129     0.293    display/seg7_count[1]
    SLICE_X57Y127        LUT2 (Prop_lut2_I1_O)        0.049     0.342 r  display/seg7_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    display/seg7_sel[0]_i_1_n_0
    SLICE_X57Y127        FDCE                                         r  display/seg7_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg7_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/seg7_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.186ns (42.346%)  route 0.253ns (57.654%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y127        FDCE                         0.000     0.000 r  display/seg7_count_reg[0]/C
    SLICE_X57Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  display/seg7_count_reg[0]/Q
                         net (fo=12, routed)          0.253     0.394    display/seg7_count[0]
    SLICE_X57Y127        LUT1 (Prop_lut1_I0_O)        0.045     0.439 r  display/seg7_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.439    display/p_1_in[0]
    SLICE_X57Y127        FDCE                                         r  display/seg7_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg7_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/seg7_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.254ns (46.739%)  route 0.289ns (53.261%))
  Logic Levels:           3  (FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y127        FDCE                         0.000     0.000 r  display/seg7_count_reg[1]/C
    SLICE_X56Y127        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  display/seg7_count_reg[1]/Q
                         net (fo=11, routed)          0.128     0.292    display/seg7_count[1]
    SLICE_X57Y127        LUT4 (Prop_lut4_I3_O)        0.045     0.337 r  display/seg7[6]_i_4/O
                         net (fo=7, routed)           0.162     0.498    display/sel0[2]
    SLICE_X57Y125        LUT4 (Prop_lut4_I2_O)        0.045     0.543 r  display/seg7[2]_i_1/O
                         net (fo=1, routed)           0.000     0.543    display/seg7[2]_i_1_n_0
    SLICE_X57Y125        FDCE                                         r  display/seg7_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg7_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/seg7_sel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.212ns (37.575%)  route 0.352ns (62.425%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y127        FDCE                         0.000     0.000 r  display/seg7_count_reg[1]/C
    SLICE_X56Y127        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  display/seg7_count_reg[1]/Q
                         net (fo=11, routed)          0.128     0.292    display/seg7_count[1]
    SLICE_X57Y127        LUT2 (Prop_lut2_I1_O)        0.048     0.340 r  display/seg7_sel[3]_i_1/O
                         net (fo=1, routed)           0.225     0.564    display/seg7_sel[3]_i_1_n_0
    SLICE_X57Y127        FDCE                                         r  display/seg7_sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg7_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/seg7_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.595ns  (logic 0.254ns (42.657%)  route 0.341ns (57.343%))
  Logic Levels:           3  (FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y127        FDCE                         0.000     0.000 r  display/seg7_count_reg[1]/C
    SLICE_X56Y127        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  display/seg7_count_reg[1]/Q
                         net (fo=11, routed)          0.128     0.292    display/seg7_count[1]
    SLICE_X57Y127        LUT4 (Prop_lut4_I3_O)        0.045     0.337 r  display/seg7[6]_i_4/O
                         net (fo=7, routed)           0.214     0.550    display/sel0[2]
    SLICE_X57Y125        LUT4 (Prop_lut4_I3_O)        0.045     0.595 r  display/seg7[5]_i_1/O
                         net (fo=1, routed)           0.000     0.595    display/seg7[5]_i_1_n_0
    SLICE_X57Y125        FDCE                                         r  display/seg7_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg7_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/seg7_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.255ns (42.753%)  route 0.341ns (57.247%))
  Logic Levels:           3  (FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y127        FDCE                         0.000     0.000 r  display/seg7_count_reg[1]/C
    SLICE_X56Y127        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  display/seg7_count_reg[1]/Q
                         net (fo=11, routed)          0.128     0.292    display/seg7_count[1]
    SLICE_X57Y127        LUT4 (Prop_lut4_I3_O)        0.045     0.337 r  display/seg7[6]_i_4/O
                         net (fo=7, routed)           0.214     0.550    display/sel0[2]
    SLICE_X57Y125        LUT4 (Prop_lut4_I2_O)        0.046     0.596 r  display/seg7[6]_i_1/O
                         net (fo=1, routed)           0.000     0.596    display/seg7[6]_i_1_n_0
    SLICE_X57Y125        FDCE                                         r  display/seg7_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg7_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/seg7_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.654ns  (logic 0.186ns (28.422%)  route 0.468ns (71.578%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y127        FDCE                         0.000     0.000 r  display/seg7_count_reg[0]/C
    SLICE_X57Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/seg7_count_reg[0]/Q
                         net (fo=12, routed)          0.242     0.383    display/seg7_count[0]
    SLICE_X57Y127        LUT2 (Prop_lut2_I1_O)        0.045     0.428 r  display/seg7_count[1]_i_1/O
                         net (fo=1, routed)           0.226     0.654    display/p_1_in[1]
    SLICE_X56Y127        FDCE                                         r  display/seg7_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg7_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/seg7_sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.212ns (31.391%)  route 0.463ns (68.609%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y127        FDCE                         0.000     0.000 r  display/seg7_count_reg[1]/C
    SLICE_X56Y127        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  display/seg7_count_reg[1]/Q
                         net (fo=11, routed)          0.261     0.425    display/seg7_count[1]
    SLICE_X57Y128        LUT2 (Prop_lut2_I0_O)        0.048     0.473 r  display/seg7_sel[2]_i_1/O
                         net (fo=1, routed)           0.202     0.675    display/seg7_sel[2]_i_1_n_0
    SLICE_X57Y127        FDCE                                         r  display/seg7_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg7_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/seg7_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.704ns  (logic 0.251ns (35.666%)  route 0.453ns (64.334%))
  Logic Levels:           3  (FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y127        FDCE                         0.000     0.000 r  display/seg7_count_reg[1]/C
    SLICE_X56Y127        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  display/seg7_count_reg[1]/Q
                         net (fo=11, routed)          0.128     0.292    display/seg7_count[1]
    SLICE_X57Y127        LUT4 (Prop_lut4_I3_O)        0.045     0.337 f  display/seg7[6]_i_4/O
                         net (fo=7, routed)           0.325     0.662    display/sel0[2]
    SLICE_X57Y124        LUT4 (Prop_lut4_I2_O)        0.042     0.704 r  display/seg7[1]_i_1/O
                         net (fo=1, routed)           0.000     0.704    display/seg7[1]_i_1_n_0
    SLICE_X57Y124        FDCE                                         r  display/seg7_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg7_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/seg7_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.254ns (35.940%)  route 0.453ns (64.060%))
  Logic Levels:           3  (FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y127        FDCE                         0.000     0.000 r  display/seg7_count_reg[1]/C
    SLICE_X56Y127        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  display/seg7_count_reg[1]/Q
                         net (fo=11, routed)          0.128     0.292    display/seg7_count[1]
    SLICE_X57Y127        LUT4 (Prop_lut4_I3_O)        0.045     0.337 r  display/seg7[6]_i_4/O
                         net (fo=7, routed)           0.325     0.662    display/sel0[2]
    SLICE_X57Y124        LUT4 (Prop_lut4_I3_O)        0.045     0.707 r  display/seg7[0]_i_1/O
                         net (fo=1, routed)           0.000     0.707    display/seg7[0]_i_1_n_0
    SLICE_X57Y124        FDCE                                         r  display/seg7_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.264ns  (logic 4.042ns (48.910%)  route 4.222ns (51.090%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.731     5.277    clk_IBUF_BUFG
    SLICE_X56Y116        FDCE                                         r  d_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDCE (Prop_fdce_C_Q)         0.518     5.795 r  d_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.222    10.018    d_reg[2]_lopt_replica_1
    K2                   OBUF (Prop_obuf_I_O)         3.524    13.542 r  d_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.542    d[2]
    K2                                                                r  d[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.064ns  (logic 4.044ns (50.145%)  route 4.020ns (49.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.731     5.277    clk_IBUF_BUFG
    SLICE_X56Y116        FDCE                                         r  d_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDCE (Prop_fdce_C_Q)         0.518     5.795 r  d_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.020     9.816    d_reg[1]_lopt_replica_1
    K1                   OBUF (Prop_obuf_I_O)         3.526    13.341 r  d_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.341    d[1]
    K1                                                                r  d[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.044ns  (logic 4.046ns (50.302%)  route 3.998ns (49.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.733     5.279    clk_IBUF_BUFG
    SLICE_X52Y113        FDCE                                         r  d_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.518     5.797 r  d_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.998     9.795    d_reg[6]_lopt_replica_1
    J4                   OBUF (Prop_obuf_I_O)         3.528    13.324 r  d_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.324    d[6]
    J4                                                                r  d[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.046ns  (logic 4.048ns (50.314%)  route 3.998ns (49.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.730     5.276    clk_IBUF_BUFG
    SLICE_X54Y116        FDCE                                         r  d_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDCE (Prop_fdce_C_Q)         0.518     5.794 r  d_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.998     9.792    d_reg[5]_lopt_replica_1
    H4                   OBUF (Prop_obuf_I_O)         3.530    13.322 r  d_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.322    d[5]
    H4                                                                r  d[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.921ns  (logic 4.059ns (51.248%)  route 3.862ns (48.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.733     5.279    clk_IBUF_BUFG
    SLICE_X52Y113        FDCE                                         r  d_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.518     5.797 r  d_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.862     9.659    d_reg[7]_lopt_replica_1
    G3                   OBUF (Prop_obuf_I_O)         3.541    13.200 r  d_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.200    d[7]
    G3                                                                r  d[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.674ns  (logic 3.976ns (51.814%)  route 3.698ns (48.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.726     5.272    clk_IBUF_BUFG
    SLICE_X55Y119        FDCE                                         r  d_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDCE (Prop_fdce_C_Q)         0.456     5.728 r  d_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.698     9.426    d_reg[4]_lopt_replica_1
    J3                   OBUF (Prop_obuf_I_O)         3.520    12.946 r  d_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.946    d[4]
    J3                                                                r  d[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.640ns  (logic 4.036ns (52.829%)  route 3.604ns (47.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.722     5.268    clk_IBUF_BUFG
    SLICE_X56Y122        FDCE                                         r  d_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y122        FDCE (Prop_fdce_C_Q)         0.518     5.786 r  d_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.604     9.390    d_reg[3]_lopt_replica_1
    J2                   OBUF (Prop_obuf_I_O)         3.518    12.908 r  d_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.908    d[3]
    J2                                                                r  d[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.626ns  (logic 4.040ns (52.980%)  route 3.586ns (47.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.731     5.277    clk_IBUF_BUFG
    SLICE_X56Y116        FDCE                                         r  d_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDCE (Prop_fdce_C_Q)         0.518     5.795 r  d_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.586     9.381    d_reg[0]_lopt_replica_1
    H6                   OBUF (Prop_obuf_I_O)         3.522    12.903 r  d_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.903    d[0]
    H6                                                                r  d[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.932ns  (logic 3.981ns (57.436%)  route 2.950ns (42.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.622     5.168    clk_IBUF_BUFG
    SLICE_X59Y88         FDCE                                         r  valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.456     5.624 r  valid_reg/Q
                         net (fo=1, routed)           2.950     8.574    valid_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.525    12.100 r  valid_OBUF_inst/O
                         net (fo=0)                   0.000    12.100    valid
    H5                                                                r  valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.917ns  (logic 3.963ns (57.298%)  route 2.954ns (42.702%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.622     5.168    clk_IBUF_BUFG
    SLICE_X59Y88         FDCE                                         r  busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.456     5.624 r  busy_reg/Q
                         net (fo=1, routed)           2.954     8.578    busy_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.507    12.085 r  busy_OBUF_inst/O
                         net (fo=0)                   0.000    12.085    busy
    J5                                                                r  busy (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/seg7_temp_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/seg7_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.271ns (49.887%)  route 0.272ns (50.113%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.636     1.542    display/clk_IBUF_BUFG
    SLICE_X57Y128        FDCE                                         r  display/seg7_temp_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDCE (Prop_fdce_C_Q)         0.128     1.670 f  display/seg7_temp_reg[2][1]/Q
                         net (fo=1, routed)           0.086     1.757    display/seg7_temp_reg[2]_0[1]
    SLICE_X57Y128        LUT5 (Prop_lut5_I2_O)        0.098     1.855 f  display/seg7[6]_i_3/O
                         net (fo=7, routed)           0.186     2.041    display/sel0[1]
    SLICE_X57Y125        LUT4 (Prop_lut4_I3_O)        0.045     2.086 r  display/seg7[2]_i_1/O
                         net (fo=1, routed)           0.000     2.086    display/seg7[2]_i_1_n_0
    SLICE_X57Y125        FDCE                                         r  display/seg7_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg7_temp_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/seg7_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.657ns  (logic 0.231ns (35.160%)  route 0.426ns (64.840%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.634     1.540    display/clk_IBUF_BUFG
    SLICE_X57Y126        FDCE                                         r  display/seg7_temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDCE (Prop_fdce_C_Q)         0.141     1.681 r  display/seg7_temp_reg[0][2]/Q
                         net (fo=1, routed)           0.212     1.894    display/seg7_temp_reg[0]_2[2]
    SLICE_X57Y127        LUT4 (Prop_lut4_I1_O)        0.045     1.939 r  display/seg7[6]_i_4/O
                         net (fo=7, routed)           0.214     2.152    display/sel0[2]
    SLICE_X57Y125        LUT4 (Prop_lut4_I3_O)        0.045     2.197 r  display/seg7[5]_i_1/O
                         net (fo=1, routed)           0.000     2.197    display/seg7[5]_i_1_n_0
    SLICE_X57Y125        FDCE                                         r  display/seg7_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg7_temp_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/seg7_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.658ns  (logic 0.232ns (35.258%)  route 0.426ns (64.742%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.634     1.540    display/clk_IBUF_BUFG
    SLICE_X57Y126        FDCE                                         r  display/seg7_temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDCE (Prop_fdce_C_Q)         0.141     1.681 r  display/seg7_temp_reg[0][2]/Q
                         net (fo=1, routed)           0.212     1.894    display/seg7_temp_reg[0]_2[2]
    SLICE_X57Y127        LUT4 (Prop_lut4_I1_O)        0.045     1.939 r  display/seg7[6]_i_4/O
                         net (fo=7, routed)           0.214     2.152    display/sel0[2]
    SLICE_X57Y125        LUT4 (Prop_lut4_I2_O)        0.046     2.198 r  display/seg7[6]_i_1/O
                         net (fo=1, routed)           0.000     2.198    display/seg7[6]_i_1_n_0
    SLICE_X57Y125        FDCE                                         r  display/seg7_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg7_temp_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/seg7_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.751ns  (logic 0.271ns (36.091%)  route 0.480ns (63.909%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.636     1.542    display/clk_IBUF_BUFG
    SLICE_X57Y128        FDCE                                         r  display/seg7_temp_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDCE (Prop_fdce_C_Q)         0.128     1.670 r  display/seg7_temp_reg[2][1]/Q
                         net (fo=1, routed)           0.086     1.757    display/seg7_temp_reg[2]_0[1]
    SLICE_X57Y128        LUT5 (Prop_lut5_I2_O)        0.098     1.855 r  display/seg7[6]_i_3/O
                         net (fo=7, routed)           0.394     2.248    display/sel0[1]
    SLICE_X57Y124        LUT4 (Prop_lut4_I0_O)        0.045     2.293 r  display/seg7[0]_i_1/O
                         net (fo=1, routed)           0.000     2.293    display/seg7[0]_i_1_n_0
    SLICE_X57Y124        FDCE                                         r  display/seg7_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg7_temp_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/seg7_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.754ns  (logic 0.274ns (36.345%)  route 0.480ns (63.655%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.636     1.542    display/clk_IBUF_BUFG
    SLICE_X57Y128        FDCE                                         r  display/seg7_temp_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDCE (Prop_fdce_C_Q)         0.128     1.670 r  display/seg7_temp_reg[2][1]/Q
                         net (fo=1, routed)           0.086     1.757    display/seg7_temp_reg[2]_0[1]
    SLICE_X57Y128        LUT5 (Prop_lut5_I2_O)        0.098     1.855 r  display/seg7[6]_i_3/O
                         net (fo=7, routed)           0.394     2.248    display/sel0[1]
    SLICE_X57Y124        LUT4 (Prop_lut4_I1_O)        0.048     2.296 r  display/seg7[1]_i_1/O
                         net (fo=1, routed)           0.000     2.296    display/seg7[1]_i_1_n_0
    SLICE_X57Y124        FDCE                                         r  display/seg7_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg7_temp_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/seg7_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.768ns  (logic 0.229ns (29.806%)  route 0.539ns (70.194%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.634     1.540    display/clk_IBUF_BUFG
    SLICE_X57Y126        FDCE                                         r  display/seg7_temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDCE (Prop_fdce_C_Q)         0.141     1.681 f  display/seg7_temp_reg[0][2]/Q
                         net (fo=1, routed)           0.212     1.894    display/seg7_temp_reg[0]_2[2]
    SLICE_X57Y127        LUT4 (Prop_lut4_I1_O)        0.045     1.939 f  display/seg7[6]_i_4/O
                         net (fo=7, routed)           0.327     2.266    display/sel0[2]
    SLICE_X57Y124        LUT4 (Prop_lut4_I3_O)        0.043     2.309 r  display/seg7[4]_i_1/O
                         net (fo=1, routed)           0.000     2.309    display/seg7[4]_i_1_n_0
    SLICE_X57Y124        FDCE                                         r  display/seg7_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg7_temp_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/seg7_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.231ns (29.988%)  route 0.539ns (70.012%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.634     1.540    display/clk_IBUF_BUFG
    SLICE_X57Y126        FDCE                                         r  display/seg7_temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDCE (Prop_fdce_C_Q)         0.141     1.681 r  display/seg7_temp_reg[0][2]/Q
                         net (fo=1, routed)           0.212     1.894    display/seg7_temp_reg[0]_2[2]
    SLICE_X57Y127        LUT4 (Prop_lut4_I1_O)        0.045     1.939 r  display/seg7[6]_i_4/O
                         net (fo=7, routed)           0.327     2.266    display/sel0[2]
    SLICE_X57Y124        LUT4 (Prop_lut4_I3_O)        0.045     2.311 r  display/seg7[3]_i_1/O
                         net (fo=1, routed)           0.000     2.311    display/seg7[3]_i_1_n_0
    SLICE_X57Y124        FDCE                                         r  display/seg7_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.367ns (61.185%)  route 0.867ns (38.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.590     1.496    clk_IBUF_BUFG
    SLICE_X59Y88         FDCE                                         r  valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  valid_reg/Q
                         net (fo=1, routed)           0.867     2.504    valid_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.731 r  valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.731    valid
    H5                                                                r  valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            busy
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.349ns (60.347%)  route 0.887ns (39.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.590     1.496    clk_IBUF_BUFG
    SLICE_X59Y88         FDCE                                         r  busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  busy_reg/Q
                         net (fo=1, routed)           0.887     2.524    busy_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.208     3.732 r  busy_OBUF_inst/O
                         net (fo=0)                   0.000     3.732    busy
    J5                                                                r  busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.387ns (55.401%)  route 1.117ns (44.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.641     1.547    clk_IBUF_BUFG
    SLICE_X56Y116        FDCE                                         r  d_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDCE (Prop_fdce_C_Q)         0.164     1.711 r  d_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.117     2.828    d_reg[0]_lopt_replica_1
    H6                   OBUF (Prop_obuf_I_O)         1.223     4.051 r  d_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.051    d[0]
    H6                                                                r  d[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          2506 Endpoints
Min Delay          2506 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_buffer_reg[72][4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.956ns  (logic 1.463ns (9.169%)  route 14.493ns (90.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=2519, routed)       14.493    15.956    rst_IBUF
    SLICE_X28Y145        FDCE                                         f  x_buffer_reg[72][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.611     4.978    clk_IBUF_BUFG
    SLICE_X28Y145        FDCE                                         r  x_buffer_reg[72][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_buffer_reg[72][5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.956ns  (logic 1.463ns (9.169%)  route 14.493ns (90.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=2519, routed)       14.493    15.956    rst_IBUF
    SLICE_X28Y145        FDCE                                         f  x_buffer_reg[72][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.611     4.978    clk_IBUF_BUFG
    SLICE_X28Y145        FDCE                                         r  x_buffer_reg[72][5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_buffer_reg[72][6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.951ns  (logic 1.463ns (9.172%)  route 14.488ns (90.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=2519, routed)       14.488    15.951    rst_IBUF
    SLICE_X29Y145        FDCE                                         f  x_buffer_reg[72][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.611     4.978    clk_IBUF_BUFG
    SLICE_X29Y145        FDCE                                         r  x_buffer_reg[72][6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_buffer_reg[72][7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.951ns  (logic 1.463ns (9.172%)  route 14.488ns (90.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=2519, routed)       14.488    15.951    rst_IBUF
    SLICE_X29Y145        FDCE                                         f  x_buffer_reg[72][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.611     4.978    clk_IBUF_BUFG
    SLICE_X29Y145        FDCE                                         r  x_buffer_reg[72][7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_buffer_reg[72][4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.951ns  (logic 1.463ns (9.172%)  route 14.488ns (90.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=2519, routed)       14.488    15.951    rst_IBUF
    SLICE_X29Y145        FDCE                                         f  y_buffer_reg[72][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.611     4.978    clk_IBUF_BUFG
    SLICE_X29Y145        FDCE                                         r  y_buffer_reg[72][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_buffer_reg[72][5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.951ns  (logic 1.463ns (9.172%)  route 14.488ns (90.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=2519, routed)       14.488    15.951    rst_IBUF
    SLICE_X29Y145        FDCE                                         f  y_buffer_reg[72][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.611     4.978    clk_IBUF_BUFG
    SLICE_X29Y145        FDCE                                         r  y_buffer_reg[72][5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_buffer_reg[72][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.938ns  (logic 1.463ns (9.180%)  route 14.475ns (90.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=2519, routed)       14.475    15.938    rst_IBUF
    SLICE_X30Y147        FDCE                                         f  y_buffer_reg[72][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.610     4.977    clk_IBUF_BUFG
    SLICE_X30Y147        FDCE                                         r  y_buffer_reg[72][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_buffer_reg[72][7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.938ns  (logic 1.463ns (9.180%)  route 14.475ns (90.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=2519, routed)       14.475    15.938    rst_IBUF
    SLICE_X30Y147        FDCE                                         f  y_buffer_reg[72][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.610     4.977    clk_IBUF_BUFG
    SLICE_X30Y147        FDCE                                         r  y_buffer_reg[72][7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_buffer_reg[78][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.834ns  (logic 1.463ns (9.240%)  route 14.371ns (90.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=2519, routed)       14.371    15.834    rst_IBUF
    SLICE_X24Y145        FDCE                                         f  x_buffer_reg[78][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.612     4.979    clk_IBUF_BUFG
    SLICE_X24Y145        FDCE                                         r  x_buffer_reg[78][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_buffer_reg[78][3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.830ns  (logic 1.463ns (9.242%)  route 14.367ns (90.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=2519, routed)       14.367    15.830    rst_IBUF
    SLICE_X25Y145        FDCE                                         f  x_buffer_reg[78][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        1.612     4.979    clk_IBUF_BUFG
    SLICE_X25Y145        FDCE                                         r  x_buffer_reg[78][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_buffer_reg[8][3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.231ns (20.010%)  route 0.924ns (79.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=2519, routed)        0.924     1.155    rst_IBUF
    SLICE_X0Y88          FDCE                                         f  y_buffer_reg[8][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.861     2.013    clk_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  y_buffer_reg[8][3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_buffer_reg[4][1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.231ns (19.970%)  route 0.926ns (80.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=2519, routed)        0.926     1.157    rst_IBUF
    SLICE_X5Y86          FDCE                                         f  x_buffer_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.856     2.008    clk_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  x_buffer_reg[4][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_buffer_reg[4][4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.231ns (19.895%)  route 0.930ns (80.105%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=2519, routed)        0.930     1.161    rst_IBUF
    SLICE_X4Y86          FDCE                                         f  x_buffer_reg[4][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.856     2.008    clk_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  x_buffer_reg[4][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_buffer_reg[8][4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.231ns (19.061%)  route 0.981ns (80.939%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=2519, routed)        0.981     1.212    rst_IBUF
    SLICE_X1Y87          FDCE                                         f  x_buffer_reg[8][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.859     2.011    clk_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  x_buffer_reg[8][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_buffer_reg[8][3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.231ns (18.993%)  route 0.985ns (81.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=2519, routed)        0.985     1.216    rst_IBUF
    SLICE_X0Y87          FDCE                                         f  x_buffer_reg[8][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.859     2.011    clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  x_buffer_reg[8][3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_buffer_reg[8][4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.231ns (18.993%)  route 0.985ns (81.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=2519, routed)        0.985     1.216    rst_IBUF
    SLICE_X0Y87          FDCE                                         f  y_buffer_reg[8][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.859     2.011    clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  y_buffer_reg[8][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_buffer_reg[8][5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.231ns (18.993%)  route 0.985ns (81.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=2519, routed)        0.985     1.216    rst_IBUF
    SLICE_X0Y87          FDCE                                         f  y_buffer_reg[8][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.859     2.011    clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  y_buffer_reg[8][5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_buffer_reg[9][3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.231ns (17.442%)  route 1.094ns (82.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=2519, routed)        1.094     1.325    rst_IBUF
    SLICE_X11Y86         FDCE                                         f  x_buffer_reg[9][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.828     1.980    clk_IBUF_BUFG
    SLICE_X11Y86         FDCE                                         r  x_buffer_reg[9][3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_buffer_reg[9][4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.231ns (17.442%)  route 1.094ns (82.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=2519, routed)        1.094     1.325    rst_IBUF
    SLICE_X10Y86         FDCE                                         f  x_buffer_reg[9][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.828     1.980    clk_IBUF_BUFG
    SLICE_X10Y86         FDCE                                         r  x_buffer_reg[9][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_buffer_reg[9][5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.231ns (17.442%)  route 1.094ns (82.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=2519, routed)        1.094     1.325    rst_IBUF
    SLICE_X10Y86         FDCE                                         f  x_buffer_reg[9][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2506, routed)        0.828     1.980    clk_IBUF_BUFG
    SLICE_X10Y86         FDCE                                         r  x_buffer_reg[9][5]/C





