{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626173265362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626173265363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 13 16:17:44 2021 " "Processing started: Tue Jul 13 16:17:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626173265363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626173265363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626173265364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626173266661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626173266662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/desktop/vlsi/verilog_labs/arithmetic_logic_unit/rtl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lenovo/desktop/vlsi/verilog_labs/arithmetic_logic_unit/rtl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626173281190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626173281190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626173281297 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a alu.v(38) " "Verilog HDL Always Construct warning at alu.v(38): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281310 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b alu.v(38) " "Verilog HDL Always Construct warning at alu.v(38): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281310 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a alu.v(39) " "Verilog HDL Always Construct warning at alu.v(39): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281312 "|alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(39) " "Verilog HDL assignment warning at alu.v(39): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626173281312 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a alu.v(40) " "Verilog HDL Always Construct warning at alu.v(40): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281313 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b alu.v(40) " "Verilog HDL Always Construct warning at alu.v(40): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281313 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a alu.v(41) " "Verilog HDL Always Construct warning at alu.v(41): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281313 "|alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(41) " "Verilog HDL assignment warning at alu.v(41): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626173281313 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a alu.v(42) " "Verilog HDL Always Construct warning at alu.v(42): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281313 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b alu.v(42) " "Verilog HDL Always Construct warning at alu.v(42): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281313 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a alu.v(43) " "Verilog HDL Always Construct warning at alu.v(43): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281313 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b alu.v(43) " "Verilog HDL Always Construct warning at alu.v(43): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281313 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a alu.v(44) " "Verilog HDL Always Construct warning at alu.v(44): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281314 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b alu.v(44) " "Verilog HDL Always Construct warning at alu.v(44): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281314 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a alu.v(45) " "Verilog HDL Always Construct warning at alu.v(45): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281314 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b alu.v(45) " "Verilog HDL Always Construct warning at alu.v(45): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281314 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a alu.v(46) " "Verilog HDL Always Construct warning at alu.v(46): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281314 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b alu.v(46) " "Verilog HDL Always Construct warning at alu.v(46): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281314 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a alu.v(47) " "Verilog HDL Always Construct warning at alu.v(47): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281315 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b alu.v(47) " "Verilog HDL Always Construct warning at alu.v(47): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281316 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a alu.v(48) " "Verilog HDL Always Construct warning at alu.v(48): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281316 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a alu.v(49) " "Verilog HDL Always Construct warning at alu.v(49): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281316 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b alu.v(49) " "Verilog HDL Always Construct warning at alu.v(49): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281316 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a alu.v(50) " "Verilog HDL Always Construct warning at alu.v(50): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281316 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b alu.v(50) " "Verilog HDL Always Construct warning at alu.v(50): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281316 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a alu.v(51) " "Verilog HDL Always Construct warning at alu.v(51): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281317 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b alu.v(51) " "Verilog HDL Always Construct warning at alu.v(51): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281317 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a alu.v(52) " "Verilog HDL Always Construct warning at alu.v(52): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281317 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b alu.v(52) " "Verilog HDL Always Construct warning at alu.v(52): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281317 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a alu.v(53) " "Verilog HDL Always Construct warning at alu.v(53): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626173281317 "|alu"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "../rtl/alu.v" "Mult0" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626173281696 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../rtl/alu.v" "Div0" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626173281696 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1626173281696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626173282210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626173282211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626173282211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626173282211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626173282211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626173282211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626173282211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626173282211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626173282211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626173282211 ""}  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626173282211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lls.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lls.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lls " "Found entity 1: mult_lls" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/synthesis/db/mult_lls.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626173282386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626173282386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626173282757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626173282757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626173282757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626173282757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626173282757 ""}  } { { "../rtl/alu.v" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/rtl/alu.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626173282757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2tl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2tl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2tl " "Found entity 1: lpm_divide_2tl" {  } { { "db/lpm_divide_2tl.tdf" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/synthesis/db/lpm_divide_2tl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626173282886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626173282886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/synthesis/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626173282935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626173282935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_tfe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_tfe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_tfe " "Found entity 1: alt_u_div_tfe" {  } { { "db/alt_u_div_tfe.tdf" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/synthesis/db/alt_u_div_tfe.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626173282996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626173282996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i4c " "Found entity 1: add_sub_i4c" {  } { { "db/add_sub_i4c.tdf" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/synthesis/db/add_sub_i4c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626173283147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626173283147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j4c " "Found entity 1: add_sub_j4c" {  } { { "db/add_sub_j4c.tdf" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/synthesis/db/add_sub_j4c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626173283247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626173283247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k4c " "Found entity 1: add_sub_k4c" {  } { { "db/add_sub_k4c.tdf" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/synthesis/db/add_sub_k4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626173283378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626173283378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l4c " "Found entity 1: add_sub_l4c" {  } { { "db/add_sub_l4c.tdf" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/synthesis/db/add_sub_l4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626173283487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626173283487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m4c " "Found entity 1: add_sub_m4c" {  } { { "db/add_sub_m4c.tdf" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/synthesis/db/add_sub_m4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626173283618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626173283618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n4c " "Found entity 1: add_sub_n4c" {  } { { "db/add_sub_n4c.tdf" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/synthesis/db/add_sub_n4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626173283754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626173283754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o4c " "Found entity 1: add_sub_o4c" {  } { { "db/add_sub_o4c.tdf" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/synthesis/db/add_sub_o4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626173283854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626173283854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p4c " "Found entity 1: add_sub_p4c" {  } { { "db/add_sub_p4c.tdf" "" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/synthesis/db/add_sub_p4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626173283981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626173283981 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "140 " "Ignored 140 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "140 " "Ignored 140 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1626173284314 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1626173284314 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_lls:auto_generated\|le3a\[9\] " "Logic cell \"lpm_mult:Mult0\|mult_lls:auto_generated\|le3a\[9\]\"" {  } { { "db/mult_lls.tdf" "le3a\[9\]" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/synthesis/db/mult_lls.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626173285695 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[9\] " "Logic cell \"lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[9\]\"" {  } { { "db/mult_lls.tdf" "le5a\[9\]" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/synthesis/db/mult_lls.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626173285695 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[9\] " "Logic cell \"lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[9\]\"" {  } { { "db/mult_lls.tdf" "le6a\[9\]" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/synthesis/db/mult_lls.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626173285695 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[8\] " "Logic cell \"lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[8\]\"" {  } { { "db/mult_lls.tdf" "le7a\[8\]" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/synthesis/db/mult_lls.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626173285695 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[9\] " "Logic cell \"lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[9\]\"" {  } { { "db/mult_lls.tdf" "le4a\[9\]" { Text "C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/Arithmetic_Logic_Unit/synthesis/db/mult_lls.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626173285695 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1626173285695 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "438 " "Implemented 438 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626173285708 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626173285708 ""} { "Info" "ICUT_CUT_TM_LCELLS" "401 " "Implemented 401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626173285708 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626173285708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626173286127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 13 16:18:06 2021 " "Processing ended: Tue Jul 13 16:18:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626173286127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626173286127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626173286127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626173286127 ""}
