
13_SDIO_FATFS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f0d0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008b4  0800f260  0800f260  0001f260  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fb14  0800fb14  00020238  2**0
                  CONTENTS
  4 .ARM          00000008  0800fb14  0800fb14  0001fb14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fb1c  0800fb1c  00020238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fb1c  0800fb1c  0001fb1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fb20  0800fb20  0001fb20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000238  20000000  0800fb24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020238  2**0
                  CONTENTS
 10 .bss          00000d00  20000238  20000238  00020238  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000f38  20000f38  00020238  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020268  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001c691  00000000  00000000  000202ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003d4f  00000000  00000000  0003c93c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001ae0  00000000  00000000  00040690  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000150e  00000000  00000000  00042170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00006a53  00000000  00000000  0004367e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002309c  00000000  00000000  0004a0d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e61e9  00000000  00000000  0006d16d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000083ac  00000000  00000000  00153358  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  0015b704  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000238 	.word	0x20000238
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f248 	.word	0x0800f248

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000023c 	.word	0x2000023c
 80001cc:	0800f248 	.word	0x0800f248

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	603b      	str	r3, [r7, #0]
 8000eae:	4b23      	ldr	r3, [pc, #140]	; (8000f3c <CLCD_GPIO_Init+0x98>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb2:	4a22      	ldr	r2, [pc, #136]	; (8000f3c <CLCD_GPIO_Init+0x98>)
 8000eb4:	f043 0310 	orr.w	r3, r3, #16
 8000eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eba:	4b20      	ldr	r3, [pc, #128]	; (8000f3c <CLCD_GPIO_Init+0x98>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ebe:	f003 0310 	and.w	r3, r3, #16
 8000ec2:	603b      	str	r3, [r7, #0]
 8000ec4:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8000ed6:	1d3b      	adds	r3, r7, #4
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4819      	ldr	r0, [pc, #100]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000edc:	f003 f90a 	bl	80040f4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 8000ee4:	1d3b      	adds	r3, r7, #4
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4815      	ldr	r0, [pc, #84]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000eea:	f003 f903 	bl	80040f4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8000eee:	2304      	movs	r3, #4
 8000ef0:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 8000ef2:	1d3b      	adds	r3, r7, #4
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4812      	ldr	r0, [pc, #72]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000ef8:	f003 f8fc 	bl	80040f4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8000efc:	2310      	movs	r3, #16
 8000efe:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8000f00:	1d3b      	adds	r3, r7, #4
 8000f02:	4619      	mov	r1, r3
 8000f04:	480e      	ldr	r0, [pc, #56]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000f06:	f003 f8f5 	bl	80040f4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8000f0a:	2320      	movs	r3, #32
 8000f0c:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8000f0e:	1d3b      	adds	r3, r7, #4
 8000f10:	4619      	mov	r1, r3
 8000f12:	480b      	ldr	r0, [pc, #44]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000f14:	f003 f8ee 	bl	80040f4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8000f18:	2340      	movs	r3, #64	; 0x40
 8000f1a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8000f1c:	1d3b      	adds	r3, r7, #4
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4807      	ldr	r0, [pc, #28]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000f22:	f003 f8e7 	bl	80040f4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 8000f26:	2380      	movs	r3, #128	; 0x80
 8000f28:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4804      	ldr	r0, [pc, #16]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000f30:	f003 f8e0 	bl	80040f4 <HAL_GPIO_Init>
}
 8000f34:	bf00      	nop
 8000f36:	3718      	adds	r7, #24
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40023800 	.word	0x40023800
 8000f40:	40021000 	.word	0x40021000

08000f44 <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	da04      	bge.n	8000f60 <CLCD_Write_Instruction+0x1c>
 8000f56:	4b5f      	ldr	r3, [pc, #380]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f58:	695b      	ldr	r3, [r3, #20]
 8000f5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f5e:	e003      	b.n	8000f68 <CLCD_Write_Instruction+0x24>
 8000f60:	4b5c      	ldr	r3, [pc, #368]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f62:	695b      	ldr	r3, [r3, #20]
 8000f64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000f68:	4a5a      	ldr	r2, [pc, #360]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f6a:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
 8000f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d004      	beq.n	8000f80 <CLCD_Write_Instruction+0x3c>
 8000f76:	4b57      	ldr	r3, [pc, #348]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f78:	695b      	ldr	r3, [r3, #20]
 8000f7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f7e:	e003      	b.n	8000f88 <CLCD_Write_Instruction+0x44>
 8000f80:	4b54      	ldr	r3, [pc, #336]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f82:	695b      	ldr	r3, [r3, #20]
 8000f84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000f88:	4a52      	ldr	r2, [pc, #328]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f8a:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	f003 0320 	and.w	r3, r3, #32
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d004      	beq.n	8000fa0 <CLCD_Write_Instruction+0x5c>
 8000f96:	4b4f      	ldr	r3, [pc, #316]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f98:	695b      	ldr	r3, [r3, #20]
 8000f9a:	f043 0320 	orr.w	r3, r3, #32
 8000f9e:	e003      	b.n	8000fa8 <CLCD_Write_Instruction+0x64>
 8000fa0:	4b4c      	ldr	r3, [pc, #304]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fa2:	695b      	ldr	r3, [r3, #20]
 8000fa4:	f023 0320 	bic.w	r3, r3, #32
 8000fa8:	4a4a      	ldr	r2, [pc, #296]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000faa:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	f003 0310 	and.w	r3, r3, #16
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d004      	beq.n	8000fc0 <CLCD_Write_Instruction+0x7c>
 8000fb6:	4b47      	ldr	r3, [pc, #284]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fb8:	695b      	ldr	r3, [r3, #20]
 8000fba:	f043 0310 	orr.w	r3, r3, #16
 8000fbe:	e003      	b.n	8000fc8 <CLCD_Write_Instruction+0x84>
 8000fc0:	4b44      	ldr	r3, [pc, #272]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fc2:	695b      	ldr	r3, [r3, #20]
 8000fc4:	f023 0310 	bic.w	r3, r3, #16
 8000fc8:	4a42      	ldr	r2, [pc, #264]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fca:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8000fcc:	4b41      	ldr	r3, [pc, #260]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fce:	695b      	ldr	r3, [r3, #20]
 8000fd0:	4a40      	ldr	r2, [pc, #256]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fd2:	f023 0301 	bic.w	r3, r3, #1
 8000fd6:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8000fd8:	4b3e      	ldr	r3, [pc, #248]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fda:	695b      	ldr	r3, [r3, #20]
 8000fdc:	4a3d      	ldr	r2, [pc, #244]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fde:	f023 0302 	bic.w	r3, r3, #2
 8000fe2:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8000fe4:	4b3b      	ldr	r3, [pc, #236]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fe6:	695b      	ldr	r3, [r3, #20]
 8000fe8:	4a3a      	ldr	r2, [pc, #232]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fea:	f023 0304 	bic.w	r3, r3, #4
 8000fee:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8000ff0:	4b38      	ldr	r3, [pc, #224]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000ff2:	695b      	ldr	r3, [r3, #20]
 8000ff4:	4a37      	ldr	r2, [pc, #220]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000ff6:	f043 0304 	orr.w	r3, r3, #4
 8000ffa:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8000ffc:	4b35      	ldr	r3, [pc, #212]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000ffe:	695b      	ldr	r3, [r3, #20]
 8001000:	4a34      	ldr	r2, [pc, #208]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001002:	f023 0304 	bic.w	r3, r3, #4
 8001006:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001008:	79fb      	ldrb	r3, [r7, #7]
 800100a:	f003 0308 	and.w	r3, r3, #8
 800100e:	2b00      	cmp	r3, #0
 8001010:	d004      	beq.n	800101c <CLCD_Write_Instruction+0xd8>
 8001012:	4b30      	ldr	r3, [pc, #192]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001014:	695b      	ldr	r3, [r3, #20]
 8001016:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800101a:	e003      	b.n	8001024 <CLCD_Write_Instruction+0xe0>
 800101c:	4b2d      	ldr	r3, [pc, #180]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800101e:	695b      	ldr	r3, [r3, #20]
 8001020:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001024:	4a2b      	ldr	r2, [pc, #172]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001026:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001028:	79fb      	ldrb	r3, [r7, #7]
 800102a:	f003 0304 	and.w	r3, r3, #4
 800102e:	2b00      	cmp	r3, #0
 8001030:	d004      	beq.n	800103c <CLCD_Write_Instruction+0xf8>
 8001032:	4b28      	ldr	r3, [pc, #160]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001034:	695b      	ldr	r3, [r3, #20]
 8001036:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800103a:	e003      	b.n	8001044 <CLCD_Write_Instruction+0x100>
 800103c:	4b25      	ldr	r3, [pc, #148]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001044:	4a23      	ldr	r2, [pc, #140]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001046:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	f003 0302 	and.w	r3, r3, #2
 800104e:	2b00      	cmp	r3, #0
 8001050:	d004      	beq.n	800105c <CLCD_Write_Instruction+0x118>
 8001052:	4b20      	ldr	r3, [pc, #128]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001054:	695b      	ldr	r3, [r3, #20]
 8001056:	f043 0320 	orr.w	r3, r3, #32
 800105a:	e003      	b.n	8001064 <CLCD_Write_Instruction+0x120>
 800105c:	4b1d      	ldr	r3, [pc, #116]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800105e:	695b      	ldr	r3, [r3, #20]
 8001060:	f023 0320 	bic.w	r3, r3, #32
 8001064:	4a1b      	ldr	r2, [pc, #108]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001066:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	f003 0301 	and.w	r3, r3, #1
 800106e:	2b00      	cmp	r3, #0
 8001070:	d004      	beq.n	800107c <CLCD_Write_Instruction+0x138>
 8001072:	4b18      	ldr	r3, [pc, #96]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	f043 0310 	orr.w	r3, r3, #16
 800107a:	e003      	b.n	8001084 <CLCD_Write_Instruction+0x140>
 800107c:	4b15      	ldr	r3, [pc, #84]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800107e:	695b      	ldr	r3, [r3, #20]
 8001080:	f023 0310 	bic.w	r3, r3, #16
 8001084:	4a13      	ldr	r2, [pc, #76]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001086:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8001088:	4b12      	ldr	r3, [pc, #72]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	4a11      	ldr	r2, [pc, #68]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800108e:	f023 0301 	bic.w	r3, r3, #1
 8001092:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001094:	4b0f      	ldr	r3, [pc, #60]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001096:	695b      	ldr	r3, [r3, #20]
 8001098:	4a0e      	ldr	r2, [pc, #56]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800109a:	f023 0302 	bic.w	r3, r3, #2
 800109e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010a0:	4b0c      	ldr	r3, [pc, #48]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010a2:	695b      	ldr	r3, [r3, #20]
 80010a4:	4a0b      	ldr	r2, [pc, #44]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010a6:	f023 0304 	bic.w	r3, r3, #4
 80010aa:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80010ac:	4b09      	ldr	r3, [pc, #36]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010ae:	695b      	ldr	r3, [r3, #20]
 80010b0:	4a08      	ldr	r2, [pc, #32]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010b2:	f043 0304 	orr.w	r3, r3, #4
 80010b6:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010b8:	4b06      	ldr	r3, [pc, #24]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010ba:	695b      	ldr	r3, [r3, #20]
 80010bc:	4a05      	ldr	r2, [pc, #20]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010be:	f023 0304 	bic.w	r3, r3, #4
 80010c2:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 80010c4:	2001      	movs	r0, #1
 80010c6:	f002 f86f 	bl	80031a8 <HAL_Delay>
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40021000 	.word	0x40021000

080010d8 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80010e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	da04      	bge.n	80010f4 <CLCD_Write_Display+0x1c>
 80010ea:	4b5f      	ldr	r3, [pc, #380]	; (8001268 <CLCD_Write_Display+0x190>)
 80010ec:	695b      	ldr	r3, [r3, #20]
 80010ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010f2:	e003      	b.n	80010fc <CLCD_Write_Display+0x24>
 80010f4:	4b5c      	ldr	r3, [pc, #368]	; (8001268 <CLCD_Write_Display+0x190>)
 80010f6:	695b      	ldr	r3, [r3, #20]
 80010f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010fc:	4a5a      	ldr	r2, [pc, #360]	; (8001268 <CLCD_Write_Display+0x190>)
 80010fe:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001100:	79fb      	ldrb	r3, [r7, #7]
 8001102:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001106:	2b00      	cmp	r3, #0
 8001108:	d004      	beq.n	8001114 <CLCD_Write_Display+0x3c>
 800110a:	4b57      	ldr	r3, [pc, #348]	; (8001268 <CLCD_Write_Display+0x190>)
 800110c:	695b      	ldr	r3, [r3, #20]
 800110e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001112:	e003      	b.n	800111c <CLCD_Write_Display+0x44>
 8001114:	4b54      	ldr	r3, [pc, #336]	; (8001268 <CLCD_Write_Display+0x190>)
 8001116:	695b      	ldr	r3, [r3, #20]
 8001118:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800111c:	4a52      	ldr	r2, [pc, #328]	; (8001268 <CLCD_Write_Display+0x190>)
 800111e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	f003 0320 	and.w	r3, r3, #32
 8001126:	2b00      	cmp	r3, #0
 8001128:	d004      	beq.n	8001134 <CLCD_Write_Display+0x5c>
 800112a:	4b4f      	ldr	r3, [pc, #316]	; (8001268 <CLCD_Write_Display+0x190>)
 800112c:	695b      	ldr	r3, [r3, #20]
 800112e:	f043 0320 	orr.w	r3, r3, #32
 8001132:	e003      	b.n	800113c <CLCD_Write_Display+0x64>
 8001134:	4b4c      	ldr	r3, [pc, #304]	; (8001268 <CLCD_Write_Display+0x190>)
 8001136:	695b      	ldr	r3, [r3, #20]
 8001138:	f023 0320 	bic.w	r3, r3, #32
 800113c:	4a4a      	ldr	r2, [pc, #296]	; (8001268 <CLCD_Write_Display+0x190>)
 800113e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	f003 0310 	and.w	r3, r3, #16
 8001146:	2b00      	cmp	r3, #0
 8001148:	d004      	beq.n	8001154 <CLCD_Write_Display+0x7c>
 800114a:	4b47      	ldr	r3, [pc, #284]	; (8001268 <CLCD_Write_Display+0x190>)
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	f043 0310 	orr.w	r3, r3, #16
 8001152:	e003      	b.n	800115c <CLCD_Write_Display+0x84>
 8001154:	4b44      	ldr	r3, [pc, #272]	; (8001268 <CLCD_Write_Display+0x190>)
 8001156:	695b      	ldr	r3, [r3, #20]
 8001158:	f023 0310 	bic.w	r3, r3, #16
 800115c:	4a42      	ldr	r2, [pc, #264]	; (8001268 <CLCD_Write_Display+0x190>)
 800115e:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001160:	4b41      	ldr	r3, [pc, #260]	; (8001268 <CLCD_Write_Display+0x190>)
 8001162:	695b      	ldr	r3, [r3, #20]
 8001164:	4a40      	ldr	r2, [pc, #256]	; (8001268 <CLCD_Write_Display+0x190>)
 8001166:	f043 0301 	orr.w	r3, r3, #1
 800116a:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 800116c:	4b3e      	ldr	r3, [pc, #248]	; (8001268 <CLCD_Write_Display+0x190>)
 800116e:	695b      	ldr	r3, [r3, #20]
 8001170:	4a3d      	ldr	r2, [pc, #244]	; (8001268 <CLCD_Write_Display+0x190>)
 8001172:	f023 0302 	bic.w	r3, r3, #2
 8001176:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001178:	4b3b      	ldr	r3, [pc, #236]	; (8001268 <CLCD_Write_Display+0x190>)
 800117a:	695b      	ldr	r3, [r3, #20]
 800117c:	4a3a      	ldr	r2, [pc, #232]	; (8001268 <CLCD_Write_Display+0x190>)
 800117e:	f023 0304 	bic.w	r3, r3, #4
 8001182:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001184:	4b38      	ldr	r3, [pc, #224]	; (8001268 <CLCD_Write_Display+0x190>)
 8001186:	695b      	ldr	r3, [r3, #20]
 8001188:	4a37      	ldr	r2, [pc, #220]	; (8001268 <CLCD_Write_Display+0x190>)
 800118a:	f043 0304 	orr.w	r3, r3, #4
 800118e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001190:	4b35      	ldr	r3, [pc, #212]	; (8001268 <CLCD_Write_Display+0x190>)
 8001192:	695b      	ldr	r3, [r3, #20]
 8001194:	4a34      	ldr	r2, [pc, #208]	; (8001268 <CLCD_Write_Display+0x190>)
 8001196:	f023 0304 	bic.w	r3, r3, #4
 800119a:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	f003 0308 	and.w	r3, r3, #8
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d004      	beq.n	80011b0 <CLCD_Write_Display+0xd8>
 80011a6:	4b30      	ldr	r3, [pc, #192]	; (8001268 <CLCD_Write_Display+0x190>)
 80011a8:	695b      	ldr	r3, [r3, #20]
 80011aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011ae:	e003      	b.n	80011b8 <CLCD_Write_Display+0xe0>
 80011b0:	4b2d      	ldr	r3, [pc, #180]	; (8001268 <CLCD_Write_Display+0x190>)
 80011b2:	695b      	ldr	r3, [r3, #20]
 80011b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011b8:	4a2b      	ldr	r2, [pc, #172]	; (8001268 <CLCD_Write_Display+0x190>)
 80011ba:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	f003 0304 	and.w	r3, r3, #4
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d004      	beq.n	80011d0 <CLCD_Write_Display+0xf8>
 80011c6:	4b28      	ldr	r3, [pc, #160]	; (8001268 <CLCD_Write_Display+0x190>)
 80011c8:	695b      	ldr	r3, [r3, #20]
 80011ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011ce:	e003      	b.n	80011d8 <CLCD_Write_Display+0x100>
 80011d0:	4b25      	ldr	r3, [pc, #148]	; (8001268 <CLCD_Write_Display+0x190>)
 80011d2:	695b      	ldr	r3, [r3, #20]
 80011d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80011d8:	4a23      	ldr	r2, [pc, #140]	; (8001268 <CLCD_Write_Display+0x190>)
 80011da:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	f003 0302 	and.w	r3, r3, #2
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d004      	beq.n	80011f0 <CLCD_Write_Display+0x118>
 80011e6:	4b20      	ldr	r3, [pc, #128]	; (8001268 <CLCD_Write_Display+0x190>)
 80011e8:	695b      	ldr	r3, [r3, #20]
 80011ea:	f043 0320 	orr.w	r3, r3, #32
 80011ee:	e003      	b.n	80011f8 <CLCD_Write_Display+0x120>
 80011f0:	4b1d      	ldr	r3, [pc, #116]	; (8001268 <CLCD_Write_Display+0x190>)
 80011f2:	695b      	ldr	r3, [r3, #20]
 80011f4:	f023 0320 	bic.w	r3, r3, #32
 80011f8:	4a1b      	ldr	r2, [pc, #108]	; (8001268 <CLCD_Write_Display+0x190>)
 80011fa:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	f003 0301 	and.w	r3, r3, #1
 8001202:	2b00      	cmp	r3, #0
 8001204:	d004      	beq.n	8001210 <CLCD_Write_Display+0x138>
 8001206:	4b18      	ldr	r3, [pc, #96]	; (8001268 <CLCD_Write_Display+0x190>)
 8001208:	695b      	ldr	r3, [r3, #20]
 800120a:	f043 0310 	orr.w	r3, r3, #16
 800120e:	e003      	b.n	8001218 <CLCD_Write_Display+0x140>
 8001210:	4b15      	ldr	r3, [pc, #84]	; (8001268 <CLCD_Write_Display+0x190>)
 8001212:	695b      	ldr	r3, [r3, #20]
 8001214:	f023 0310 	bic.w	r3, r3, #16
 8001218:	4a13      	ldr	r2, [pc, #76]	; (8001268 <CLCD_Write_Display+0x190>)
 800121a:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 800121c:	4b12      	ldr	r3, [pc, #72]	; (8001268 <CLCD_Write_Display+0x190>)
 800121e:	695b      	ldr	r3, [r3, #20]
 8001220:	4a11      	ldr	r2, [pc, #68]	; (8001268 <CLCD_Write_Display+0x190>)
 8001222:	f043 0301 	orr.w	r3, r3, #1
 8001226:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001228:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <CLCD_Write_Display+0x190>)
 800122a:	695b      	ldr	r3, [r3, #20]
 800122c:	4a0e      	ldr	r2, [pc, #56]	; (8001268 <CLCD_Write_Display+0x190>)
 800122e:	f023 0302 	bic.w	r3, r3, #2
 8001232:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001234:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <CLCD_Write_Display+0x190>)
 8001236:	695b      	ldr	r3, [r3, #20]
 8001238:	4a0b      	ldr	r2, [pc, #44]	; (8001268 <CLCD_Write_Display+0x190>)
 800123a:	f023 0304 	bic.w	r3, r3, #4
 800123e:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001240:	4b09      	ldr	r3, [pc, #36]	; (8001268 <CLCD_Write_Display+0x190>)
 8001242:	695b      	ldr	r3, [r3, #20]
 8001244:	4a08      	ldr	r2, [pc, #32]	; (8001268 <CLCD_Write_Display+0x190>)
 8001246:	f043 0304 	orr.w	r3, r3, #4
 800124a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800124c:	4b06      	ldr	r3, [pc, #24]	; (8001268 <CLCD_Write_Display+0x190>)
 800124e:	695b      	ldr	r3, [r3, #20]
 8001250:	4a05      	ldr	r2, [pc, #20]	; (8001268 <CLCD_Write_Display+0x190>)
 8001252:	f023 0304 	bic.w	r3, r3, #4
 8001256:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 8001258:	2001      	movs	r0, #1
 800125a:	f001 ffa5 	bl	80031a8 <HAL_Delay>
}
 800125e:	bf00      	nop
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40021000 	.word	0x40021000

0800126c <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	460a      	mov	r2, r1
 8001276:	71fb      	strb	r3, [r7, #7]
 8001278:	4613      	mov	r3, r2
 800127a:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 800127c:	79bb      	ldrb	r3, [r7, #6]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d002      	beq.n	8001288 <CLCD_Gotoxy+0x1c>
 8001282:	2b01      	cmp	r3, #1
 8001284:	d007      	beq.n	8001296 <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 8001286:	e00d      	b.n	80012a4 <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 8001288:	79fb      	ldrb	r3, [r7, #7]
 800128a:	3b80      	subs	r3, #128	; 0x80
 800128c:	b2db      	uxtb	r3, r3
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff fe58 	bl	8000f44 <CLCD_Write_Instruction>
 8001294:	e006      	b.n	80012a4 <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	3b40      	subs	r3, #64	; 0x40
 800129a:	b2db      	uxtb	r3, r3
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff fe51 	bl	8000f44 <CLCD_Write_Instruction>
 80012a2:	bf00      	nop
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	603a      	str	r2, [r7, #0]
 80012b6:	71fb      	strb	r3, [r7, #7]
 80012b8:	460b      	mov	r3, r1
 80012ba:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 80012bc:	2300      	movs	r3, #0
 80012be:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 80012c0:	79ba      	ldrb	r2, [r7, #6]
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	4611      	mov	r1, r2
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff ffd0 	bl	800126c <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 80012cc:	683a      	ldr	r2, [r7, #0]
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	4413      	add	r3, r2
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff feff 	bl	80010d8 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	3301      	adds	r3, #1
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	683a      	ldr	r2, [r7, #0]
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	4413      	add	r3, r2
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d1ef      	bne.n	80012cc <CLCD_Puts+0x20>
}
 80012ec:	bf00      	nop
 80012ee:	bf00      	nop
 80012f0:	3710      	adds	r7, #16
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <CLCD_Init>:

void CLCD_Init(void)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 80012fa:	2064      	movs	r0, #100	; 0x64
 80012fc:	f001 ff54 	bl	80031a8 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001300:	2028      	movs	r0, #40	; 0x28
 8001302:	f7ff fe1f 	bl	8000f44 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001306:	200a      	movs	r0, #10
 8001308:	f001 ff4e 	bl	80031a8 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 800130c:	2028      	movs	r0, #40	; 0x28
 800130e:	f7ff fe19 	bl	8000f44 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001312:	200a      	movs	r0, #10
 8001314:	f001 ff48 	bl	80031a8 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8001318:	200c      	movs	r0, #12
 800131a:	f7ff fe13 	bl	8000f44 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 800131e:	2006      	movs	r0, #6
 8001320:	f7ff fe10 	bl	8000f44 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8001324:	2002      	movs	r0, #2
 8001326:	f7ff fe0d 	bl	8000f44 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 800132a:	2001      	movs	r0, #1
 800132c:	f7ff fe0a 	bl	8000f44 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001330:	2001      	movs	r0, #1
 8001332:	f7ff fe07 	bl	8000f44 <CLCD_Write_Instruction>
}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}

0800133a <CLCD_Clear>:

void CLCD_Clear(void)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	af00      	add	r7, sp, #0
	CLCD_Write_Instruction(0x01);
 800133e:	2001      	movs	r0, #1
 8001340:	f7ff fe00 	bl	8000f44 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001344:	200a      	movs	r0, #10
 8001346:	f001 ff2f 	bl	80031a8 <HAL_Delay>
}
 800134a:	bf00      	nop
 800134c:	bd80      	pop	{r7, pc}
	...

08001350 <VS1003_SPI_Init>:

static SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void VS1003_SPI_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
	/* SPI2 clock enable */
	__HAL_RCC_SPI2_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	607b      	str	r3, [r7, #4]
 800135a:	4b1f      	ldr	r3, [pc, #124]	; (80013d8 <VS1003_SPI_Init+0x88>)
 800135c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135e:	4a1e      	ldr	r2, [pc, #120]	; (80013d8 <VS1003_SPI_Init+0x88>)
 8001360:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001364:	6413      	str	r3, [r2, #64]	; 0x40
 8001366:	4b1c      	ldr	r3, [pc, #112]	; (80013d8 <VS1003_SPI_Init+0x88>)
 8001368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800136e:	607b      	str	r3, [r7, #4]
 8001370:	687b      	ldr	r3, [r7, #4]

	hspi2.Instance = SPI2;
 8001372:	4b1a      	ldr	r3, [pc, #104]	; (80013dc <VS1003_SPI_Init+0x8c>)
 8001374:	4a1a      	ldr	r2, [pc, #104]	; (80013e0 <VS1003_SPI_Init+0x90>)
 8001376:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001378:	4b18      	ldr	r3, [pc, #96]	; (80013dc <VS1003_SPI_Init+0x8c>)
 800137a:	f44f 7282 	mov.w	r2, #260	; 0x104
 800137e:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001380:	4b16      	ldr	r3, [pc, #88]	; (80013dc <VS1003_SPI_Init+0x8c>)
 8001382:	2200      	movs	r2, #0
 8001384:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001386:	4b15      	ldr	r3, [pc, #84]	; (80013dc <VS1003_SPI_Init+0x8c>)
 8001388:	2200      	movs	r2, #0
 800138a:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800138c:	4b13      	ldr	r3, [pc, #76]	; (80013dc <VS1003_SPI_Init+0x8c>)
 800138e:	2202      	movs	r2, #2
 8001390:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001392:	4b12      	ldr	r3, [pc, #72]	; (80013dc <VS1003_SPI_Init+0x8c>)
 8001394:	2201      	movs	r2, #1
 8001396:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001398:	4b10      	ldr	r3, [pc, #64]	; (80013dc <VS1003_SPI_Init+0x8c>)
 800139a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800139e:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80013a0:	4b0e      	ldr	r3, [pc, #56]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013a2:	2210      	movs	r2, #16
 80013a4:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013a6:	4b0d      	ldr	r3, [pc, #52]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80013ac:	4b0b      	ldr	r3, [pc, #44]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013b2:	4b0a      	ldr	r3, [pc, #40]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 0;
 80013b8:	4b08      	ldr	r3, [pc, #32]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80013be:	4807      	ldr	r0, [pc, #28]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013c0:	f005 f98d 	bl	80066de <HAL_SPI_Init>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <VS1003_SPI_Init+0x7e>
	{
		Error_Handler();
 80013ca:	f001 f907 	bl	80025dc <Error_Handler>
	}
}
 80013ce:	bf00      	nop
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40023800 	.word	0x40023800
 80013dc:	20000254 	.word	0x20000254
 80013e0:	40003800 	.word	0x40003800

080013e4 <VS1003_Init>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void VS1003_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b088      	sub	sp, #32
 80013e8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80013ea:	2300      	movs	r3, #0
 80013ec:	60bb      	str	r3, [r7, #8]
 80013ee:	4b40      	ldr	r3, [pc, #256]	; (80014f0 <VS1003_Init+0x10c>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f2:	4a3f      	ldr	r2, [pc, #252]	; (80014f0 <VS1003_Init+0x10c>)
 80013f4:	f043 0301 	orr.w	r3, r3, #1
 80013f8:	6313      	str	r3, [r2, #48]	; 0x30
 80013fa:	4b3d      	ldr	r3, [pc, #244]	; (80014f0 <VS1003_Init+0x10c>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fe:	f003 0301 	and.w	r3, r3, #1
 8001402:	60bb      	str	r3, [r7, #8]
 8001404:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	607b      	str	r3, [r7, #4]
 800140a:	4b39      	ldr	r3, [pc, #228]	; (80014f0 <VS1003_Init+0x10c>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140e:	4a38      	ldr	r2, [pc, #224]	; (80014f0 <VS1003_Init+0x10c>)
 8001410:	f043 0302 	orr.w	r3, r3, #2
 8001414:	6313      	str	r3, [r2, #48]	; 0x30
 8001416:	4b36      	ldr	r3, [pc, #216]	; (80014f0 <VS1003_Init+0x10c>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	f003 0302 	and.w	r3, r3, #2
 800141e:	607b      	str	r3, [r7, #4]
 8001420:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001422:	2300      	movs	r3, #0
 8001424:	603b      	str	r3, [r7, #0]
 8001426:	4b32      	ldr	r3, [pc, #200]	; (80014f0 <VS1003_Init+0x10c>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142a:	4a31      	ldr	r2, [pc, #196]	; (80014f0 <VS1003_Init+0x10c>)
 800142c:	f043 0304 	orr.w	r3, r3, #4
 8001430:	6313      	str	r3, [r2, #48]	; 0x30
 8001432:	4b2f      	ldr	r3, [pc, #188]	; (80014f0 <VS1003_Init+0x10c>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001436:	f003 0304 	and.w	r3, r3, #4
 800143a:	603b      	str	r3, [r7, #0]
 800143c:	683b      	ldr	r3, [r7, #0]

	/* /CS */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 800143e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001442:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001444:	2301      	movs	r3, #1
 8001446:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;//GPIO_PULLUP //GPIO_NOPULL
 8001448:	2300      	movs	r3, #0
 800144a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800144c:	2303      	movs	r3, #3
 800144e:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001450:	f107 030c 	add.w	r3, r7, #12
 8001454:	4619      	mov	r1, r3
 8001456:	4827      	ldr	r0, [pc, #156]	; (80014f4 <VS1003_Init+0x110>)
 8001458:	f002 fe4c 	bl	80040f4 <HAL_GPIO_Init>

	/* XDCS */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 800145c:	2310      	movs	r3, #16
 800145e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001460:	f107 030c 	add.w	r3, r7, #12
 8001464:	4619      	mov	r1, r3
 8001466:	4824      	ldr	r0, [pc, #144]	; (80014f8 <VS1003_Init+0x114>)
 8001468:	f002 fe44 	bl	80040f4 <HAL_GPIO_Init>

	/* XRESET */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800146c:	2340      	movs	r3, #64	; 0x40
 800146e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001470:	f107 030c 	add.w	r3, r7, #12
 8001474:	4619      	mov	r1, r3
 8001476:	4820      	ldr	r0, [pc, #128]	; (80014f8 <VS1003_Init+0x114>)
 8001478:	f002 fe3c 	bl	80040f4 <HAL_GPIO_Init>

	/* DREQ */
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 800147c:	2380      	movs	r3, #128	; 0x80
 800147e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001480:	2300      	movs	r3, #0
 8001482:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001484:	f107 030c 	add.w	r3, r7, #12
 8001488:	4619      	mov	r1, r3
 800148a:	481c      	ldr	r0, [pc, #112]	; (80014fc <VS1003_Init+0x118>)
 800148c:	f002 fe32 	bl	80040f4 <HAL_GPIO_Init>
	/**SPI2 GPIO Configuration
	PB10     ------> SPI2_SCK
	PB14     ------> SPI2_MISO
	PB15     ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
 8001490:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8001494:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001496:	2302      	movs	r3, #2
 8001498:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800149e:	2303      	movs	r3, #3
 80014a0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014a2:	2305      	movs	r3, #5
 80014a4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a6:	f107 030c 	add.w	r3, r7, #12
 80014aa:	4619      	mov	r1, r3
 80014ac:	4811      	ldr	r0, [pc, #68]	; (80014f4 <VS1003_Init+0x110>)
 80014ae:	f002 fe21 	bl	80040f4 <HAL_GPIO_Init>

	MP3_RESET(0);
 80014b2:	2200      	movs	r2, #0
 80014b4:	2140      	movs	r1, #64	; 0x40
 80014b6:	4810      	ldr	r0, [pc, #64]	; (80014f8 <VS1003_Init+0x114>)
 80014b8:	f002 ffd0 	bl	800445c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80014bc:	2001      	movs	r0, #1
 80014be:	f001 fe73 	bl	80031a8 <HAL_Delay>
	MP3_RESET(1);
 80014c2:	2201      	movs	r2, #1
 80014c4:	2140      	movs	r1, #64	; 0x40
 80014c6:	480c      	ldr	r0, [pc, #48]	; (80014f8 <VS1003_Init+0x114>)
 80014c8:	f002 ffc8 	bl	800445c <HAL_GPIO_WritePin>

	MP3_DCS(1);
 80014cc:	2201      	movs	r2, #1
 80014ce:	2110      	movs	r1, #16
 80014d0:	4809      	ldr	r0, [pc, #36]	; (80014f8 <VS1003_Init+0x114>)
 80014d2:	f002 ffc3 	bl	800445c <HAL_GPIO_WritePin>
	MP3_CCS(1);
 80014d6:	2201      	movs	r2, #1
 80014d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014dc:	4805      	ldr	r0, [pc, #20]	; (80014f4 <VS1003_Init+0x110>)
 80014de:	f002 ffbd 	bl	800445c <HAL_GPIO_WritePin>

	VS1003_SPI_Init();
 80014e2:	f7ff ff35 	bl	8001350 <VS1003_SPI_Init>
}
 80014e6:	bf00      	nop
 80014e8:	3720      	adds	r7, #32
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40023800 	.word	0x40023800
 80014f4:	40020400 	.word	0x40020400
 80014f8:	40020000 	.word	0x40020000
 80014fc:	40020800 	.word	0x40020800

08001500 <VS1003_SPI_SetSpeed>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static void VS1003_SPI_SetSpeed(uint8_t SpeedSet)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	71fb      	strb	r3, [r7, #7]
	hspi2.Instance = SPI2;
 800150a:	4b1c      	ldr	r3, [pc, #112]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 800150c:	4a1c      	ldr	r2, [pc, #112]	; (8001580 <VS1003_SPI_SetSpeed+0x80>)
 800150e:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001510:	4b1a      	ldr	r3, [pc, #104]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001512:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001516:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001518:	4b18      	ldr	r3, [pc, #96]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 800151a:	2200      	movs	r2, #0
 800151c:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800151e:	4b17      	ldr	r3, [pc, #92]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001520:	2200      	movs	r2, #0
 8001522:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001524:	4b15      	ldr	r3, [pc, #84]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001526:	2202      	movs	r2, #2
 8001528:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800152a:	4b14      	ldr	r3, [pc, #80]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 800152c:	2201      	movs	r2, #1
 800152e:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001530:	4b12      	ldr	r3, [pc, #72]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001532:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001536:	619a      	str	r2, [r3, #24]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001538:	4b10      	ldr	r3, [pc, #64]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 800153a:	2200      	movs	r2, #0
 800153c:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800153e:	4b0f      	ldr	r3, [pc, #60]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001540:	2200      	movs	r2, #0
 8001542:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001544:	4b0d      	ldr	r3, [pc, #52]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001546:	2200      	movs	r2, #0
 8001548:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 0;
 800154a:	4b0c      	ldr	r3, [pc, #48]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 800154c:	2200      	movs	r2, #0
 800154e:	62da      	str	r2, [r3, #44]	; 0x2c

	if(SpeedSet == SPI_SPEED_LOW)
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d103      	bne.n	800155e <VS1003_SPI_SetSpeed+0x5e>
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001556:	4b09      	ldr	r3, [pc, #36]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001558:	2218      	movs	r2, #24
 800155a:	61da      	str	r2, [r3, #28]
 800155c:	e002      	b.n	8001564 <VS1003_SPI_SetSpeed+0x64>
	}
	else
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800155e:	4b07      	ldr	r3, [pc, #28]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001560:	2210      	movs	r2, #16
 8001562:	61da      	str	r2, [r3, #28]
	}

	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001564:	4805      	ldr	r0, [pc, #20]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001566:	f005 f8ba 	bl	80066de <HAL_SPI_Init>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <VS1003_SPI_SetSpeed+0x74>
	{
		Error_Handler();
 8001570:	f001 f834 	bl	80025dc <Error_Handler>
	}
}
 8001574:	bf00      	nop
 8001576:	3708      	adds	r7, #8
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000254 	.word	0x20000254
 8001580:	40003800 	.word	0x40003800

08001584 <VS1003_SPI_ReadWriteByte>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static uint16_t VS1003_SPI_ReadWriteByte(uint16_t TxData)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b086      	sub	sp, #24
 8001588:	af02      	add	r7, sp, #8
 800158a:	4603      	mov	r3, r0
 800158c:	80fb      	strh	r3, [r7, #6]
	uint8_t RxData;
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&TxData, &RxData, 1, 10);
 800158e:	f107 020f 	add.w	r2, r7, #15
 8001592:	1db9      	adds	r1, r7, #6
 8001594:	230a      	movs	r3, #10
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	2301      	movs	r3, #1
 800159a:	4804      	ldr	r0, [pc, #16]	; (80015ac <VS1003_SPI_ReadWriteByte+0x28>)
 800159c:	f005 f928 	bl	80067f0 <HAL_SPI_TransmitReceive>
	return RxData;
 80015a0:	7bfb      	ldrb	r3, [r7, #15]
 80015a2:	b29b      	uxth	r3, r3
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3710      	adds	r7, #16
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	20000254 	.word	0x20000254

080015b0 <VS1003_WriteReg>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_WriteReg(uint8_t reg, uint16_t value)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	460a      	mov	r2, r1
 80015ba:	71fb      	strb	r3, [r7, #7]
 80015bc:	4613      	mov	r3, r2
 80015be:	80bb      	strh	r3, [r7, #4]
	while(MP3_DREQ == 0);
 80015c0:	bf00      	nop
 80015c2:	2180      	movs	r1, #128	; 0x80
 80015c4:	4819      	ldr	r0, [pc, #100]	; (800162c <VS1003_WriteReg+0x7c>)
 80015c6:	f002 ff31 	bl	800442c <HAL_GPIO_ReadPin>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d0f8      	beq.n	80015c2 <VS1003_WriteReg+0x12>

	VS1003_SPI_SetSpeed(SPI_SPEED_LOW);
 80015d0:	2000      	movs	r0, #0
 80015d2:	f7ff ff95 	bl	8001500 <VS1003_SPI_SetSpeed>
	MP3_DCS(1);
 80015d6:	2201      	movs	r2, #1
 80015d8:	2110      	movs	r1, #16
 80015da:	4815      	ldr	r0, [pc, #84]	; (8001630 <VS1003_WriteReg+0x80>)
 80015dc:	f002 ff3e 	bl	800445c <HAL_GPIO_WritePin>
	MP3_CCS(0);
 80015e0:	2200      	movs	r2, #0
 80015e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015e6:	4813      	ldr	r0, [pc, #76]	; (8001634 <VS1003_WriteReg+0x84>)
 80015e8:	f002 ff38 	bl	800445c <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(VS1003_WRITE_COMMAND);
 80015ec:	2002      	movs	r0, #2
 80015ee:	f7ff ffc9 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(reg);
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff ffc4 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(value >> 8);
 80015fc:	88bb      	ldrh	r3, [r7, #4]
 80015fe:	0a1b      	lsrs	r3, r3, #8
 8001600:	b29b      	uxth	r3, r3
 8001602:	4618      	mov	r0, r3
 8001604:	f7ff ffbe 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(value);
 8001608:	88bb      	ldrh	r3, [r7, #4]
 800160a:	4618      	mov	r0, r3
 800160c:	f7ff ffba 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	MP3_CCS(1);
 8001610:	2201      	movs	r2, #1
 8001612:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001616:	4807      	ldr	r0, [pc, #28]	; (8001634 <VS1003_WriteReg+0x84>)
 8001618:	f002 ff20 	bl	800445c <HAL_GPIO_WritePin>
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 800161c:	2001      	movs	r0, #1
 800161e:	f7ff ff6f 	bl	8001500 <VS1003_SPI_SetSpeed>
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	40020800 	.word	0x40020800
 8001630:	40020000 	.word	0x40020000
 8001634:	40020400 	.word	0x40020400

08001638 <VS1003_ReadReg>:
* Output         : None
* Return         : - value:  
* Attention	  : None
*******************************************************************************/
uint16_t VS1003_ReadReg(uint8_t reg)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	4603      	mov	r3, r0
 8001640:	71fb      	strb	r3, [r7, #7]
	uint16_t value;

	while(MP3_DREQ == 0);
 8001642:	bf00      	nop
 8001644:	2180      	movs	r1, #128	; 0x80
 8001646:	481d      	ldr	r0, [pc, #116]	; (80016bc <VS1003_ReadReg+0x84>)
 8001648:	f002 fef0 	bl	800442c <HAL_GPIO_ReadPin>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d0f8      	beq.n	8001644 <VS1003_ReadReg+0xc>
	VS1003_SPI_SetSpeed(SPI_SPEED_LOW );
 8001652:	2000      	movs	r0, #0
 8001654:	f7ff ff54 	bl	8001500 <VS1003_SPI_SetSpeed>
	MP3_DCS(1);
 8001658:	2201      	movs	r2, #1
 800165a:	2110      	movs	r1, #16
 800165c:	4818      	ldr	r0, [pc, #96]	; (80016c0 <VS1003_ReadReg+0x88>)
 800165e:	f002 fefd 	bl	800445c <HAL_GPIO_WritePin>
	MP3_CCS(0);
 8001662:	2200      	movs	r2, #0
 8001664:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001668:	4816      	ldr	r0, [pc, #88]	; (80016c4 <VS1003_ReadReg+0x8c>)
 800166a:	f002 fef7 	bl	800445c <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(VS1003_READ_COMMAND);
 800166e:	2003      	movs	r0, #3
 8001670:	f7ff ff88 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(reg);
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	b29b      	uxth	r3, r3
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff ff83 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	value = VS1003_SPI_ReadWriteByte(0xff);
 800167e:	20ff      	movs	r0, #255	; 0xff
 8001680:	f7ff ff80 	bl	8001584 <VS1003_SPI_ReadWriteByte>
 8001684:	4603      	mov	r3, r0
 8001686:	81fb      	strh	r3, [r7, #14]
	value = value << 8;
 8001688:	89fb      	ldrh	r3, [r7, #14]
 800168a:	021b      	lsls	r3, r3, #8
 800168c:	81fb      	strh	r3, [r7, #14]
	value |= VS1003_SPI_ReadWriteByte(0xff);
 800168e:	20ff      	movs	r0, #255	; 0xff
 8001690:	f7ff ff78 	bl	8001584 <VS1003_SPI_ReadWriteByte>
 8001694:	4603      	mov	r3, r0
 8001696:	461a      	mov	r2, r3
 8001698:	89fb      	ldrh	r3, [r7, #14]
 800169a:	4313      	orrs	r3, r2
 800169c:	81fb      	strh	r3, [r7, #14]
	MP3_CCS(1);
 800169e:	2201      	movs	r2, #1
 80016a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016a4:	4807      	ldr	r0, [pc, #28]	; (80016c4 <VS1003_ReadReg+0x8c>)
 80016a6:	f002 fed9 	bl	800445c <HAL_GPIO_WritePin>
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 80016aa:	2001      	movs	r0, #1
 80016ac:	f7ff ff28 	bl	8001500 <VS1003_SPI_SetSpeed>
	return value;
 80016b0:	89fb      	ldrh	r3, [r7, #14]
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3710      	adds	r7, #16
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40020800 	.word	0x40020800
 80016c0:	40020000 	.word	0x40020000
 80016c4:	40020400 	.word	0x40020400

080016c8 <VS1003_ResetDecodeTime>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_ResetDecodeTime(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 80016cc:	2100      	movs	r1, #0
 80016ce:	2004      	movs	r0, #4
 80016d0:	f7ff ff6e 	bl	80015b0 <VS1003_WriteReg>
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 80016d4:	2100      	movs	r1, #0
 80016d6:	2004      	movs	r0, #4
 80016d8:	f7ff ff6a 	bl	80015b0 <VS1003_WriteReg>
}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}

080016e0 <VS1003_SoftReset>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_SoftReset(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
	uint8_t retry;

	while(MP3_DREQ == 0);
 80016e6:	bf00      	nop
 80016e8:	2180      	movs	r1, #128	; 0x80
 80016ea:	483e      	ldr	r0, [pc, #248]	; (80017e4 <VS1003_SoftReset+0x104>)
 80016ec:	f002 fe9e 	bl	800442c <HAL_GPIO_ReadPin>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d0f8      	beq.n	80016e8 <VS1003_SoftReset+0x8>
	VS1003_SPI_ReadWriteByte(0xff);
 80016f6:	20ff      	movs	r0, #255	; 0xff
 80016f8:	f7ff ff44 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	retry = 0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	71fb      	strb	r3, [r7, #7]
	while(VS1003_ReadReg(SPI_MODE) != 0x0804)
 8001700:	e00c      	b.n	800171c <VS1003_SoftReset+0x3c>
	{
		VS1003_WriteReg(SPI_MODE, 0x0804);
 8001702:	f640 0104 	movw	r1, #2052	; 0x804
 8001706:	2000      	movs	r0, #0
 8001708:	f7ff ff52 	bl	80015b0 <VS1003_WriteReg>
		HAL_Delay(2);
 800170c:	2002      	movs	r0, #2
 800170e:	f001 fd4b 	bl	80031a8 <HAL_Delay>
		if(retry++ > 100)
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	1c5a      	adds	r2, r3, #1
 8001716:	71fa      	strb	r2, [r7, #7]
 8001718:	2b64      	cmp	r3, #100	; 0x64
 800171a:	d809      	bhi.n	8001730 <VS1003_SoftReset+0x50>
	while(VS1003_ReadReg(SPI_MODE) != 0x0804)
 800171c:	2000      	movs	r0, #0
 800171e:	f7ff ff8b 	bl	8001638 <VS1003_ReadReg>
 8001722:	4603      	mov	r3, r0
 8001724:	461a      	mov	r2, r3
 8001726:	f640 0304 	movw	r3, #2052	; 0x804
 800172a:	429a      	cmp	r2, r3
 800172c:	d1e9      	bne.n	8001702 <VS1003_SoftReset+0x22>
 800172e:	e000      	b.n	8001732 <VS1003_SoftReset+0x52>
		{
			break;
 8001730:	bf00      	nop
		}
	}

	while(MP3_DREQ == 0);
 8001732:	bf00      	nop
 8001734:	2180      	movs	r1, #128	; 0x80
 8001736:	482b      	ldr	r0, [pc, #172]	; (80017e4 <VS1003_SoftReset+0x104>)
 8001738:	f002 fe78 	bl	800442c <HAL_GPIO_ReadPin>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d0f8      	beq.n	8001734 <VS1003_SoftReset+0x54>
	retry = 0;
 8001742:	2300      	movs	r3, #0
 8001744:	71fb      	strb	r3, [r7, #7]
	while( VS1003_ReadReg(SPI_CLOCKF) != 0x9800)
 8001746:	e009      	b.n	800175c <VS1003_SoftReset+0x7c>
	{
		VS1003_WriteReg(SPI_CLOCKF, 0x9800);
 8001748:	f44f 4118 	mov.w	r1, #38912	; 0x9800
 800174c:	2003      	movs	r0, #3
 800174e:	f7ff ff2f 	bl	80015b0 <VS1003_WriteReg>
		if(retry++ > 100)
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	1c5a      	adds	r2, r3, #1
 8001756:	71fa      	strb	r2, [r7, #7]
 8001758:	2b64      	cmp	r3, #100	; 0x64
 800175a:	d807      	bhi.n	800176c <VS1003_SoftReset+0x8c>
	while( VS1003_ReadReg(SPI_CLOCKF) != 0x9800)
 800175c:	2003      	movs	r0, #3
 800175e:	f7ff ff6b 	bl	8001638 <VS1003_ReadReg>
 8001762:	4603      	mov	r3, r0
 8001764:	f5b3 4f18 	cmp.w	r3, #38912	; 0x9800
 8001768:	d1ee      	bne.n	8001748 <VS1003_SoftReset+0x68>
 800176a:	e000      	b.n	800176e <VS1003_SoftReset+0x8e>
		{
			break;
 800176c:	bf00      	nop
		}
	}

	retry = 0;
 800176e:	2300      	movs	r3, #0
 8001770:	71fb      	strb	r3, [r7, #7]
	while( VS1003_ReadReg(SPI_AUDATA) != 0xBB81)
 8001772:	e009      	b.n	8001788 <VS1003_SoftReset+0xa8>
	{
		VS1003_WriteReg(SPI_AUDATA, 0xBB81);
 8001774:	f64b 3181 	movw	r1, #48001	; 0xbb81
 8001778:	2005      	movs	r0, #5
 800177a:	f7ff ff19 	bl	80015b0 <VS1003_WriteReg>
		if(retry++ > 100)
 800177e:	79fb      	ldrb	r3, [r7, #7]
 8001780:	1c5a      	adds	r2, r3, #1
 8001782:	71fa      	strb	r2, [r7, #7]
 8001784:	2b64      	cmp	r3, #100	; 0x64
 8001786:	d809      	bhi.n	800179c <VS1003_SoftReset+0xbc>
	while( VS1003_ReadReg(SPI_AUDATA) != 0xBB81)
 8001788:	2005      	movs	r0, #5
 800178a:	f7ff ff55 	bl	8001638 <VS1003_ReadReg>
 800178e:	4603      	mov	r3, r0
 8001790:	461a      	mov	r2, r3
 8001792:	f64b 3381 	movw	r3, #48001	; 0xbb81
 8001796:	429a      	cmp	r2, r3
 8001798:	d1ec      	bne.n	8001774 <VS1003_SoftReset+0x94>
 800179a:	e000      	b.n	800179e <VS1003_SoftReset+0xbe>
		{
			break;
 800179c:	bf00      	nop
		}
	}

	VS1003_WriteReg(SPI_VOL, 0x0000);
 800179e:	2100      	movs	r1, #0
 80017a0:	200b      	movs	r0, #11
 80017a2:	f7ff ff05 	bl	80015b0 <VS1003_WriteReg>
	VS1003_ResetDecodeTime();
 80017a6:	f7ff ff8f 	bl	80016c8 <VS1003_ResetDecodeTime>

	MP3_DCS(0);
 80017aa:	2200      	movs	r2, #0
 80017ac:	2110      	movs	r1, #16
 80017ae:	480e      	ldr	r0, [pc, #56]	; (80017e8 <VS1003_SoftReset+0x108>)
 80017b0:	f002 fe54 	bl	800445c <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(0xFF);
 80017b4:	20ff      	movs	r0, #255	; 0xff
 80017b6:	f7ff fee5 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80017ba:	20ff      	movs	r0, #255	; 0xff
 80017bc:	f7ff fee2 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80017c0:	20ff      	movs	r0, #255	; 0xff
 80017c2:	f7ff fedf 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80017c6:	20ff      	movs	r0, #255	; 0xff
 80017c8:	f7ff fedc 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	MP3_DCS(1);
 80017cc:	2201      	movs	r2, #1
 80017ce:	2110      	movs	r1, #16
 80017d0:	4805      	ldr	r0, [pc, #20]	; (80017e8 <VS1003_SoftReset+0x108>)
 80017d2:	f002 fe43 	bl	800445c <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80017d6:	2014      	movs	r0, #20
 80017d8:	f001 fce6 	bl	80031a8 <HAL_Delay>
}
 80017dc:	bf00      	nop
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	40020800 	.word	0x40020800
 80017e8:	40020000 	.word	0x40020000

080017ec <_write>:
static void MX_SPI2_Init(void);
static void MX_SDIO_SD_Init(void);
static void MX_NVIC_Init(void);
/* USER CODE BEGIN PFP */
int _write(int file, char *p, int len)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	60b9      	str	r1, [r7, #8]
 80017f6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, p, len, 10);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	b29a      	uxth	r2, r3
 80017fc:	230a      	movs	r3, #10
 80017fe:	68b9      	ldr	r1, [r7, #8]
 8001800:	4803      	ldr	r0, [pc, #12]	; (8001810 <_write+0x24>)
 8001802:	f006 f9fc 	bl	8007bfe <HAL_UART_Transmit>
	return len;
 8001806:	687b      	ldr	r3, [r7, #4]
}
 8001808:	4618      	mov	r0, r3
 800180a:	3710      	adds	r7, #16
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	200006f4 	.word	0x200006f4

08001814 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a17      	ldr	r2, [pc, #92]	; (8001880 <HAL_UART_RxCpltCallback+0x6c>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d127      	bne.n	8001876 <HAL_UART_RxCpltCallback+0x62>
	{
		if (buf < 100 - 1)
 8001826:	4b17      	ldr	r3, [pc, #92]	; (8001884 <HAL_UART_RxCpltCallback+0x70>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b62      	cmp	r3, #98	; 0x62
 800182c:	d806      	bhi.n	800183c <HAL_UART_RxCpltCallback+0x28>
		{
			buf++;
 800182e:	4b15      	ldr	r3, [pc, #84]	; (8001884 <HAL_UART_RxCpltCallback+0x70>)
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	3301      	adds	r3, #1
 8001834:	b2da      	uxtb	r2, r3
 8001836:	4b13      	ldr	r3, [pc, #76]	; (8001884 <HAL_UART_RxCpltCallback+0x70>)
 8001838:	701a      	strb	r2, [r3, #0]
 800183a:	e002      	b.n	8001842 <HAL_UART_RxCpltCallback+0x2e>
		}
		else
		{
			buf = 0;
 800183c:	4b11      	ldr	r3, [pc, #68]	; (8001884 <HAL_UART_RxCpltCallback+0x70>)
 800183e:	2200      	movs	r2, #0
 8001840:	701a      	strb	r2, [r3, #0]
		}

		if (rx3_buf[buf - 1] == '\n')
 8001842:	4b10      	ldr	r3, [pc, #64]	; (8001884 <HAL_UART_RxCpltCallback+0x70>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	3b01      	subs	r3, #1
 8001848:	4a0f      	ldr	r2, [pc, #60]	; (8001888 <HAL_UART_RxCpltCallback+0x74>)
 800184a:	5cd3      	ldrb	r3, [r2, r3]
 800184c:	2b0a      	cmp	r3, #10
 800184e:	d108      	bne.n	8001862 <HAL_UART_RxCpltCallback+0x4e>
		{
			rx3_buf[buf - 1] = '\0';
 8001850:	4b0c      	ldr	r3, [pc, #48]	; (8001884 <HAL_UART_RxCpltCallback+0x70>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	3b01      	subs	r3, #1
 8001856:	4a0c      	ldr	r2, [pc, #48]	; (8001888 <HAL_UART_RxCpltCallback+0x74>)
 8001858:	2100      	movs	r1, #0
 800185a:	54d1      	strb	r1, [r2, r3]
			buf = 0;
 800185c:	4b09      	ldr	r3, [pc, #36]	; (8001884 <HAL_UART_RxCpltCallback+0x70>)
 800185e:	2200      	movs	r2, #0
 8001860:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart3, &rx3_buf[buf], 1);
 8001862:	4b08      	ldr	r3, [pc, #32]	; (8001884 <HAL_UART_RxCpltCallback+0x70>)
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	461a      	mov	r2, r3
 8001868:	4b07      	ldr	r3, [pc, #28]	; (8001888 <HAL_UART_RxCpltCallback+0x74>)
 800186a:	4413      	add	r3, r2
 800186c:	2201      	movs	r2, #1
 800186e:	4619      	mov	r1, r3
 8001870:	4806      	ldr	r0, [pc, #24]	; (800188c <HAL_UART_RxCpltCallback+0x78>)
 8001872:	f006 fa56 	bl	8007d22 <HAL_UART_Receive_IT>
	}
}
 8001876:	bf00      	nop
 8001878:	3708      	adds	r7, #8
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40004800 	.word	0x40004800
 8001884:	20000738 	.word	0x20000738
 8001888:	20000000 	.word	0x20000000
 800188c:	200006f4 	.word	0x200006f4

08001890 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
//		/*Sin wave*/
//		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (sinf(2 * 3.1415926535f * 100 * cnt / 1000.f) + 1) * 2047); // 100Hz code (this code MAX Frequency 499Hz)
//		cnt++;
//		if(cnt > 999) cnt = 0;
//	}
}
 8001898:	bf00      	nop
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	4603      	mov	r3, r0
 80018ac:	80fb      	strh	r3, [r7, #6]
//		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
//	}
//	if (GPIO_Pin == GPIO_PIN_10) {
//		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
//	}
}
 80018ae:	bf00      	nop
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
	...

080018bc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b098      	sub	sp, #96	; 0x60
 80018c0:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80018c2:	f001 fbff 	bl	80030c4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80018c6:	f000 f911 	bl	8001aec <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80018ca:	f000 fda7 	bl	800241c <MX_GPIO_Init>
	MX_DMA_Init();
 80018ce:	f000 fd75 	bl	80023bc <MX_DMA_Init>
	MX_USART3_UART_Init();
 80018d2:	f000 fd49 	bl	8002368 <MX_USART3_UART_Init>
	MX_TIM7_Init();
 80018d6:	f000 fcc3 	bl	8002260 <MX_TIM7_Init>
	MX_TIM3_Init();
 80018da:	f000 fb15 	bl	8001f08 <MX_TIM3_Init>
	MX_TIM4_Init();
 80018de:	f000 fba7 	bl	8002030 <MX_TIM4_Init>
	MX_TIM10_Init();
 80018e2:	f000 fcf3 	bl	80022cc <MX_TIM10_Init>
	MX_TIM2_Init();
 80018e6:	f000 fa99 	bl	8001e1c <MX_TIM2_Init>
	MX_TIM5_Init();
 80018ea:	f000 fc35 	bl	8002158 <MX_TIM5_Init>
	MX_ADC1_Init();
 80018ee:	f000 f993 	bl	8001c18 <MX_ADC1_Init>
	MX_I2C1_Init();
 80018f2:	f000 fa0d 	bl	8001d10 <MX_I2C1_Init>
	MX_SPI2_Init();
 80018f6:	f000 fa5b 	bl	8001db0 <MX_SPI2_Init>
	MX_SDIO_SD_Init();
 80018fa:	f000 fa37 	bl	8001d6c <MX_SDIO_SD_Init>
	MX_FATFS_Init();
 80018fe:	f007 ff1d 	bl	800973c <MX_FATFS_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 8001902:	f000 f95d 	bl	8001bc0 <MX_NVIC_Init>
	/* USER CODE BEGIN 2 */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8001906:	2201      	movs	r2, #1
 8001908:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800190c:	4866      	ldr	r0, [pc, #408]	; (8001aa8 <main+0x1ec>)
 800190e:	f002 fda5 	bl	800445c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8001912:	2201      	movs	r2, #1
 8001914:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001918:	4863      	ldr	r0, [pc, #396]	; (8001aa8 <main+0x1ec>)
 800191a:	f002 fd9f 	bl	800445c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 800191e:	2201      	movs	r2, #1
 8001920:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001924:	4860      	ldr	r0, [pc, #384]	; (8001aa8 <main+0x1ec>)
 8001926:	f002 fd99 	bl	800445c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800192a:	2201      	movs	r2, #1
 800192c:	2140      	movs	r1, #64	; 0x40
 800192e:	485f      	ldr	r0, [pc, #380]	; (8001aac <main+0x1f0>)
 8001930:	f002 fd94 	bl	800445c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8001934:	2201      	movs	r2, #1
 8001936:	2101      	movs	r1, #1
 8001938:	485d      	ldr	r0, [pc, #372]	; (8001ab0 <main+0x1f4>)
 800193a:	f002 fd8f 	bl	800445c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800193e:	2201      	movs	r2, #1
 8001940:	2120      	movs	r1, #32
 8001942:	485b      	ldr	r0, [pc, #364]	; (8001ab0 <main+0x1f4>)
 8001944:	f002 fd8a 	bl	800445c <HAL_GPIO_WritePin>

//	HAL_UART_Receive_IT(&huart3, &rx3_buf[buf], 1);
	HAL_TIM_Base_Start_IT(&htim7);
 8001948:	485a      	ldr	r0, [pc, #360]	; (8001ab4 <main+0x1f8>)
 800194a:	f005 fa0d 	bl	8006d68 <HAL_TIM_Base_Start_IT>
//	TIM5->CCR4 = 0;
//	TIM5->CCR1 = 5000;
//
//	HAL_ADC_Start_DMA(&hadc1, &adcval[0], 4);
//	HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
	VS1003_Init();
 800194e:	f7ff fd49 	bl	80013e4 <VS1003_Init>
	VS1003_SoftReset();
 8001952:	f7ff fec5 	bl	80016e0 <VS1003_SoftReset>

	CLCD_GPIO_Init();
 8001956:	f7ff faa5 	bl	8000ea4 <CLCD_GPIO_Init>
	CLCD_Init();
 800195a:	f7ff fccc 	bl	80012f6 <CLCD_Init>

	CLCD_Puts(0, 0, "Welcome to");
 800195e:	4a56      	ldr	r2, [pc, #344]	; (8001ab8 <main+0x1fc>)
 8001960:	2100      	movs	r1, #0
 8001962:	2000      	movs	r0, #0
 8001964:	f7ff fca2 	bl	80012ac <CLCD_Puts>
	CLCD_Puts(0, 1, "Kkang Home");
 8001968:	4a54      	ldr	r2, [pc, #336]	; (8001abc <main+0x200>)
 800196a:	2101      	movs	r1, #1
 800196c:	2000      	movs	r0, #0
 800196e:	f7ff fc9d 	bl	80012ac <CLCD_Puts>

	CLCD_Clear();
 8001972:	f7ff fce2 	bl	800133a <CLCD_Clear>
//	_7SEG_GPIO_Init();
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	uint8_t a = 0;
 8001976:	2300      	movs	r3, #0
 8001978:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t str[20];
	uint16_t ccr = 0;
 800197c:	2300      	movs	r3, #0
 800197e:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
	uint16_t arr = 1000;
 8001982:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001986:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint16_t psc = 1000;
 800198a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800198e:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
	uint8_t ud_flag = 0;
 8001992:	2300      	movs	r3, #0
 8001994:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint16_t dacval = 0;
 8001998:	2300      	movs	r3, #0
 800199a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	uint8_t eeprom[10] = { 0x00, 0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77, 0x88, 0x99 };
 800199e:	4a48      	ldr	r2, [pc, #288]	; (8001ac0 <main+0x204>)
 80019a0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019a4:	ca07      	ldmia	r2, {r0, r1, r2}
 80019a6:	c303      	stmia	r3!, {r0, r1}
 80019a8:	801a      	strh	r2, [r3, #0]
	int i = 0;
 80019aa:	2300      	movs	r3, #0
 80019ac:	653b      	str	r3, [r7, #80]	; 0x50

	BYTE buf[32] = "Hello world";
 80019ae:	4a45      	ldr	r2, [pc, #276]	; (8001ac4 <main+0x208>)
 80019b0:	f107 0308 	add.w	r3, r7, #8
 80019b4:	ca07      	ldmia	r2, {r0, r1, r2}
 80019b6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80019ba:	f107 0314 	add.w	r3, r7, #20
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]
 80019c2:	605a      	str	r2, [r3, #4]
 80019c4:	609a      	str	r2, [r3, #8]
 80019c6:	60da      	str	r2, [r3, #12]
 80019c8:	611a      	str	r2, [r3, #16]
	uint32_t bw, br;

	/*FS Initialized ===> allocate '0:/'Drive*/
	if ((retSD = f_mount(&SDFatFS, &SDPath[0], 1)) == FR_OK)
 80019ca:	2201      	movs	r2, #1
 80019cc:	493e      	ldr	r1, [pc, #248]	; (8001ac8 <main+0x20c>)
 80019ce:	483f      	ldr	r0, [pc, #252]	; (8001acc <main+0x210>)
 80019d0:	f00a f94e 	bl	800bc70 <f_mount>
 80019d4:	4603      	mov	r3, r0
 80019d6:	461a      	mov	r2, r3
 80019d8:	4b3d      	ldr	r3, [pc, #244]	; (8001ad0 <main+0x214>)
 80019da:	701a      	strb	r2, [r3, #0]
 80019dc:	4b3c      	ldr	r3, [pc, #240]	; (8001ad0 <main+0x214>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d110      	bne.n	8001a06 <main+0x14a>
	{
		sprintf(str, "f_mount OK %d", retSD);
 80019e4:	4b3a      	ldr	r3, [pc, #232]	; (8001ad0 <main+0x214>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	461a      	mov	r2, r3
 80019ea:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80019ee:	4939      	ldr	r1, [pc, #228]	; (8001ad4 <main+0x218>)
 80019f0:	4618      	mov	r0, r3
 80019f2:	f00b facb 	bl	800cf8c <siprintf>
		CLCD_Puts(0, 0, str);
 80019f6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80019fa:	461a      	mov	r2, r3
 80019fc:	2100      	movs	r1, #0
 80019fe:	2000      	movs	r0, #0
 8001a00:	f7ff fc54 	bl	80012ac <CLCD_Puts>
 8001a04:	e00f      	b.n	8001a26 <main+0x16a>
	}
	else
	{
		sprintf(str, "f_mount failed %d", retSD);
 8001a06:	4b32      	ldr	r3, [pc, #200]	; (8001ad0 <main+0x214>)
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a10:	4931      	ldr	r1, [pc, #196]	; (8001ad8 <main+0x21c>)
 8001a12:	4618      	mov	r0, r3
 8001a14:	f00b faba 	bl	800cf8c <siprintf>
		CLCD_Puts(0, 0, str);
 8001a18:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	2100      	movs	r1, #0
 8001a20:	2000      	movs	r0, #0
 8001a22:	f7ff fc43 	bl	80012ac <CLCD_Puts>
//		sprintf(str, "error %d\n", retSD);
//		CLCD_Puts(0, 0, str);
//	}
//
	/*File open & Read*/
	if ((retSD = f_open(&SDFile, "0:/Kkang.txt", FA_OPEN_EXISTING | FA_READ)) == FR_OK)
 8001a26:	2201      	movs	r2, #1
 8001a28:	492c      	ldr	r1, [pc, #176]	; (8001adc <main+0x220>)
 8001a2a:	482d      	ldr	r0, [pc, #180]	; (8001ae0 <main+0x224>)
 8001a2c:	f00a f966 	bl	800bcfc <f_open>
 8001a30:	4603      	mov	r3, r0
 8001a32:	461a      	mov	r2, r3
 8001a34:	4b26      	ldr	r3, [pc, #152]	; (8001ad0 <main+0x214>)
 8001a36:	701a      	strb	r2, [r3, #0]
 8001a38:	4b25      	ldr	r3, [pc, #148]	; (8001ad0 <main+0x214>)
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d124      	bne.n	8001a8a <main+0x1ce>
	{
		f_read(&SDFile, buf, 32, &br);
 8001a40:	1d3b      	adds	r3, r7, #4
 8001a42:	f107 0108 	add.w	r1, r7, #8
 8001a46:	2220      	movs	r2, #32
 8001a48:	4825      	ldr	r0, [pc, #148]	; (8001ae0 <main+0x224>)
 8001a4a:	f00a fb15 	bl	800c078 <f_read>
		sprintf(str, "%s", buf);
 8001a4e:	f107 0208 	add.w	r2, r7, #8
 8001a52:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a56:	4923      	ldr	r1, [pc, #140]	; (8001ae4 <main+0x228>)
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f00b fa97 	bl	800cf8c <siprintf>
		CLCD_Puts(0, 0, str);
 8001a5e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a62:	461a      	mov	r2, r3
 8001a64:	2100      	movs	r1, #0
 8001a66:	2000      	movs	r0, #0
 8001a68:	f7ff fc20 	bl	80012ac <CLCD_Puts>

		sprintf(str, "%s", br);
 8001a6c:	687a      	ldr	r2, [r7, #4]
 8001a6e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a72:	491c      	ldr	r1, [pc, #112]	; (8001ae4 <main+0x228>)
 8001a74:	4618      	mov	r0, r3
 8001a76:	f00b fa89 	bl	800cf8c <siprintf>
		CLCD_Puts(0, 1, str);
 8001a7a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a7e:	461a      	mov	r2, r3
 8001a80:	2101      	movs	r1, #1
 8001a82:	2000      	movs	r0, #0
 8001a84:	f7ff fc12 	bl	80012ac <CLCD_Puts>
 8001a88:	e00c      	b.n	8001aa4 <main+0x1e8>
	}
	else
	{
		sprintf(str, "error\n");
 8001a8a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a8e:	4916      	ldr	r1, [pc, #88]	; (8001ae8 <main+0x22c>)
 8001a90:	4618      	mov	r0, r3
 8001a92:	f00b fa7b 	bl	800cf8c <siprintf>
		CLCD_Puts(0, 0, str);
 8001a96:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	2000      	movs	r0, #0
 8001aa0:	f7ff fc04 	bl	80012ac <CLCD_Puts>
	}

	while (1)
 8001aa4:	e7fe      	b.n	8001aa4 <main+0x1e8>
 8001aa6:	bf00      	nop
 8001aa8:	40020c00 	.word	0x40020c00
 8001aac:	40020800 	.word	0x40020800
 8001ab0:	40020400 	.word	0x40020400
 8001ab4:	20000664 	.word	0x20000664
 8001ab8:	0800f260 	.word	0x0800f260
 8001abc:	0800f26c 	.word	0x0800f26c
 8001ac0:	0800f2b8 	.word	0x0800f2b8
 8001ac4:	0800f2c4 	.word	0x0800f2c4
 8001ac8:	20000748 	.word	0x20000748
 8001acc:	2000074c 	.word	0x2000074c
 8001ad0:	20000744 	.word	0x20000744
 8001ad4:	0800f278 	.word	0x0800f278
 8001ad8:	0800f288 	.word	0x0800f288
 8001adc:	0800f29c 	.word	0x0800f29c
 8001ae0:	20000980 	.word	0x20000980
 8001ae4:	0800f2ac 	.word	0x0800f2ac
 8001ae8:	0800f2b0 	.word	0x0800f2b0

08001aec <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b094      	sub	sp, #80	; 0x50
 8001af0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001af2:	f107 0320 	add.w	r3, r7, #32
 8001af6:	2230      	movs	r2, #48	; 0x30
 8001af8:	2100      	movs	r1, #0
 8001afa:	4618      	mov	r0, r3
 8001afc:	f00b faa9 	bl	800d052 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001b00:	f107 030c 	add.w	r3, r7, #12
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	605a      	str	r2, [r3, #4]
 8001b0a:	609a      	str	r2, [r3, #8]
 8001b0c:	60da      	str	r2, [r3, #12]
 8001b0e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001b10:	2300      	movs	r3, #0
 8001b12:	60bb      	str	r3, [r7, #8]
 8001b14:	4b28      	ldr	r3, [pc, #160]	; (8001bb8 <SystemClock_Config+0xcc>)
 8001b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b18:	4a27      	ldr	r2, [pc, #156]	; (8001bb8 <SystemClock_Config+0xcc>)
 8001b1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b1e:	6413      	str	r3, [r2, #64]	; 0x40
 8001b20:	4b25      	ldr	r3, [pc, #148]	; (8001bb8 <SystemClock_Config+0xcc>)
 8001b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b28:	60bb      	str	r3, [r7, #8]
 8001b2a:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	607b      	str	r3, [r7, #4]
 8001b30:	4b22      	ldr	r3, [pc, #136]	; (8001bbc <SystemClock_Config+0xd0>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a21      	ldr	r2, [pc, #132]	; (8001bbc <SystemClock_Config+0xd0>)
 8001b36:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b3a:	6013      	str	r3, [r2, #0]
 8001b3c:	4b1f      	ldr	r3, [pc, #124]	; (8001bbc <SystemClock_Config+0xd0>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b44:	607b      	str	r3, [r7, #4]
 8001b46:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b4c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b50:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b52:	2302      	movs	r3, #2
 8001b54:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b56:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b5a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8001b5c:	2304      	movs	r3, #4
 8001b5e:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8001b60:	23a8      	movs	r3, #168	; 0xa8
 8001b62:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b64:	2302      	movs	r3, #2
 8001b66:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001b68:	2307      	movs	r3, #7
 8001b6a:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b6c:	f107 0320 	add.w	r3, r7, #32
 8001b70:	4618      	mov	r0, r3
 8001b72:	f002 fde9 	bl	8004748 <HAL_RCC_OscConfig>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <SystemClock_Config+0x94>
	{
		Error_Handler();
 8001b7c:	f000 fd2e 	bl	80025dc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001b80:	230f      	movs	r3, #15
 8001b82:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b84:	2302      	movs	r3, #2
 8001b86:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b8c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001b90:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b96:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b98:	f107 030c 	add.w	r3, r7, #12
 8001b9c:	2105      	movs	r1, #5
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f003 f84a 	bl	8004c38 <HAL_RCC_ClockConfig>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <SystemClock_Config+0xc2>
	{
		Error_Handler();
 8001baa:	f000 fd17 	bl	80025dc <Error_Handler>
	}
}
 8001bae:	bf00      	nop
 8001bb0:	3750      	adds	r7, #80	; 0x50
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	40023800 	.word	0x40023800
 8001bbc:	40007000 	.word	0x40007000

08001bc0 <MX_NVIC_Init>:
/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
	/* USART3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	2100      	movs	r1, #0
 8001bc8:	2027      	movs	r0, #39	; 0x27
 8001bca:	f001 fe4e 	bl	800386a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001bce:	2027      	movs	r0, #39	; 0x27
 8001bd0:	f001 fe67 	bl	80038a2 <HAL_NVIC_EnableIRQ>
	/* TIM7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	2037      	movs	r0, #55	; 0x37
 8001bda:	f001 fe46 	bl	800386a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001bde:	2037      	movs	r0, #55	; 0x37
 8001be0:	f001 fe5f 	bl	80038a2 <HAL_NVIC_EnableIRQ>
	/* EXTI3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001be4:	2200      	movs	r2, #0
 8001be6:	2100      	movs	r1, #0
 8001be8:	2009      	movs	r0, #9
 8001bea:	f001 fe3e 	bl	800386a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001bee:	2009      	movs	r0, #9
 8001bf0:	f001 fe57 	bl	80038a2 <HAL_NVIC_EnableIRQ>
	/* EXTI4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	200a      	movs	r0, #10
 8001bfa:	f001 fe36 	bl	800386a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001bfe:	200a      	movs	r0, #10
 8001c00:	f001 fe4f 	bl	80038a2 <HAL_NVIC_EnableIRQ>
	/* EXTI15_10_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001c04:	2200      	movs	r2, #0
 8001c06:	2100      	movs	r1, #0
 8001c08:	2028      	movs	r0, #40	; 0x28
 8001c0a:	f001 fe2e 	bl	800386a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001c0e:	2028      	movs	r0, #40	; 0x28
 8001c10:	f001 fe47 	bl	80038a2 <HAL_NVIC_EnableIRQ>
}
 8001c14:	bf00      	nop
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001c1e:	463b      	mov	r3, r7
 8001c20:	2200      	movs	r2, #0
 8001c22:	601a      	str	r2, [r3, #0]
 8001c24:	605a      	str	r2, [r3, #4]
 8001c26:	609a      	str	r2, [r3, #8]
 8001c28:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8001c2a:	4b36      	ldr	r3, [pc, #216]	; (8001d04 <MX_ADC1_Init+0xec>)
 8001c2c:	4a36      	ldr	r2, [pc, #216]	; (8001d08 <MX_ADC1_Init+0xf0>)
 8001c2e:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c30:	4b34      	ldr	r3, [pc, #208]	; (8001d04 <MX_ADC1_Init+0xec>)
 8001c32:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001c36:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c38:	4b32      	ldr	r3, [pc, #200]	; (8001d04 <MX_ADC1_Init+0xec>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 8001c3e:	4b31      	ldr	r3, [pc, #196]	; (8001d04 <MX_ADC1_Init+0xec>)
 8001c40:	2201      	movs	r2, #1
 8001c42:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8001c44:	4b2f      	ldr	r3, [pc, #188]	; (8001d04 <MX_ADC1_Init+0xec>)
 8001c46:	2201      	movs	r2, #1
 8001c48:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c4a:	4b2e      	ldr	r3, [pc, #184]	; (8001d04 <MX_ADC1_Init+0xec>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c52:	4b2c      	ldr	r3, [pc, #176]	; (8001d04 <MX_ADC1_Init+0xec>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c58:	4b2a      	ldr	r3, [pc, #168]	; (8001d04 <MX_ADC1_Init+0xec>)
 8001c5a:	4a2c      	ldr	r2, [pc, #176]	; (8001d0c <MX_ADC1_Init+0xf4>)
 8001c5c:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c5e:	4b29      	ldr	r3, [pc, #164]	; (8001d04 <MX_ADC1_Init+0xec>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 4;
 8001c64:	4b27      	ldr	r3, [pc, #156]	; (8001d04 <MX_ADC1_Init+0xec>)
 8001c66:	2204      	movs	r2, #4
 8001c68:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = ENABLE;
 8001c6a:	4b26      	ldr	r3, [pc, #152]	; (8001d04 <MX_ADC1_Init+0xec>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c72:	4b24      	ldr	r3, [pc, #144]	; (8001d04 <MX_ADC1_Init+0xec>)
 8001c74:	2201      	movs	r2, #1
 8001c76:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c78:	4822      	ldr	r0, [pc, #136]	; (8001d04 <MX_ADC1_Init+0xec>)
 8001c7a:	f001 fab9 	bl	80031f0 <HAL_ADC_Init>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <MX_ADC1_Init+0x70>
	{
		Error_Handler();
 8001c84:	f000 fcaa 	bl	80025dc <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_10;
 8001c88:	230a      	movs	r3, #10
 8001c8a:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001c90:	2304      	movs	r3, #4
 8001c92:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c94:	463b      	mov	r3, r7
 8001c96:	4619      	mov	r1, r3
 8001c98:	481a      	ldr	r0, [pc, #104]	; (8001d04 <MX_ADC1_Init+0xec>)
 8001c9a:	f001 faed 	bl	8003278 <HAL_ADC_ConfigChannel>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d001      	beq.n	8001ca8 <MX_ADC1_Init+0x90>
	{
		Error_Handler();
 8001ca4:	f000 fc9a 	bl	80025dc <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_12;
 8001ca8:	230c      	movs	r3, #12
 8001caa:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 8001cac:	2302      	movs	r3, #2
 8001cae:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cb0:	463b      	mov	r3, r7
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4813      	ldr	r0, [pc, #76]	; (8001d04 <MX_ADC1_Init+0xec>)
 8001cb6:	f001 fadf 	bl	8003278 <HAL_ADC_ConfigChannel>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <MX_ADC1_Init+0xac>
	{
		Error_Handler();
 8001cc0:	f000 fc8c 	bl	80025dc <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_13;
 8001cc4:	230d      	movs	r3, #13
 8001cc6:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ccc:	463b      	mov	r3, r7
 8001cce:	4619      	mov	r1, r3
 8001cd0:	480c      	ldr	r0, [pc, #48]	; (8001d04 <MX_ADC1_Init+0xec>)
 8001cd2:	f001 fad1 	bl	8003278 <HAL_ADC_ConfigChannel>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <MX_ADC1_Init+0xc8>
	{
		Error_Handler();
 8001cdc:	f000 fc7e 	bl	80025dc <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_9;
 8001ce0:	2309      	movs	r3, #9
 8001ce2:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 4;
 8001ce4:	2304      	movs	r3, #4
 8001ce6:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ce8:	463b      	mov	r3, r7
 8001cea:	4619      	mov	r1, r3
 8001cec:	4805      	ldr	r0, [pc, #20]	; (8001d04 <MX_ADC1_Init+0xec>)
 8001cee:	f001 fac3 	bl	8003278 <HAL_ADC_ConfigChannel>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <MX_ADC1_Init+0xe4>
	{
		Error_Handler();
 8001cf8:	f000 fc70 	bl	80025dc <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001cfc:	bf00      	nop
 8001cfe:	3710      	adds	r7, #16
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	200002ac 	.word	0x200002ac
 8001d08:	40012000 	.word	0x40012000
 8001d0c:	0f000001 	.word	0x0f000001

08001d10 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001d14:	4b12      	ldr	r3, [pc, #72]	; (8001d60 <MX_I2C1_Init+0x50>)
 8001d16:	4a13      	ldr	r2, [pc, #76]	; (8001d64 <MX_I2C1_Init+0x54>)
 8001d18:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 8001d1a:	4b11      	ldr	r3, [pc, #68]	; (8001d60 <MX_I2C1_Init+0x50>)
 8001d1c:	4a12      	ldr	r2, [pc, #72]	; (8001d68 <MX_I2C1_Init+0x58>)
 8001d1e:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d20:	4b0f      	ldr	r3, [pc, #60]	; (8001d60 <MX_I2C1_Init+0x50>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8001d26:	4b0e      	ldr	r3, [pc, #56]	; (8001d60 <MX_I2C1_Init+0x50>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d2c:	4b0c      	ldr	r3, [pc, #48]	; (8001d60 <MX_I2C1_Init+0x50>)
 8001d2e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d32:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d34:	4b0a      	ldr	r3, [pc, #40]	; (8001d60 <MX_I2C1_Init+0x50>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8001d3a:	4b09      	ldr	r3, [pc, #36]	; (8001d60 <MX_I2C1_Init+0x50>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d40:	4b07      	ldr	r3, [pc, #28]	; (8001d60 <MX_I2C1_Init+0x50>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d46:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <MX_I2C1_Init+0x50>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d4c:	4804      	ldr	r0, [pc, #16]	; (8001d60 <MX_I2C1_Init+0x50>)
 8001d4e:	f002 fbb7 	bl	80044c0 <HAL_I2C_Init>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d001      	beq.n	8001d5c <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 8001d58:	f000 fc40 	bl	80025dc <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001d5c:	bf00      	nop
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	20000354 	.word	0x20000354
 8001d64:	40005400 	.word	0x40005400
 8001d68:	00061a80 	.word	0x00061a80

08001d6c <MX_SDIO_SD_Init>:
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 8001d70:	4b0d      	ldr	r3, [pc, #52]	; (8001da8 <MX_SDIO_SD_Init+0x3c>)
 8001d72:	4a0e      	ldr	r2, [pc, #56]	; (8001dac <MX_SDIO_SD_Init+0x40>)
 8001d74:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001d76:	4b0c      	ldr	r3, [pc, #48]	; (8001da8 <MX_SDIO_SD_Init+0x3c>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001d7c:	4b0a      	ldr	r3, [pc, #40]	; (8001da8 <MX_SDIO_SD_Init+0x3c>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001d82:	4b09      	ldr	r3, [pc, #36]	; (8001da8 <MX_SDIO_SD_Init+0x3c>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_4B;
 8001d88:	4b07      	ldr	r3, [pc, #28]	; (8001da8 <MX_SDIO_SD_Init+0x3c>)
 8001d8a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d8e:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001d90:	4b05      	ldr	r3, [pc, #20]	; (8001da8 <MX_SDIO_SD_Init+0x3c>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 0;
 8001d96:	4b04      	ldr	r3, [pc, #16]	; (8001da8 <MX_SDIO_SD_Init+0x3c>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 8001d9c:	bf00      	nop
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	200003a8 	.word	0x200003a8
 8001dac:	40012c00 	.word	0x40012c00

08001db0 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8001db4:	4b17      	ldr	r3, [pc, #92]	; (8001e14 <MX_SPI2_Init+0x64>)
 8001db6:	4a18      	ldr	r2, [pc, #96]	; (8001e18 <MX_SPI2_Init+0x68>)
 8001db8:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001dba:	4b16      	ldr	r3, [pc, #88]	; (8001e14 <MX_SPI2_Init+0x64>)
 8001dbc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001dc0:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001dc2:	4b14      	ldr	r3, [pc, #80]	; (8001e14 <MX_SPI2_Init+0x64>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001dc8:	4b12      	ldr	r3, [pc, #72]	; (8001e14 <MX_SPI2_Init+0x64>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001dce:	4b11      	ldr	r3, [pc, #68]	; (8001e14 <MX_SPI2_Init+0x64>)
 8001dd0:	2202      	movs	r2, #2
 8001dd2:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001dd4:	4b0f      	ldr	r3, [pc, #60]	; (8001e14 <MX_SPI2_Init+0x64>)
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001dda:	4b0e      	ldr	r3, [pc, #56]	; (8001e14 <MX_SPI2_Init+0x64>)
 8001ddc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001de0:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001de2:	4b0c      	ldr	r3, [pc, #48]	; (8001e14 <MX_SPI2_Init+0x64>)
 8001de4:	2210      	movs	r2, #16
 8001de6:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001de8:	4b0a      	ldr	r3, [pc, #40]	; (8001e14 <MX_SPI2_Init+0x64>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001dee:	4b09      	ldr	r3, [pc, #36]	; (8001e14 <MX_SPI2_Init+0x64>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001df4:	4b07      	ldr	r3, [pc, #28]	; (8001e14 <MX_SPI2_Init+0x64>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 8001dfa:	4b06      	ldr	r3, [pc, #24]	; (8001e14 <MX_SPI2_Init+0x64>)
 8001dfc:	220a      	movs	r2, #10
 8001dfe:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001e00:	4804      	ldr	r0, [pc, #16]	; (8001e14 <MX_SPI2_Init+0x64>)
 8001e02:	f004 fc6c 	bl	80066de <HAL_SPI_Init>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <MX_SPI2_Init+0x60>
	{
		Error_Handler();
 8001e0c:	f000 fbe6 	bl	80025dc <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8001e10:	bf00      	nop
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	200004ec 	.word	0x200004ec
 8001e18:	40003800 	.word	0x40003800

08001e1c <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b08e      	sub	sp, #56	; 0x38
 8001e20:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001e22:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e26:	2200      	movs	r2, #0
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	605a      	str	r2, [r3, #4]
 8001e2c:	609a      	str	r2, [r3, #8]
 8001e2e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001e30:	f107 0320 	add.w	r3, r7, #32
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]
 8001e38:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001e3a:	1d3b      	adds	r3, r7, #4
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]
 8001e40:	605a      	str	r2, [r3, #4]
 8001e42:	609a      	str	r2, [r3, #8]
 8001e44:	60da      	str	r2, [r3, #12]
 8001e46:	611a      	str	r2, [r3, #16]
 8001e48:	615a      	str	r2, [r3, #20]
 8001e4a:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001e4c:	4b2d      	ldr	r3, [pc, #180]	; (8001f04 <MX_TIM2_Init+0xe8>)
 8001e4e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e52:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 1000 - 1;
 8001e54:	4b2b      	ldr	r3, [pc, #172]	; (8001f04 <MX_TIM2_Init+0xe8>)
 8001e56:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e5a:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e5c:	4b29      	ldr	r3, [pc, #164]	; (8001f04 <MX_TIM2_Init+0xe8>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 168 - 1;
 8001e62:	4b28      	ldr	r3, [pc, #160]	; (8001f04 <MX_TIM2_Init+0xe8>)
 8001e64:	22a7      	movs	r2, #167	; 0xa7
 8001e66:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e68:	4b26      	ldr	r3, [pc, #152]	; (8001f04 <MX_TIM2_Init+0xe8>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e6e:	4b25      	ldr	r3, [pc, #148]	; (8001f04 <MX_TIM2_Init+0xe8>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e74:	4823      	ldr	r0, [pc, #140]	; (8001f04 <MX_TIM2_Init+0xe8>)
 8001e76:	f004 ff27 	bl	8006cc8 <HAL_TIM_Base_Init>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_TIM2_Init+0x68>
	{
		Error_Handler();
 8001e80:	f000 fbac 	bl	80025dc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e88:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e8a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e8e:	4619      	mov	r1, r3
 8001e90:	481c      	ldr	r0, [pc, #112]	; (8001f04 <MX_TIM2_Init+0xe8>)
 8001e92:	f005 f9fd 	bl	8007290 <HAL_TIM_ConfigClockSource>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <MX_TIM2_Init+0x84>
	{
		Error_Handler();
 8001e9c:	f000 fb9e 	bl	80025dc <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001ea0:	4818      	ldr	r0, [pc, #96]	; (8001f04 <MX_TIM2_Init+0xe8>)
 8001ea2:	f004 ffd1 	bl	8006e48 <HAL_TIM_PWM_Init>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <MX_TIM2_Init+0x94>
	{
		Error_Handler();
 8001eac:	f000 fb96 	bl	80025dc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001eb8:	f107 0320 	add.w	r3, r7, #32
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4811      	ldr	r0, [pc, #68]	; (8001f04 <MX_TIM2_Init+0xe8>)
 8001ec0:	f005 fdc0 	bl	8007a44 <HAL_TIMEx_MasterConfigSynchronization>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <MX_TIM2_Init+0xb2>
	{
		Error_Handler();
 8001eca:	f000 fb87 	bl	80025dc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ece:	2360      	movs	r3, #96	; 0x60
 8001ed0:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 84;
 8001ed2:	2354      	movs	r3, #84	; 0x54
 8001ed4:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001eda:	2300      	movs	r3, #0
 8001edc:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ede:	1d3b      	adds	r3, r7, #4
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	4807      	ldr	r0, [pc, #28]	; (8001f04 <MX_TIM2_Init+0xe8>)
 8001ee6:	f005 f911 	bl	800710c <HAL_TIM_PWM_ConfigChannel>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d001      	beq.n	8001ef4 <MX_TIM2_Init+0xd8>
	{
		Error_Handler();
 8001ef0:	f000 fb74 	bl	80025dc <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8001ef4:	4803      	ldr	r0, [pc, #12]	; (8001f04 <MX_TIM2_Init+0xe8>)
 8001ef6:	f000 fe41 	bl	8002b7c <HAL_TIM_MspPostInit>

}
 8001efa:	bf00      	nop
 8001efc:	3738      	adds	r7, #56	; 0x38
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	20000544 	.word	0x20000544

08001f08 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b08e      	sub	sp, #56	; 0x38
 8001f0c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001f0e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f12:	2200      	movs	r2, #0
 8001f14:	601a      	str	r2, [r3, #0]
 8001f16:	605a      	str	r2, [r3, #4]
 8001f18:	609a      	str	r2, [r3, #8]
 8001f1a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001f1c:	f107 0320 	add.w	r3, r7, #32
 8001f20:	2200      	movs	r2, #0
 8001f22:	601a      	str	r2, [r3, #0]
 8001f24:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001f26:	1d3b      	adds	r3, r7, #4
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	605a      	str	r2, [r3, #4]
 8001f2e:	609a      	str	r2, [r3, #8]
 8001f30:	60da      	str	r2, [r3, #12]
 8001f32:	611a      	str	r2, [r3, #16]
 8001f34:	615a      	str	r2, [r3, #20]
 8001f36:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001f38:	4b3b      	ldr	r3, [pc, #236]	; (8002028 <MX_TIM3_Init+0x120>)
 8001f3a:	4a3c      	ldr	r2, [pc, #240]	; (800202c <MX_TIM3_Init+0x124>)
 8001f3c:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 10 - 1;
 8001f3e:	4b3a      	ldr	r3, [pc, #232]	; (8002028 <MX_TIM3_Init+0x120>)
 8001f40:	2209      	movs	r2, #9
 8001f42:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f44:	4b38      	ldr	r3, [pc, #224]	; (8002028 <MX_TIM3_Init+0x120>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 42000 - 1;
 8001f4a:	4b37      	ldr	r3, [pc, #220]	; (8002028 <MX_TIM3_Init+0x120>)
 8001f4c:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8001f50:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f52:	4b35      	ldr	r3, [pc, #212]	; (8002028 <MX_TIM3_Init+0x120>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f58:	4b33      	ldr	r3, [pc, #204]	; (8002028 <MX_TIM3_Init+0x120>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f5e:	4832      	ldr	r0, [pc, #200]	; (8002028 <MX_TIM3_Init+0x120>)
 8001f60:	f004 feb2 	bl	8006cc8 <HAL_TIM_Base_Init>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <MX_TIM3_Init+0x66>
	{
		Error_Handler();
 8001f6a:	f000 fb37 	bl	80025dc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f72:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f74:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f78:	4619      	mov	r1, r3
 8001f7a:	482b      	ldr	r0, [pc, #172]	; (8002028 <MX_TIM3_Init+0x120>)
 8001f7c:	f005 f988 	bl	8007290 <HAL_TIM_ConfigClockSource>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <MX_TIM3_Init+0x82>
	{
		Error_Handler();
 8001f86:	f000 fb29 	bl	80025dc <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001f8a:	4827      	ldr	r0, [pc, #156]	; (8002028 <MX_TIM3_Init+0x120>)
 8001f8c:	f004 ff5c 	bl	8006e48 <HAL_TIM_PWM_Init>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <MX_TIM3_Init+0x92>
	{
		Error_Handler();
 8001f96:	f000 fb21 	bl	80025dc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001fa2:	f107 0320 	add.w	r3, r7, #32
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	481f      	ldr	r0, [pc, #124]	; (8002028 <MX_TIM3_Init+0x120>)
 8001faa:	f005 fd4b 	bl	8007a44 <HAL_TIMEx_MasterConfigSynchronization>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d001      	beq.n	8001fb8 <MX_TIM3_Init+0xb0>
	{
		Error_Handler();
 8001fb4:	f000 fb12 	bl	80025dc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fb8:	2360      	movs	r3, #96	; 0x60
 8001fba:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 21000 - 1;
 8001fbc:	f245 2307 	movw	r3, #20999	; 0x5207
 8001fc0:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fca:	1d3b      	adds	r3, r7, #4
 8001fcc:	2200      	movs	r2, #0
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4815      	ldr	r0, [pc, #84]	; (8002028 <MX_TIM3_Init+0x120>)
 8001fd2:	f005 f89b 	bl	800710c <HAL_TIM_PWM_ConfigChannel>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <MX_TIM3_Init+0xd8>
	{
		Error_Handler();
 8001fdc:	f000 fafe 	bl	80025dc <Error_Handler>
	}
	sConfigOC.Pulse = 10500 - 1;
 8001fe0:	f642 1303 	movw	r3, #10499	; 0x2903
 8001fe4:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001fe6:	1d3b      	adds	r3, r7, #4
 8001fe8:	2204      	movs	r2, #4
 8001fea:	4619      	mov	r1, r3
 8001fec:	480e      	ldr	r0, [pc, #56]	; (8002028 <MX_TIM3_Init+0x120>)
 8001fee:	f005 f88d 	bl	800710c <HAL_TIM_PWM_ConfigChannel>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <MX_TIM3_Init+0xf4>
	{
		Error_Handler();
 8001ff8:	f000 faf0 	bl	80025dc <Error_Handler>
	}
	sConfigOC.Pulse = 5250 - 1;
 8001ffc:	f241 4381 	movw	r3, #5249	; 0x1481
 8002000:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002002:	1d3b      	adds	r3, r7, #4
 8002004:	2208      	movs	r2, #8
 8002006:	4619      	mov	r1, r3
 8002008:	4807      	ldr	r0, [pc, #28]	; (8002028 <MX_TIM3_Init+0x120>)
 800200a:	f005 f87f 	bl	800710c <HAL_TIM_PWM_ConfigChannel>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <MX_TIM3_Init+0x110>
	{
		Error_Handler();
 8002014:	f000 fae2 	bl	80025dc <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8002018:	4803      	ldr	r0, [pc, #12]	; (8002028 <MX_TIM3_Init+0x120>)
 800201a:	f000 fdaf 	bl	8002b7c <HAL_TIM_MspPostInit>

}
 800201e:	bf00      	nop
 8002020:	3738      	adds	r7, #56	; 0x38
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	2000058c 	.word	0x2000058c
 800202c:	40000400 	.word	0x40000400

08002030 <MX_TIM4_Init>:
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b08e      	sub	sp, #56	; 0x38
 8002034:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8002036:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800203a:	2200      	movs	r2, #0
 800203c:	601a      	str	r2, [r3, #0]
 800203e:	605a      	str	r2, [r3, #4]
 8002040:	609a      	str	r2, [r3, #8]
 8002042:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002044:	f107 0320 	add.w	r3, r7, #32
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800204e:	1d3b      	adds	r3, r7, #4
 8002050:	2200      	movs	r2, #0
 8002052:	601a      	str	r2, [r3, #0]
 8002054:	605a      	str	r2, [r3, #4]
 8002056:	609a      	str	r2, [r3, #8]
 8002058:	60da      	str	r2, [r3, #12]
 800205a:	611a      	str	r2, [r3, #16]
 800205c:	615a      	str	r2, [r3, #20]
 800205e:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8002060:	4b3b      	ldr	r3, [pc, #236]	; (8002150 <MX_TIM4_Init+0x120>)
 8002062:	4a3c      	ldr	r2, [pc, #240]	; (8002154 <MX_TIM4_Init+0x124>)
 8002064:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 20 - 1;
 8002066:	4b3a      	ldr	r3, [pc, #232]	; (8002150 <MX_TIM4_Init+0x120>)
 8002068:	2213      	movs	r2, #19
 800206a:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800206c:	4b38      	ldr	r3, [pc, #224]	; (8002150 <MX_TIM4_Init+0x120>)
 800206e:	2200      	movs	r2, #0
 8002070:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 42000 - 1;
 8002072:	4b37      	ldr	r3, [pc, #220]	; (8002150 <MX_TIM4_Init+0x120>)
 8002074:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002078:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800207a:	4b35      	ldr	r3, [pc, #212]	; (8002150 <MX_TIM4_Init+0x120>)
 800207c:	2200      	movs	r2, #0
 800207e:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002080:	4b33      	ldr	r3, [pc, #204]	; (8002150 <MX_TIM4_Init+0x120>)
 8002082:	2200      	movs	r2, #0
 8002084:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002086:	4832      	ldr	r0, [pc, #200]	; (8002150 <MX_TIM4_Init+0x120>)
 8002088:	f004 fe1e 	bl	8006cc8 <HAL_TIM_Base_Init>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <MX_TIM4_Init+0x66>
	{
		Error_Handler();
 8002092:	f000 faa3 	bl	80025dc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002096:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800209a:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800209c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020a0:	4619      	mov	r1, r3
 80020a2:	482b      	ldr	r0, [pc, #172]	; (8002150 <MX_TIM4_Init+0x120>)
 80020a4:	f005 f8f4 	bl	8007290 <HAL_TIM_ConfigClockSource>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <MX_TIM4_Init+0x82>
	{
		Error_Handler();
 80020ae:	f000 fa95 	bl	80025dc <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80020b2:	4827      	ldr	r0, [pc, #156]	; (8002150 <MX_TIM4_Init+0x120>)
 80020b4:	f004 fec8 	bl	8006e48 <HAL_TIM_PWM_Init>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <MX_TIM4_Init+0x92>
	{
		Error_Handler();
 80020be:	f000 fa8d 	bl	80025dc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020c2:	2300      	movs	r3, #0
 80020c4:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020c6:	2300      	movs	r3, #0
 80020c8:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80020ca:	f107 0320 	add.w	r3, r7, #32
 80020ce:	4619      	mov	r1, r3
 80020d0:	481f      	ldr	r0, [pc, #124]	; (8002150 <MX_TIM4_Init+0x120>)
 80020d2:	f005 fcb7 	bl	8007a44 <HAL_TIMEx_MasterConfigSynchronization>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <MX_TIM4_Init+0xb0>
	{
		Error_Handler();
 80020dc:	f000 fa7e 	bl	80025dc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020e0:	2360      	movs	r3, #96	; 0x60
 80020e2:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 21000 - 1;
 80020e4:	f245 2307 	movw	r3, #20999	; 0x5207
 80020e8:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020ea:	2300      	movs	r3, #0
 80020ec:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020ee:	2300      	movs	r3, #0
 80020f0:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020f2:	1d3b      	adds	r3, r7, #4
 80020f4:	2200      	movs	r2, #0
 80020f6:	4619      	mov	r1, r3
 80020f8:	4815      	ldr	r0, [pc, #84]	; (8002150 <MX_TIM4_Init+0x120>)
 80020fa:	f005 f807 	bl	800710c <HAL_TIM_PWM_ConfigChannel>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <MX_TIM4_Init+0xd8>
	{
		Error_Handler();
 8002104:	f000 fa6a 	bl	80025dc <Error_Handler>
	}
	sConfigOC.Pulse = 10500 - 1;
 8002108:	f642 1303 	movw	r3, #10499	; 0x2903
 800210c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800210e:	1d3b      	adds	r3, r7, #4
 8002110:	2204      	movs	r2, #4
 8002112:	4619      	mov	r1, r3
 8002114:	480e      	ldr	r0, [pc, #56]	; (8002150 <MX_TIM4_Init+0x120>)
 8002116:	f004 fff9 	bl	800710c <HAL_TIM_PWM_ConfigChannel>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <MX_TIM4_Init+0xf4>
	{
		Error_Handler();
 8002120:	f000 fa5c 	bl	80025dc <Error_Handler>
	}
	sConfigOC.Pulse = 5250 - 1;
 8002124:	f241 4381 	movw	r3, #5249	; 0x1481
 8002128:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800212a:	1d3b      	adds	r3, r7, #4
 800212c:	2208      	movs	r2, #8
 800212e:	4619      	mov	r1, r3
 8002130:	4807      	ldr	r0, [pc, #28]	; (8002150 <MX_TIM4_Init+0x120>)
 8002132:	f004 ffeb 	bl	800710c <HAL_TIM_PWM_ConfigChannel>
 8002136:	4603      	mov	r3, r0
 8002138:	2b00      	cmp	r3, #0
 800213a:	d001      	beq.n	8002140 <MX_TIM4_Init+0x110>
	{
		Error_Handler();
 800213c:	f000 fa4e 	bl	80025dc <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 8002140:	4803      	ldr	r0, [pc, #12]	; (8002150 <MX_TIM4_Init+0x120>)
 8002142:	f000 fd1b 	bl	8002b7c <HAL_TIM_MspPostInit>

}
 8002146:	bf00      	nop
 8002148:	3738      	adds	r7, #56	; 0x38
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	200005d4 	.word	0x200005d4
 8002154:	40000800 	.word	0x40000800

08002158 <MX_TIM5_Init>:
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b08e      	sub	sp, #56	; 0x38
 800215c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800215e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002162:	2200      	movs	r2, #0
 8002164:	601a      	str	r2, [r3, #0]
 8002166:	605a      	str	r2, [r3, #4]
 8002168:	609a      	str	r2, [r3, #8]
 800216a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800216c:	f107 0320 	add.w	r3, r7, #32
 8002170:	2200      	movs	r2, #0
 8002172:	601a      	str	r2, [r3, #0]
 8002174:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002176:	1d3b      	adds	r3, r7, #4
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	60da      	str	r2, [r3, #12]
 8002182:	611a      	str	r2, [r3, #16]
 8002184:	615a      	str	r2, [r3, #20]
 8002186:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8002188:	4b33      	ldr	r3, [pc, #204]	; (8002258 <MX_TIM5_Init+0x100>)
 800218a:	4a34      	ldr	r2, [pc, #208]	; (800225c <MX_TIM5_Init+0x104>)
 800218c:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 84 - 1;
 800218e:	4b32      	ldr	r3, [pc, #200]	; (8002258 <MX_TIM5_Init+0x100>)
 8002190:	2253      	movs	r2, #83	; 0x53
 8002192:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002194:	4b30      	ldr	r3, [pc, #192]	; (8002258 <MX_TIM5_Init+0x100>)
 8002196:	2200      	movs	r2, #0
 8002198:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 10000 - 1;
 800219a:	4b2f      	ldr	r3, [pc, #188]	; (8002258 <MX_TIM5_Init+0x100>)
 800219c:	f242 720f 	movw	r2, #9999	; 0x270f
 80021a0:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021a2:	4b2d      	ldr	r3, [pc, #180]	; (8002258 <MX_TIM5_Init+0x100>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021a8:	4b2b      	ldr	r3, [pc, #172]	; (8002258 <MX_TIM5_Init+0x100>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80021ae:	482a      	ldr	r0, [pc, #168]	; (8002258 <MX_TIM5_Init+0x100>)
 80021b0:	f004 fd8a 	bl	8006cc8 <HAL_TIM_Base_Init>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <MX_TIM5_Init+0x66>
	{
		Error_Handler();
 80021ba:	f000 fa0f 	bl	80025dc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021c2:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80021c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021c8:	4619      	mov	r1, r3
 80021ca:	4823      	ldr	r0, [pc, #140]	; (8002258 <MX_TIM5_Init+0x100>)
 80021cc:	f005 f860 	bl	8007290 <HAL_TIM_ConfigClockSource>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <MX_TIM5_Init+0x82>
	{
		Error_Handler();
 80021d6:	f000 fa01 	bl	80025dc <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80021da:	481f      	ldr	r0, [pc, #124]	; (8002258 <MX_TIM5_Init+0x100>)
 80021dc:	f004 fe34 	bl	8006e48 <HAL_TIM_PWM_Init>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <MX_TIM5_Init+0x92>
	{
		Error_Handler();
 80021e6:	f000 f9f9 	bl	80025dc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021ea:	2300      	movs	r3, #0
 80021ec:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021ee:	2300      	movs	r3, #0
 80021f0:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80021f2:	f107 0320 	add.w	r3, r7, #32
 80021f6:	4619      	mov	r1, r3
 80021f8:	4817      	ldr	r0, [pc, #92]	; (8002258 <MX_TIM5_Init+0x100>)
 80021fa:	f005 fc23 	bl	8007a44 <HAL_TIMEx_MasterConfigSynchronization>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <MX_TIM5_Init+0xb0>
	{
		Error_Handler();
 8002204:	f000 f9ea 	bl	80025dc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002208:	2360      	movs	r3, #96	; 0x60
 800220a:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 800220c:	2300      	movs	r3, #0
 800220e:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002210:	2300      	movs	r3, #0
 8002212:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002214:	2300      	movs	r3, #0
 8002216:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002218:	1d3b      	adds	r3, r7, #4
 800221a:	2200      	movs	r2, #0
 800221c:	4619      	mov	r1, r3
 800221e:	480e      	ldr	r0, [pc, #56]	; (8002258 <MX_TIM5_Init+0x100>)
 8002220:	f004 ff74 	bl	800710c <HAL_TIM_PWM_ConfigChannel>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <MX_TIM5_Init+0xd6>
	{
		Error_Handler();
 800222a:	f000 f9d7 	bl	80025dc <Error_Handler>
	}
	sConfigOC.Pulse = 5000;
 800222e:	f241 3388 	movw	r3, #5000	; 0x1388
 8002232:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002234:	1d3b      	adds	r3, r7, #4
 8002236:	220c      	movs	r2, #12
 8002238:	4619      	mov	r1, r3
 800223a:	4807      	ldr	r0, [pc, #28]	; (8002258 <MX_TIM5_Init+0x100>)
 800223c:	f004 ff66 	bl	800710c <HAL_TIM_PWM_ConfigChannel>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <MX_TIM5_Init+0xf2>
	{
		Error_Handler();
 8002246:	f000 f9c9 	bl	80025dc <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */
	HAL_TIM_MspPostInit(&htim5);
 800224a:	4803      	ldr	r0, [pc, #12]	; (8002258 <MX_TIM5_Init+0x100>)
 800224c:	f000 fc96 	bl	8002b7c <HAL_TIM_MspPostInit>

}
 8002250:	bf00      	nop
 8002252:	3738      	adds	r7, #56	; 0x38
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	2000061c 	.word	0x2000061c
 800225c:	40000c00 	.word	0x40000c00

08002260 <MX_TIM7_Init>:
 * @brief TIM7 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM7_Init(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM7_Init 0 */

	/* USER CODE END TIM7_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002266:	463b      	mov	r3, r7
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM7_Init 1 */

	/* USER CODE END TIM7_Init 1 */
	htim7.Instance = TIM7;
 800226e:	4b15      	ldr	r3, [pc, #84]	; (80022c4 <MX_TIM7_Init+0x64>)
 8002270:	4a15      	ldr	r2, [pc, #84]	; (80022c8 <MX_TIM7_Init+0x68>)
 8002272:	601a      	str	r2, [r3, #0]
	htim7.Init.Prescaler = 10 - 1;
 8002274:	4b13      	ldr	r3, [pc, #76]	; (80022c4 <MX_TIM7_Init+0x64>)
 8002276:	2209      	movs	r2, #9
 8002278:	605a      	str	r2, [r3, #4]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800227a:	4b12      	ldr	r3, [pc, #72]	; (80022c4 <MX_TIM7_Init+0x64>)
 800227c:	2200      	movs	r2, #0
 800227e:	609a      	str	r2, [r3, #8]
	htim7.Init.Period = 8400 - 1;
 8002280:	4b10      	ldr	r3, [pc, #64]	; (80022c4 <MX_TIM7_Init+0x64>)
 8002282:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8002286:	60da      	str	r2, [r3, #12]
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002288:	4b0e      	ldr	r3, [pc, #56]	; (80022c4 <MX_TIM7_Init+0x64>)
 800228a:	2200      	movs	r2, #0
 800228c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800228e:	480d      	ldr	r0, [pc, #52]	; (80022c4 <MX_TIM7_Init+0x64>)
 8002290:	f004 fd1a 	bl	8006cc8 <HAL_TIM_Base_Init>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <MX_TIM7_Init+0x3e>
	{
		Error_Handler();
 800229a:	f000 f99f 	bl	80025dc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800229e:	2300      	movs	r3, #0
 80022a0:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022a2:	2300      	movs	r3, #0
 80022a4:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80022a6:	463b      	mov	r3, r7
 80022a8:	4619      	mov	r1, r3
 80022aa:	4806      	ldr	r0, [pc, #24]	; (80022c4 <MX_TIM7_Init+0x64>)
 80022ac:	f005 fbca 	bl	8007a44 <HAL_TIMEx_MasterConfigSynchronization>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <MX_TIM7_Init+0x5a>
	{
		Error_Handler();
 80022b6:	f000 f991 	bl	80025dc <Error_Handler>
	}
	/* USER CODE BEGIN TIM7_Init 2 */

	/* USER CODE END TIM7_Init 2 */

}
 80022ba:	bf00      	nop
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	20000664 	.word	0x20000664
 80022c8:	40001400 	.word	0x40001400

080022cc <MX_TIM10_Init>:
 * @brief TIM10 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM10_Init(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b088      	sub	sp, #32
 80022d0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM10_Init 0 */

	/* USER CODE END TIM10_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80022d2:	1d3b      	adds	r3, r7, #4
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	605a      	str	r2, [r3, #4]
 80022da:	609a      	str	r2, [r3, #8]
 80022dc:	60da      	str	r2, [r3, #12]
 80022de:	611a      	str	r2, [r3, #16]
 80022e0:	615a      	str	r2, [r3, #20]
 80022e2:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM10_Init 1 */

	/* USER CODE END TIM10_Init 1 */
	htim10.Instance = TIM10;
 80022e4:	4b1e      	ldr	r3, [pc, #120]	; (8002360 <MX_TIM10_Init+0x94>)
 80022e6:	4a1f      	ldr	r2, [pc, #124]	; (8002364 <MX_TIM10_Init+0x98>)
 80022e8:	601a      	str	r2, [r3, #0]
	htim10.Init.Prescaler = 336 - 1;
 80022ea:	4b1d      	ldr	r3, [pc, #116]	; (8002360 <MX_TIM10_Init+0x94>)
 80022ec:	f240 124f 	movw	r2, #335	; 0x14f
 80022f0:	605a      	str	r2, [r3, #4]
	htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022f2:	4b1b      	ldr	r3, [pc, #108]	; (8002360 <MX_TIM10_Init+0x94>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	609a      	str	r2, [r3, #8]
	htim10.Init.Period = 10000 - 1;
 80022f8:	4b19      	ldr	r3, [pc, #100]	; (8002360 <MX_TIM10_Init+0x94>)
 80022fa:	f242 720f 	movw	r2, #9999	; 0x270f
 80022fe:	60da      	str	r2, [r3, #12]
	htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002300:	4b17      	ldr	r3, [pc, #92]	; (8002360 <MX_TIM10_Init+0x94>)
 8002302:	2200      	movs	r2, #0
 8002304:	611a      	str	r2, [r3, #16]
	htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002306:	4b16      	ldr	r3, [pc, #88]	; (8002360 <MX_TIM10_Init+0x94>)
 8002308:	2200      	movs	r2, #0
 800230a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800230c:	4814      	ldr	r0, [pc, #80]	; (8002360 <MX_TIM10_Init+0x94>)
 800230e:	f004 fcdb 	bl	8006cc8 <HAL_TIM_Base_Init>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <MX_TIM10_Init+0x50>
	{
		Error_Handler();
 8002318:	f000 f960 	bl	80025dc <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 800231c:	4810      	ldr	r0, [pc, #64]	; (8002360 <MX_TIM10_Init+0x94>)
 800231e:	f004 fd93 	bl	8006e48 <HAL_TIM_PWM_Init>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d001      	beq.n	800232c <MX_TIM10_Init+0x60>
	{
		Error_Handler();
 8002328:	f000 f958 	bl	80025dc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800232c:	2360      	movs	r3, #96	; 0x60
 800232e:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 100;
 8002330:	2364      	movs	r3, #100	; 0x64
 8002332:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002334:	2300      	movs	r3, #0
 8002336:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002338:	2300      	movs	r3, #0
 800233a:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800233c:	1d3b      	adds	r3, r7, #4
 800233e:	2200      	movs	r2, #0
 8002340:	4619      	mov	r1, r3
 8002342:	4807      	ldr	r0, [pc, #28]	; (8002360 <MX_TIM10_Init+0x94>)
 8002344:	f004 fee2 	bl	800710c <HAL_TIM_PWM_ConfigChannel>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <MX_TIM10_Init+0x86>
	{
		Error_Handler();
 800234e:	f000 f945 	bl	80025dc <Error_Handler>
	}
	/* USER CODE BEGIN TIM10_Init 2 */

	/* USER CODE END TIM10_Init 2 */
	HAL_TIM_MspPostInit(&htim10);
 8002352:	4803      	ldr	r0, [pc, #12]	; (8002360 <MX_TIM10_Init+0x94>)
 8002354:	f000 fc12 	bl	8002b7c <HAL_TIM_MspPostInit>

}
 8002358:	bf00      	nop
 800235a:	3720      	adds	r7, #32
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	200006ac 	.word	0x200006ac
 8002364:	40014400 	.word	0x40014400

08002368 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 800236c:	4b11      	ldr	r3, [pc, #68]	; (80023b4 <MX_USART3_UART_Init+0x4c>)
 800236e:	4a12      	ldr	r2, [pc, #72]	; (80023b8 <MX_USART3_UART_Init+0x50>)
 8002370:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8002372:	4b10      	ldr	r3, [pc, #64]	; (80023b4 <MX_USART3_UART_Init+0x4c>)
 8002374:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002378:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800237a:	4b0e      	ldr	r3, [pc, #56]	; (80023b4 <MX_USART3_UART_Init+0x4c>)
 800237c:	2200      	movs	r2, #0
 800237e:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8002380:	4b0c      	ldr	r3, [pc, #48]	; (80023b4 <MX_USART3_UART_Init+0x4c>)
 8002382:	2200      	movs	r2, #0
 8002384:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8002386:	4b0b      	ldr	r3, [pc, #44]	; (80023b4 <MX_USART3_UART_Init+0x4c>)
 8002388:	2200      	movs	r2, #0
 800238a:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 800238c:	4b09      	ldr	r3, [pc, #36]	; (80023b4 <MX_USART3_UART_Init+0x4c>)
 800238e:	220c      	movs	r2, #12
 8002390:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002392:	4b08      	ldr	r3, [pc, #32]	; (80023b4 <MX_USART3_UART_Init+0x4c>)
 8002394:	2200      	movs	r2, #0
 8002396:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002398:	4b06      	ldr	r3, [pc, #24]	; (80023b4 <MX_USART3_UART_Init+0x4c>)
 800239a:	2200      	movs	r2, #0
 800239c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 800239e:	4805      	ldr	r0, [pc, #20]	; (80023b4 <MX_USART3_UART_Init+0x4c>)
 80023a0:	f005 fbe0 	bl	8007b64 <HAL_UART_Init>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 80023aa:	f000 f917 	bl	80025dc <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 80023ae:	bf00      	nop
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	200006f4 	.word	0x200006f4
 80023b8:	40004800 	.word	0x40004800

080023bc <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	607b      	str	r3, [r7, #4]
 80023c6:	4b14      	ldr	r3, [pc, #80]	; (8002418 <MX_DMA_Init+0x5c>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	4a13      	ldr	r2, [pc, #76]	; (8002418 <MX_DMA_Init+0x5c>)
 80023cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80023d0:	6313      	str	r3, [r2, #48]	; 0x30
 80023d2:	4b11      	ldr	r3, [pc, #68]	; (8002418 <MX_DMA_Init+0x5c>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023da:	607b      	str	r3, [r7, #4]
 80023dc:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80023de:	2200      	movs	r2, #0
 80023e0:	2100      	movs	r1, #0
 80023e2:	2038      	movs	r0, #56	; 0x38
 80023e4:	f001 fa41 	bl	800386a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80023e8:	2038      	movs	r0, #56	; 0x38
 80023ea:	f001 fa5a 	bl	80038a2 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80023ee:	2200      	movs	r2, #0
 80023f0:	2100      	movs	r1, #0
 80023f2:	203b      	movs	r0, #59	; 0x3b
 80023f4:	f001 fa39 	bl	800386a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80023f8:	203b      	movs	r0, #59	; 0x3b
 80023fa:	f001 fa52 	bl	80038a2 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80023fe:	2200      	movs	r2, #0
 8002400:	2100      	movs	r1, #0
 8002402:	2045      	movs	r0, #69	; 0x45
 8002404:	f001 fa31 	bl	800386a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002408:	2045      	movs	r0, #69	; 0x45
 800240a:	f001 fa4a 	bl	80038a2 <HAL_NVIC_EnableIRQ>

}
 800240e:	bf00      	nop
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	40023800 	.word	0x40023800

0800241c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b08c      	sub	sp, #48	; 0x30
 8002420:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002422:	f107 031c 	add.w	r3, r7, #28
 8002426:	2200      	movs	r2, #0
 8002428:	601a      	str	r2, [r3, #0]
 800242a:	605a      	str	r2, [r3, #4]
 800242c:	609a      	str	r2, [r3, #8]
 800242e:	60da      	str	r2, [r3, #12]
 8002430:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002432:	2300      	movs	r3, #0
 8002434:	61bb      	str	r3, [r7, #24]
 8002436:	4b63      	ldr	r3, [pc, #396]	; (80025c4 <MX_GPIO_Init+0x1a8>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243a:	4a62      	ldr	r2, [pc, #392]	; (80025c4 <MX_GPIO_Init+0x1a8>)
 800243c:	f043 0310 	orr.w	r3, r3, #16
 8002440:	6313      	str	r3, [r2, #48]	; 0x30
 8002442:	4b60      	ldr	r3, [pc, #384]	; (80025c4 <MX_GPIO_Init+0x1a8>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002446:	f003 0310 	and.w	r3, r3, #16
 800244a:	61bb      	str	r3, [r7, #24]
 800244c:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800244e:	2300      	movs	r3, #0
 8002450:	617b      	str	r3, [r7, #20]
 8002452:	4b5c      	ldr	r3, [pc, #368]	; (80025c4 <MX_GPIO_Init+0x1a8>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002456:	4a5b      	ldr	r2, [pc, #364]	; (80025c4 <MX_GPIO_Init+0x1a8>)
 8002458:	f043 0304 	orr.w	r3, r3, #4
 800245c:	6313      	str	r3, [r2, #48]	; 0x30
 800245e:	4b59      	ldr	r3, [pc, #356]	; (80025c4 <MX_GPIO_Init+0x1a8>)
 8002460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002462:	f003 0304 	and.w	r3, r3, #4
 8002466:	617b      	str	r3, [r7, #20]
 8002468:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800246a:	2300      	movs	r3, #0
 800246c:	613b      	str	r3, [r7, #16]
 800246e:	4b55      	ldr	r3, [pc, #340]	; (80025c4 <MX_GPIO_Init+0x1a8>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002472:	4a54      	ldr	r2, [pc, #336]	; (80025c4 <MX_GPIO_Init+0x1a8>)
 8002474:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002478:	6313      	str	r3, [r2, #48]	; 0x30
 800247a:	4b52      	ldr	r3, [pc, #328]	; (80025c4 <MX_GPIO_Init+0x1a8>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002482:	613b      	str	r3, [r7, #16]
 8002484:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002486:	2300      	movs	r3, #0
 8002488:	60fb      	str	r3, [r7, #12]
 800248a:	4b4e      	ldr	r3, [pc, #312]	; (80025c4 <MX_GPIO_Init+0x1a8>)
 800248c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248e:	4a4d      	ldr	r2, [pc, #308]	; (80025c4 <MX_GPIO_Init+0x1a8>)
 8002490:	f043 0301 	orr.w	r3, r3, #1
 8002494:	6313      	str	r3, [r2, #48]	; 0x30
 8002496:	4b4b      	ldr	r3, [pc, #300]	; (80025c4 <MX_GPIO_Init+0x1a8>)
 8002498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249a:	f003 0301 	and.w	r3, r3, #1
 800249e:	60fb      	str	r3, [r7, #12]
 80024a0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80024a2:	2300      	movs	r3, #0
 80024a4:	60bb      	str	r3, [r7, #8]
 80024a6:	4b47      	ldr	r3, [pc, #284]	; (80025c4 <MX_GPIO_Init+0x1a8>)
 80024a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024aa:	4a46      	ldr	r2, [pc, #280]	; (80025c4 <MX_GPIO_Init+0x1a8>)
 80024ac:	f043 0302 	orr.w	r3, r3, #2
 80024b0:	6313      	str	r3, [r2, #48]	; 0x30
 80024b2:	4b44      	ldr	r3, [pc, #272]	; (80025c4 <MX_GPIO_Init+0x1a8>)
 80024b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b6:	f003 0302 	and.w	r3, r3, #2
 80024ba:	60bb      	str	r3, [r7, #8]
 80024bc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80024be:	2300      	movs	r3, #0
 80024c0:	607b      	str	r3, [r7, #4]
 80024c2:	4b40      	ldr	r3, [pc, #256]	; (80025c4 <MX_GPIO_Init+0x1a8>)
 80024c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c6:	4a3f      	ldr	r2, [pc, #252]	; (80025c4 <MX_GPIO_Init+0x1a8>)
 80024c8:	f043 0308 	orr.w	r3, r3, #8
 80024cc:	6313      	str	r3, [r2, #48]	; 0x30
 80024ce:	4b3d      	ldr	r3, [pc, #244]	; (80025c4 <MX_GPIO_Init+0x1a8>)
 80024d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d2:	f003 0308 	and.w	r3, r3, #8
 80024d6:	607b      	str	r3, [r7, #4]
 80024d8:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE,
 80024da:	2200      	movs	r2, #0
 80024dc:	21f7      	movs	r1, #247	; 0xf7
 80024de:	483a      	ldr	r0, [pc, #232]	; (80025c8 <MX_GPIO_Init+0x1ac>)
 80024e0:	f001 ffbc 	bl	800445c <HAL_GPIO_WritePin>
	GPIO_PIN_2 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4 | GPIO_PIN_6, GPIO_PIN_RESET);
 80024e4:	2200      	movs	r2, #0
 80024e6:	2150      	movs	r1, #80	; 0x50
 80024e8:	4838      	ldr	r0, [pc, #224]	; (80025cc <MX_GPIO_Init+0x1b0>)
 80024ea:	f001 ffb7 	bl	800445c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80024ee:	2200      	movs	r2, #0
 80024f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80024f4:	4836      	ldr	r0, [pc, #216]	; (80025d0 <MX_GPIO_Init+0x1b4>)
 80024f6:	f001 ffb1 	bl	800445c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PE2 PE4 PE5 PE6
	 PE7 PE0 PE1 */
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_0 | GPIO_PIN_1;
 80024fa:	23f7      	movs	r3, #247	; 0xf7
 80024fc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024fe:	2301      	movs	r3, #1
 8002500:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002502:	2300      	movs	r3, #0
 8002504:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002506:	2300      	movs	r3, #0
 8002508:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800250a:	f107 031c 	add.w	r3, r7, #28
 800250e:	4619      	mov	r1, r3
 8002510:	482d      	ldr	r0, [pc, #180]	; (80025c8 <MX_GPIO_Init+0x1ac>)
 8002512:	f001 fdef 	bl	80040f4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PE3 */
	GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002516:	2308      	movs	r3, #8
 8002518:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800251a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800251e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002520:	2300      	movs	r3, #0
 8002522:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002524:	f107 031c 	add.w	r3, r7, #28
 8002528:	4619      	mov	r1, r3
 800252a:	4827      	ldr	r0, [pc, #156]	; (80025c8 <MX_GPIO_Init+0x1ac>)
 800252c:	f001 fde2 	bl	80040f4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC15 */
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002530:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002534:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002536:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800253a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253c:	2300      	movs	r3, #0
 800253e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002540:	f107 031c 	add.w	r3, r7, #28
 8002544:	4619      	mov	r1, r3
 8002546:	4823      	ldr	r0, [pc, #140]	; (80025d4 <MX_GPIO_Init+0x1b8>)
 8002548:	f001 fdd4 	bl	80040f4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA4 PA6 */
	GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_6;
 800254c:	2350      	movs	r3, #80	; 0x50
 800254e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002550:	2301      	movs	r3, #1
 8002552:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002554:	2300      	movs	r3, #0
 8002556:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002558:	2300      	movs	r3, #0
 800255a:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800255c:	f107 031c 	add.w	r3, r7, #28
 8002560:	4619      	mov	r1, r3
 8002562:	481a      	ldr	r0, [pc, #104]	; (80025cc <MX_GPIO_Init+0x1b0>)
 8002564:	f001 fdc6 	bl	80040f4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD10 PD4 */
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_4;
 8002568:	f44f 6382 	mov.w	r3, #1040	; 0x410
 800256c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800256e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002572:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002574:	2300      	movs	r3, #0
 8002576:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002578:	f107 031c 	add.w	r3, r7, #28
 800257c:	4619      	mov	r1, r3
 800257e:	4816      	ldr	r0, [pc, #88]	; (80025d8 <MX_GPIO_Init+0x1bc>)
 8002580:	f001 fdb8 	bl	80040f4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC7 */
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002584:	2380      	movs	r3, #128	; 0x80
 8002586:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002588:	2300      	movs	r3, #0
 800258a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258c:	2300      	movs	r3, #0
 800258e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002590:	f107 031c 	add.w	r3, r7, #28
 8002594:	4619      	mov	r1, r3
 8002596:	480f      	ldr	r0, [pc, #60]	; (80025d4 <MX_GPIO_Init+0x1b8>)
 8002598:	f001 fdac 	bl	80040f4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB9 */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 800259c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025a0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025a2:	2301      	movs	r3, #1
 80025a4:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a6:	2300      	movs	r3, #0
 80025a8:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025aa:	2300      	movs	r3, #0
 80025ac:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025ae:	f107 031c 	add.w	r3, r7, #28
 80025b2:	4619      	mov	r1, r3
 80025b4:	4806      	ldr	r0, [pc, #24]	; (80025d0 <MX_GPIO_Init+0x1b4>)
 80025b6:	f001 fd9d 	bl	80040f4 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80025ba:	bf00      	nop
 80025bc:	3730      	adds	r7, #48	; 0x30
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	40023800 	.word	0x40023800
 80025c8:	40021000 	.word	0x40021000
 80025cc:	40020000 	.word	0x40020000
 80025d0:	40020400 	.word	0x40020400
 80025d4:	40020800 	.word	0x40020800
 80025d8:	40020c00 	.word	0x40020c00

080025dc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025e0:	b672      	cpsid	i
}
 80025e2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80025e4:	e7fe      	b.n	80025e4 <Error_Handler+0x8>
	...

080025e8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025ee:	2300      	movs	r3, #0
 80025f0:	607b      	str	r3, [r7, #4]
 80025f2:	4b10      	ldr	r3, [pc, #64]	; (8002634 <HAL_MspInit+0x4c>)
 80025f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025f6:	4a0f      	ldr	r2, [pc, #60]	; (8002634 <HAL_MspInit+0x4c>)
 80025f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025fc:	6453      	str	r3, [r2, #68]	; 0x44
 80025fe:	4b0d      	ldr	r3, [pc, #52]	; (8002634 <HAL_MspInit+0x4c>)
 8002600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002602:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002606:	607b      	str	r3, [r7, #4]
 8002608:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800260a:	2300      	movs	r3, #0
 800260c:	603b      	str	r3, [r7, #0]
 800260e:	4b09      	ldr	r3, [pc, #36]	; (8002634 <HAL_MspInit+0x4c>)
 8002610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002612:	4a08      	ldr	r2, [pc, #32]	; (8002634 <HAL_MspInit+0x4c>)
 8002614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002618:	6413      	str	r3, [r2, #64]	; 0x40
 800261a:	4b06      	ldr	r3, [pc, #24]	; (8002634 <HAL_MspInit+0x4c>)
 800261c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002622:	603b      	str	r3, [r7, #0]
 8002624:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002626:	bf00      	nop
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	40023800 	.word	0x40023800

08002638 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b08a      	sub	sp, #40	; 0x28
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002640:	f107 0314 	add.w	r3, r7, #20
 8002644:	2200      	movs	r2, #0
 8002646:	601a      	str	r2, [r3, #0]
 8002648:	605a      	str	r2, [r3, #4]
 800264a:	609a      	str	r2, [r3, #8]
 800264c:	60da      	str	r2, [r3, #12]
 800264e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a3c      	ldr	r2, [pc, #240]	; (8002748 <HAL_ADC_MspInit+0x110>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d171      	bne.n	800273e <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800265a:	2300      	movs	r3, #0
 800265c:	613b      	str	r3, [r7, #16]
 800265e:	4b3b      	ldr	r3, [pc, #236]	; (800274c <HAL_ADC_MspInit+0x114>)
 8002660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002662:	4a3a      	ldr	r2, [pc, #232]	; (800274c <HAL_ADC_MspInit+0x114>)
 8002664:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002668:	6453      	str	r3, [r2, #68]	; 0x44
 800266a:	4b38      	ldr	r3, [pc, #224]	; (800274c <HAL_ADC_MspInit+0x114>)
 800266c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800266e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002672:	613b      	str	r3, [r7, #16]
 8002674:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002676:	2300      	movs	r3, #0
 8002678:	60fb      	str	r3, [r7, #12]
 800267a:	4b34      	ldr	r3, [pc, #208]	; (800274c <HAL_ADC_MspInit+0x114>)
 800267c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267e:	4a33      	ldr	r2, [pc, #204]	; (800274c <HAL_ADC_MspInit+0x114>)
 8002680:	f043 0304 	orr.w	r3, r3, #4
 8002684:	6313      	str	r3, [r2, #48]	; 0x30
 8002686:	4b31      	ldr	r3, [pc, #196]	; (800274c <HAL_ADC_MspInit+0x114>)
 8002688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268a:	f003 0304 	and.w	r3, r3, #4
 800268e:	60fb      	str	r3, [r7, #12]
 8002690:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002692:	2300      	movs	r3, #0
 8002694:	60bb      	str	r3, [r7, #8]
 8002696:	4b2d      	ldr	r3, [pc, #180]	; (800274c <HAL_ADC_MspInit+0x114>)
 8002698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269a:	4a2c      	ldr	r2, [pc, #176]	; (800274c <HAL_ADC_MspInit+0x114>)
 800269c:	f043 0302 	orr.w	r3, r3, #2
 80026a0:	6313      	str	r3, [r2, #48]	; 0x30
 80026a2:	4b2a      	ldr	r3, [pc, #168]	; (800274c <HAL_ADC_MspInit+0x114>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a6:	f003 0302 	and.w	r3, r3, #2
 80026aa:	60bb      	str	r3, [r7, #8]
 80026ac:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80026ae:	230d      	movs	r3, #13
 80026b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026b2:	2303      	movs	r3, #3
 80026b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b6:	2300      	movs	r3, #0
 80026b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026ba:	f107 0314 	add.w	r3, r7, #20
 80026be:	4619      	mov	r1, r3
 80026c0:	4823      	ldr	r0, [pc, #140]	; (8002750 <HAL_ADC_MspInit+0x118>)
 80026c2:	f001 fd17 	bl	80040f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80026c6:	2302      	movs	r3, #2
 80026c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026ca:	2303      	movs	r3, #3
 80026cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ce:	2300      	movs	r3, #0
 80026d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026d2:	f107 0314 	add.w	r3, r7, #20
 80026d6:	4619      	mov	r1, r3
 80026d8:	481e      	ldr	r0, [pc, #120]	; (8002754 <HAL_ADC_MspInit+0x11c>)
 80026da:	f001 fd0b 	bl	80040f4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80026de:	4b1e      	ldr	r3, [pc, #120]	; (8002758 <HAL_ADC_MspInit+0x120>)
 80026e0:	4a1e      	ldr	r2, [pc, #120]	; (800275c <HAL_ADC_MspInit+0x124>)
 80026e2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80026e4:	4b1c      	ldr	r3, [pc, #112]	; (8002758 <HAL_ADC_MspInit+0x120>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026ea:	4b1b      	ldr	r3, [pc, #108]	; (8002758 <HAL_ADC_MspInit+0x120>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80026f0:	4b19      	ldr	r3, [pc, #100]	; (8002758 <HAL_ADC_MspInit+0x120>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80026f6:	4b18      	ldr	r3, [pc, #96]	; (8002758 <HAL_ADC_MspInit+0x120>)
 80026f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026fc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80026fe:	4b16      	ldr	r3, [pc, #88]	; (8002758 <HAL_ADC_MspInit+0x120>)
 8002700:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002704:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002706:	4b14      	ldr	r3, [pc, #80]	; (8002758 <HAL_ADC_MspInit+0x120>)
 8002708:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800270c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800270e:	4b12      	ldr	r3, [pc, #72]	; (8002758 <HAL_ADC_MspInit+0x120>)
 8002710:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002714:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002716:	4b10      	ldr	r3, [pc, #64]	; (8002758 <HAL_ADC_MspInit+0x120>)
 8002718:	2200      	movs	r2, #0
 800271a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800271c:	4b0e      	ldr	r3, [pc, #56]	; (8002758 <HAL_ADC_MspInit+0x120>)
 800271e:	2200      	movs	r2, #0
 8002720:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002722:	480d      	ldr	r0, [pc, #52]	; (8002758 <HAL_ADC_MspInit+0x120>)
 8002724:	f001 f8d8 	bl	80038d8 <HAL_DMA_Init>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800272e:	f7ff ff55 	bl	80025dc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a08      	ldr	r2, [pc, #32]	; (8002758 <HAL_ADC_MspInit+0x120>)
 8002736:	639a      	str	r2, [r3, #56]	; 0x38
 8002738:	4a07      	ldr	r2, [pc, #28]	; (8002758 <HAL_ADC_MspInit+0x120>)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800273e:	bf00      	nop
 8002740:	3728      	adds	r7, #40	; 0x28
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	40012000 	.word	0x40012000
 800274c:	40023800 	.word	0x40023800
 8002750:	40020800 	.word	0x40020800
 8002754:	40020400 	.word	0x40020400
 8002758:	200002f4 	.word	0x200002f4
 800275c:	40026410 	.word	0x40026410

08002760 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b08a      	sub	sp, #40	; 0x28
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002768:	f107 0314 	add.w	r3, r7, #20
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	605a      	str	r2, [r3, #4]
 8002772:	609a      	str	r2, [r3, #8]
 8002774:	60da      	str	r2, [r3, #12]
 8002776:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a19      	ldr	r2, [pc, #100]	; (80027e4 <HAL_I2C_MspInit+0x84>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d12b      	bne.n	80027da <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002782:	2300      	movs	r3, #0
 8002784:	613b      	str	r3, [r7, #16]
 8002786:	4b18      	ldr	r3, [pc, #96]	; (80027e8 <HAL_I2C_MspInit+0x88>)
 8002788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278a:	4a17      	ldr	r2, [pc, #92]	; (80027e8 <HAL_I2C_MspInit+0x88>)
 800278c:	f043 0302 	orr.w	r3, r3, #2
 8002790:	6313      	str	r3, [r2, #48]	; 0x30
 8002792:	4b15      	ldr	r3, [pc, #84]	; (80027e8 <HAL_I2C_MspInit+0x88>)
 8002794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002796:	f003 0302 	and.w	r3, r3, #2
 800279a:	613b      	str	r3, [r7, #16]
 800279c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800279e:	23c0      	movs	r3, #192	; 0xc0
 80027a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80027a2:	2312      	movs	r3, #18
 80027a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a6:	2300      	movs	r3, #0
 80027a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027aa:	2303      	movs	r3, #3
 80027ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80027ae:	2304      	movs	r3, #4
 80027b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027b2:	f107 0314 	add.w	r3, r7, #20
 80027b6:	4619      	mov	r1, r3
 80027b8:	480c      	ldr	r0, [pc, #48]	; (80027ec <HAL_I2C_MspInit+0x8c>)
 80027ba:	f001 fc9b 	bl	80040f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80027be:	2300      	movs	r3, #0
 80027c0:	60fb      	str	r3, [r7, #12]
 80027c2:	4b09      	ldr	r3, [pc, #36]	; (80027e8 <HAL_I2C_MspInit+0x88>)
 80027c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c6:	4a08      	ldr	r2, [pc, #32]	; (80027e8 <HAL_I2C_MspInit+0x88>)
 80027c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80027cc:	6413      	str	r3, [r2, #64]	; 0x40
 80027ce:	4b06      	ldr	r3, [pc, #24]	; (80027e8 <HAL_I2C_MspInit+0x88>)
 80027d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027d6:	60fb      	str	r3, [r7, #12]
 80027d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80027da:	bf00      	nop
 80027dc:	3728      	adds	r7, #40	; 0x28
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	40005400 	.word	0x40005400
 80027e8:	40023800 	.word	0x40023800
 80027ec:	40020400 	.word	0x40020400

080027f0 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b08a      	sub	sp, #40	; 0x28
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f8:	f107 0314 	add.w	r3, r7, #20
 80027fc:	2200      	movs	r2, #0
 80027fe:	601a      	str	r2, [r3, #0]
 8002800:	605a      	str	r2, [r3, #4]
 8002802:	609a      	str	r2, [r3, #8]
 8002804:	60da      	str	r2, [r3, #12]
 8002806:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a68      	ldr	r2, [pc, #416]	; (80029b0 <HAL_SD_MspInit+0x1c0>)
 800280e:	4293      	cmp	r3, r2
 8002810:	f040 80c9 	bne.w	80029a6 <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002814:	2300      	movs	r3, #0
 8002816:	613b      	str	r3, [r7, #16]
 8002818:	4b66      	ldr	r3, [pc, #408]	; (80029b4 <HAL_SD_MspInit+0x1c4>)
 800281a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281c:	4a65      	ldr	r2, [pc, #404]	; (80029b4 <HAL_SD_MspInit+0x1c4>)
 800281e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002822:	6453      	str	r3, [r2, #68]	; 0x44
 8002824:	4b63      	ldr	r3, [pc, #396]	; (80029b4 <HAL_SD_MspInit+0x1c4>)
 8002826:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002828:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800282c:	613b      	str	r3, [r7, #16]
 800282e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002830:	2300      	movs	r3, #0
 8002832:	60fb      	str	r3, [r7, #12]
 8002834:	4b5f      	ldr	r3, [pc, #380]	; (80029b4 <HAL_SD_MspInit+0x1c4>)
 8002836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002838:	4a5e      	ldr	r2, [pc, #376]	; (80029b4 <HAL_SD_MspInit+0x1c4>)
 800283a:	f043 0304 	orr.w	r3, r3, #4
 800283e:	6313      	str	r3, [r2, #48]	; 0x30
 8002840:	4b5c      	ldr	r3, [pc, #368]	; (80029b4 <HAL_SD_MspInit+0x1c4>)
 8002842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002844:	f003 0304 	and.w	r3, r3, #4
 8002848:	60fb      	str	r3, [r7, #12]
 800284a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800284c:	2300      	movs	r3, #0
 800284e:	60bb      	str	r3, [r7, #8]
 8002850:	4b58      	ldr	r3, [pc, #352]	; (80029b4 <HAL_SD_MspInit+0x1c4>)
 8002852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002854:	4a57      	ldr	r2, [pc, #348]	; (80029b4 <HAL_SD_MspInit+0x1c4>)
 8002856:	f043 0308 	orr.w	r3, r3, #8
 800285a:	6313      	str	r3, [r2, #48]	; 0x30
 800285c:	4b55      	ldr	r3, [pc, #340]	; (80029b4 <HAL_SD_MspInit+0x1c4>)
 800285e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002860:	f003 0308 	and.w	r3, r3, #8
 8002864:	60bb      	str	r3, [r7, #8]
 8002866:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002868:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800286c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800286e:	2302      	movs	r3, #2
 8002870:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002872:	2300      	movs	r3, #0
 8002874:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002876:	2303      	movs	r3, #3
 8002878:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800287a:	230c      	movs	r3, #12
 800287c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800287e:	f107 0314 	add.w	r3, r7, #20
 8002882:	4619      	mov	r1, r3
 8002884:	484c      	ldr	r0, [pc, #304]	; (80029b8 <HAL_SD_MspInit+0x1c8>)
 8002886:	f001 fc35 	bl	80040f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800288a:	2304      	movs	r3, #4
 800288c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800288e:	2302      	movs	r3, #2
 8002890:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002892:	2300      	movs	r3, #0
 8002894:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002896:	2303      	movs	r3, #3
 8002898:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800289a:	230c      	movs	r3, #12
 800289c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800289e:	f107 0314 	add.w	r3, r7, #20
 80028a2:	4619      	mov	r1, r3
 80028a4:	4845      	ldr	r0, [pc, #276]	; (80029bc <HAL_SD_MspInit+0x1cc>)
 80028a6:	f001 fc25 	bl	80040f4 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 80028aa:	4b45      	ldr	r3, [pc, #276]	; (80029c0 <HAL_SD_MspInit+0x1d0>)
 80028ac:	4a45      	ldr	r2, [pc, #276]	; (80029c4 <HAL_SD_MspInit+0x1d4>)
 80028ae:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80028b0:	4b43      	ldr	r3, [pc, #268]	; (80029c0 <HAL_SD_MspInit+0x1d0>)
 80028b2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80028b6:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80028b8:	4b41      	ldr	r3, [pc, #260]	; (80029c0 <HAL_SD_MspInit+0x1d0>)
 80028ba:	2240      	movs	r2, #64	; 0x40
 80028bc:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028be:	4b40      	ldr	r3, [pc, #256]	; (80029c0 <HAL_SD_MspInit+0x1d0>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80028c4:	4b3e      	ldr	r3, [pc, #248]	; (80029c0 <HAL_SD_MspInit+0x1d0>)
 80028c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80028ca:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80028cc:	4b3c      	ldr	r3, [pc, #240]	; (80029c0 <HAL_SD_MspInit+0x1d0>)
 80028ce:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80028d2:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80028d4:	4b3a      	ldr	r3, [pc, #232]	; (80029c0 <HAL_SD_MspInit+0x1d0>)
 80028d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80028da:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80028dc:	4b38      	ldr	r3, [pc, #224]	; (80029c0 <HAL_SD_MspInit+0x1d0>)
 80028de:	2220      	movs	r2, #32
 80028e0:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 80028e2:	4b37      	ldr	r3, [pc, #220]	; (80029c0 <HAL_SD_MspInit+0x1d0>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80028e8:	4b35      	ldr	r3, [pc, #212]	; (80029c0 <HAL_SD_MspInit+0x1d0>)
 80028ea:	2204      	movs	r2, #4
 80028ec:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80028ee:	4b34      	ldr	r3, [pc, #208]	; (80029c0 <HAL_SD_MspInit+0x1d0>)
 80028f0:	2203      	movs	r2, #3
 80028f2:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80028f4:	4b32      	ldr	r3, [pc, #200]	; (80029c0 <HAL_SD_MspInit+0x1d0>)
 80028f6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80028fa:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80028fc:	4b30      	ldr	r3, [pc, #192]	; (80029c0 <HAL_SD_MspInit+0x1d0>)
 80028fe:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002902:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8002904:	482e      	ldr	r0, [pc, #184]	; (80029c0 <HAL_SD_MspInit+0x1d0>)
 8002906:	f000 ffe7 	bl	80038d8 <HAL_DMA_Init>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d001      	beq.n	8002914 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 8002910:	f7ff fe64 	bl	80025dc <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	4a2a      	ldr	r2, [pc, #168]	; (80029c0 <HAL_SD_MspInit+0x1d0>)
 8002918:	63da      	str	r2, [r3, #60]	; 0x3c
 800291a:	4a29      	ldr	r2, [pc, #164]	; (80029c0 <HAL_SD_MspInit+0x1d0>)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 8002920:	4b29      	ldr	r3, [pc, #164]	; (80029c8 <HAL_SD_MspInit+0x1d8>)
 8002922:	4a2a      	ldr	r2, [pc, #168]	; (80029cc <HAL_SD_MspInit+0x1dc>)
 8002924:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8002926:	4b28      	ldr	r3, [pc, #160]	; (80029c8 <HAL_SD_MspInit+0x1d8>)
 8002928:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800292c:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800292e:	4b26      	ldr	r3, [pc, #152]	; (80029c8 <HAL_SD_MspInit+0x1d8>)
 8002930:	2200      	movs	r2, #0
 8002932:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002934:	4b24      	ldr	r3, [pc, #144]	; (80029c8 <HAL_SD_MspInit+0x1d8>)
 8002936:	2200      	movs	r2, #0
 8002938:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800293a:	4b23      	ldr	r3, [pc, #140]	; (80029c8 <HAL_SD_MspInit+0x1d8>)
 800293c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002940:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002942:	4b21      	ldr	r3, [pc, #132]	; (80029c8 <HAL_SD_MspInit+0x1d8>)
 8002944:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002948:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800294a:	4b1f      	ldr	r3, [pc, #124]	; (80029c8 <HAL_SD_MspInit+0x1d8>)
 800294c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002950:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8002952:	4b1d      	ldr	r3, [pc, #116]	; (80029c8 <HAL_SD_MspInit+0x1d8>)
 8002954:	2220      	movs	r2, #32
 8002956:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002958:	4b1b      	ldr	r3, [pc, #108]	; (80029c8 <HAL_SD_MspInit+0x1d8>)
 800295a:	2200      	movs	r2, #0
 800295c:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800295e:	4b1a      	ldr	r3, [pc, #104]	; (80029c8 <HAL_SD_MspInit+0x1d8>)
 8002960:	2204      	movs	r2, #4
 8002962:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002964:	4b18      	ldr	r3, [pc, #96]	; (80029c8 <HAL_SD_MspInit+0x1d8>)
 8002966:	2203      	movs	r2, #3
 8002968:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800296a:	4b17      	ldr	r3, [pc, #92]	; (80029c8 <HAL_SD_MspInit+0x1d8>)
 800296c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002970:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002972:	4b15      	ldr	r3, [pc, #84]	; (80029c8 <HAL_SD_MspInit+0x1d8>)
 8002974:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002978:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800297a:	4813      	ldr	r0, [pc, #76]	; (80029c8 <HAL_SD_MspInit+0x1d8>)
 800297c:	f000 ffac 	bl	80038d8 <HAL_DMA_Init>
 8002980:	4603      	mov	r3, r0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d001      	beq.n	800298a <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 8002986:	f7ff fe29 	bl	80025dc <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	4a0e      	ldr	r2, [pc, #56]	; (80029c8 <HAL_SD_MspInit+0x1d8>)
 800298e:	641a      	str	r2, [r3, #64]	; 0x40
 8002990:	4a0d      	ldr	r2, [pc, #52]	; (80029c8 <HAL_SD_MspInit+0x1d8>)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8002996:	2200      	movs	r2, #0
 8002998:	2100      	movs	r1, #0
 800299a:	2031      	movs	r0, #49	; 0x31
 800299c:	f000 ff65 	bl	800386a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80029a0:	2031      	movs	r0, #49	; 0x31
 80029a2:	f000 ff7e 	bl	80038a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 80029a6:	bf00      	nop
 80029a8:	3728      	adds	r7, #40	; 0x28
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	40012c00 	.word	0x40012c00
 80029b4:	40023800 	.word	0x40023800
 80029b8:	40020800 	.word	0x40020800
 80029bc:	40020c00 	.word	0x40020c00
 80029c0:	2000042c 	.word	0x2000042c
 80029c4:	40026458 	.word	0x40026458
 80029c8:	2000048c 	.word	0x2000048c
 80029cc:	400264a0 	.word	0x400264a0

080029d0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b08a      	sub	sp, #40	; 0x28
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d8:	f107 0314 	add.w	r3, r7, #20
 80029dc:	2200      	movs	r2, #0
 80029de:	601a      	str	r2, [r3, #0]
 80029e0:	605a      	str	r2, [r3, #4]
 80029e2:	609a      	str	r2, [r3, #8]
 80029e4:	60da      	str	r2, [r3, #12]
 80029e6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a19      	ldr	r2, [pc, #100]	; (8002a54 <HAL_SPI_MspInit+0x84>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d12c      	bne.n	8002a4c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80029f2:	2300      	movs	r3, #0
 80029f4:	613b      	str	r3, [r7, #16]
 80029f6:	4b18      	ldr	r3, [pc, #96]	; (8002a58 <HAL_SPI_MspInit+0x88>)
 80029f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fa:	4a17      	ldr	r2, [pc, #92]	; (8002a58 <HAL_SPI_MspInit+0x88>)
 80029fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a00:	6413      	str	r3, [r2, #64]	; 0x40
 8002a02:	4b15      	ldr	r3, [pc, #84]	; (8002a58 <HAL_SPI_MspInit+0x88>)
 8002a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a0a:	613b      	str	r3, [r7, #16]
 8002a0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a0e:	2300      	movs	r3, #0
 8002a10:	60fb      	str	r3, [r7, #12]
 8002a12:	4b11      	ldr	r3, [pc, #68]	; (8002a58 <HAL_SPI_MspInit+0x88>)
 8002a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a16:	4a10      	ldr	r2, [pc, #64]	; (8002a58 <HAL_SPI_MspInit+0x88>)
 8002a18:	f043 0302 	orr.w	r3, r3, #2
 8002a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a1e:	4b0e      	ldr	r3, [pc, #56]	; (8002a58 <HAL_SPI_MspInit+0x88>)
 8002a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a22:	f003 0302 	and.w	r3, r3, #2
 8002a26:	60fb      	str	r3, [r7, #12]
 8002a28:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8002a2a:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8002a2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a30:	2302      	movs	r3, #2
 8002a32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a34:	2300      	movs	r3, #0
 8002a36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a3c:	2305      	movs	r3, #5
 8002a3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a40:	f107 0314 	add.w	r3, r7, #20
 8002a44:	4619      	mov	r1, r3
 8002a46:	4805      	ldr	r0, [pc, #20]	; (8002a5c <HAL_SPI_MspInit+0x8c>)
 8002a48:	f001 fb54 	bl	80040f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002a4c:	bf00      	nop
 8002a4e:	3728      	adds	r7, #40	; 0x28
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	40003800 	.word	0x40003800
 8002a58:	40023800 	.word	0x40023800
 8002a5c:	40020400 	.word	0x40020400

08002a60 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b089      	sub	sp, #36	; 0x24
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a70:	d10e      	bne.n	8002a90 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a72:	2300      	movs	r3, #0
 8002a74:	61fb      	str	r3, [r7, #28]
 8002a76:	4b3b      	ldr	r3, [pc, #236]	; (8002b64 <HAL_TIM_Base_MspInit+0x104>)
 8002a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7a:	4a3a      	ldr	r2, [pc, #232]	; (8002b64 <HAL_TIM_Base_MspInit+0x104>)
 8002a7c:	f043 0301 	orr.w	r3, r3, #1
 8002a80:	6413      	str	r3, [r2, #64]	; 0x40
 8002a82:	4b38      	ldr	r3, [pc, #224]	; (8002b64 <HAL_TIM_Base_MspInit+0x104>)
 8002a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a86:	f003 0301 	and.w	r3, r3, #1
 8002a8a:	61fb      	str	r3, [r7, #28]
 8002a8c:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002a8e:	e062      	b.n	8002b56 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM3)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a34      	ldr	r2, [pc, #208]	; (8002b68 <HAL_TIM_Base_MspInit+0x108>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d10e      	bne.n	8002ab8 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	61bb      	str	r3, [r7, #24]
 8002a9e:	4b31      	ldr	r3, [pc, #196]	; (8002b64 <HAL_TIM_Base_MspInit+0x104>)
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa2:	4a30      	ldr	r2, [pc, #192]	; (8002b64 <HAL_TIM_Base_MspInit+0x104>)
 8002aa4:	f043 0302 	orr.w	r3, r3, #2
 8002aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8002aaa:	4b2e      	ldr	r3, [pc, #184]	; (8002b64 <HAL_TIM_Base_MspInit+0x104>)
 8002aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aae:	f003 0302 	and.w	r3, r3, #2
 8002ab2:	61bb      	str	r3, [r7, #24]
 8002ab4:	69bb      	ldr	r3, [r7, #24]
}
 8002ab6:	e04e      	b.n	8002b56 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM4)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a2b      	ldr	r2, [pc, #172]	; (8002b6c <HAL_TIM_Base_MspInit+0x10c>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d10e      	bne.n	8002ae0 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	617b      	str	r3, [r7, #20]
 8002ac6:	4b27      	ldr	r3, [pc, #156]	; (8002b64 <HAL_TIM_Base_MspInit+0x104>)
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	4a26      	ldr	r2, [pc, #152]	; (8002b64 <HAL_TIM_Base_MspInit+0x104>)
 8002acc:	f043 0304 	orr.w	r3, r3, #4
 8002ad0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ad2:	4b24      	ldr	r3, [pc, #144]	; (8002b64 <HAL_TIM_Base_MspInit+0x104>)
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad6:	f003 0304 	and.w	r3, r3, #4
 8002ada:	617b      	str	r3, [r7, #20]
 8002adc:	697b      	ldr	r3, [r7, #20]
}
 8002ade:	e03a      	b.n	8002b56 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM5)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a22      	ldr	r2, [pc, #136]	; (8002b70 <HAL_TIM_Base_MspInit+0x110>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d10e      	bne.n	8002b08 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002aea:	2300      	movs	r3, #0
 8002aec:	613b      	str	r3, [r7, #16]
 8002aee:	4b1d      	ldr	r3, [pc, #116]	; (8002b64 <HAL_TIM_Base_MspInit+0x104>)
 8002af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af2:	4a1c      	ldr	r2, [pc, #112]	; (8002b64 <HAL_TIM_Base_MspInit+0x104>)
 8002af4:	f043 0308 	orr.w	r3, r3, #8
 8002af8:	6413      	str	r3, [r2, #64]	; 0x40
 8002afa:	4b1a      	ldr	r3, [pc, #104]	; (8002b64 <HAL_TIM_Base_MspInit+0x104>)
 8002afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afe:	f003 0308 	and.w	r3, r3, #8
 8002b02:	613b      	str	r3, [r7, #16]
 8002b04:	693b      	ldr	r3, [r7, #16]
}
 8002b06:	e026      	b.n	8002b56 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM7)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a19      	ldr	r2, [pc, #100]	; (8002b74 <HAL_TIM_Base_MspInit+0x114>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d10e      	bne.n	8002b30 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002b12:	2300      	movs	r3, #0
 8002b14:	60fb      	str	r3, [r7, #12]
 8002b16:	4b13      	ldr	r3, [pc, #76]	; (8002b64 <HAL_TIM_Base_MspInit+0x104>)
 8002b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1a:	4a12      	ldr	r2, [pc, #72]	; (8002b64 <HAL_TIM_Base_MspInit+0x104>)
 8002b1c:	f043 0320 	orr.w	r3, r3, #32
 8002b20:	6413      	str	r3, [r2, #64]	; 0x40
 8002b22:	4b10      	ldr	r3, [pc, #64]	; (8002b64 <HAL_TIM_Base_MspInit+0x104>)
 8002b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b26:	f003 0320 	and.w	r3, r3, #32
 8002b2a:	60fb      	str	r3, [r7, #12]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
}
 8002b2e:	e012      	b.n	8002b56 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM10)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a10      	ldr	r2, [pc, #64]	; (8002b78 <HAL_TIM_Base_MspInit+0x118>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d10d      	bne.n	8002b56 <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	60bb      	str	r3, [r7, #8]
 8002b3e:	4b09      	ldr	r3, [pc, #36]	; (8002b64 <HAL_TIM_Base_MspInit+0x104>)
 8002b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b42:	4a08      	ldr	r2, [pc, #32]	; (8002b64 <HAL_TIM_Base_MspInit+0x104>)
 8002b44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b48:	6453      	str	r3, [r2, #68]	; 0x44
 8002b4a:	4b06      	ldr	r3, [pc, #24]	; (8002b64 <HAL_TIM_Base_MspInit+0x104>)
 8002b4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b52:	60bb      	str	r3, [r7, #8]
 8002b54:	68bb      	ldr	r3, [r7, #8]
}
 8002b56:	bf00      	nop
 8002b58:	3724      	adds	r7, #36	; 0x24
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	40023800 	.word	0x40023800
 8002b68:	40000400 	.word	0x40000400
 8002b6c:	40000800 	.word	0x40000800
 8002b70:	40000c00 	.word	0x40000c00
 8002b74:	40001400 	.word	0x40001400
 8002b78:	40014400 	.word	0x40014400

08002b7c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b08e      	sub	sp, #56	; 0x38
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b88:	2200      	movs	r2, #0
 8002b8a:	601a      	str	r2, [r3, #0]
 8002b8c:	605a      	str	r2, [r3, #4]
 8002b8e:	609a      	str	r2, [r3, #8]
 8002b90:	60da      	str	r2, [r3, #12]
 8002b92:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b9c:	d11e      	bne.n	8002bdc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	623b      	str	r3, [r7, #32]
 8002ba2:	4b68      	ldr	r3, [pc, #416]	; (8002d44 <HAL_TIM_MspPostInit+0x1c8>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba6:	4a67      	ldr	r2, [pc, #412]	; (8002d44 <HAL_TIM_MspPostInit+0x1c8>)
 8002ba8:	f043 0301 	orr.w	r3, r3, #1
 8002bac:	6313      	str	r3, [r2, #48]	; 0x30
 8002bae:	4b65      	ldr	r3, [pc, #404]	; (8002d44 <HAL_TIM_MspPostInit+0x1c8>)
 8002bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	623b      	str	r3, [r7, #32]
 8002bb8:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002bba:	2320      	movs	r3, #32
 8002bbc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bbe:	2302      	movs	r3, #2
 8002bc0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	485c      	ldr	r0, [pc, #368]	; (8002d48 <HAL_TIM_MspPostInit+0x1cc>)
 8002bd6:	f001 fa8d 	bl	80040f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8002bda:	e0ae      	b.n	8002d3a <HAL_TIM_MspPostInit+0x1be>
  else if(htim->Instance==TIM3)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a5a      	ldr	r2, [pc, #360]	; (8002d4c <HAL_TIM_MspPostInit+0x1d0>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d13c      	bne.n	8002c60 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002be6:	2300      	movs	r3, #0
 8002be8:	61fb      	str	r3, [r7, #28]
 8002bea:	4b56      	ldr	r3, [pc, #344]	; (8002d44 <HAL_TIM_MspPostInit+0x1c8>)
 8002bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bee:	4a55      	ldr	r2, [pc, #340]	; (8002d44 <HAL_TIM_MspPostInit+0x1c8>)
 8002bf0:	f043 0302 	orr.w	r3, r3, #2
 8002bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8002bf6:	4b53      	ldr	r3, [pc, #332]	; (8002d44 <HAL_TIM_MspPostInit+0x1c8>)
 8002bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bfa:	f003 0302 	and.w	r3, r3, #2
 8002bfe:	61fb      	str	r3, [r7, #28]
 8002c00:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c02:	2300      	movs	r3, #0
 8002c04:	61bb      	str	r3, [r7, #24]
 8002c06:	4b4f      	ldr	r3, [pc, #316]	; (8002d44 <HAL_TIM_MspPostInit+0x1c8>)
 8002c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0a:	4a4e      	ldr	r2, [pc, #312]	; (8002d44 <HAL_TIM_MspPostInit+0x1c8>)
 8002c0c:	f043 0304 	orr.w	r3, r3, #4
 8002c10:	6313      	str	r3, [r2, #48]	; 0x30
 8002c12:	4b4c      	ldr	r3, [pc, #304]	; (8002d44 <HAL_TIM_MspPostInit+0x1c8>)
 8002c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c16:	f003 0304 	and.w	r3, r3, #4
 8002c1a:	61bb      	str	r3, [r7, #24]
 8002c1c:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 8002c1e:	2321      	movs	r3, #33	; 0x21
 8002c20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c22:	2302      	movs	r3, #2
 8002c24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c26:	2300      	movs	r3, #0
 8002c28:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002c2e:	2302      	movs	r3, #2
 8002c30:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c36:	4619      	mov	r1, r3
 8002c38:	4845      	ldr	r0, [pc, #276]	; (8002d50 <HAL_TIM_MspPostInit+0x1d4>)
 8002c3a:	f001 fa5b 	bl	80040f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002c3e:	2340      	movs	r3, #64	; 0x40
 8002c40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c42:	2302      	movs	r3, #2
 8002c44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c46:	2300      	movs	r3, #0
 8002c48:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002c4e:	2302      	movs	r3, #2
 8002c50:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c56:	4619      	mov	r1, r3
 8002c58:	483e      	ldr	r0, [pc, #248]	; (8002d54 <HAL_TIM_MspPostInit+0x1d8>)
 8002c5a:	f001 fa4b 	bl	80040f4 <HAL_GPIO_Init>
}
 8002c5e:	e06c      	b.n	8002d3a <HAL_TIM_MspPostInit+0x1be>
  else if(htim->Instance==TIM4)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a3c      	ldr	r2, [pc, #240]	; (8002d58 <HAL_TIM_MspPostInit+0x1dc>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d11f      	bne.n	8002caa <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	617b      	str	r3, [r7, #20]
 8002c6e:	4b35      	ldr	r3, [pc, #212]	; (8002d44 <HAL_TIM_MspPostInit+0x1c8>)
 8002c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c72:	4a34      	ldr	r2, [pc, #208]	; (8002d44 <HAL_TIM_MspPostInit+0x1c8>)
 8002c74:	f043 0308 	orr.w	r3, r3, #8
 8002c78:	6313      	str	r3, [r2, #48]	; 0x30
 8002c7a:	4b32      	ldr	r3, [pc, #200]	; (8002d44 <HAL_TIM_MspPostInit+0x1c8>)
 8002c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c7e:	f003 0308 	and.w	r3, r3, #8
 8002c82:	617b      	str	r3, [r7, #20]
 8002c84:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002c86:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002c8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c8c:	2302      	movs	r3, #2
 8002c8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c90:	2300      	movs	r3, #0
 8002c92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c94:	2300      	movs	r3, #0
 8002c96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002c98:	2302      	movs	r3, #2
 8002c9a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	482e      	ldr	r0, [pc, #184]	; (8002d5c <HAL_TIM_MspPostInit+0x1e0>)
 8002ca4:	f001 fa26 	bl	80040f4 <HAL_GPIO_Init>
}
 8002ca8:	e047      	b.n	8002d3a <HAL_TIM_MspPostInit+0x1be>
  else if(htim->Instance==TIM5)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a2c      	ldr	r2, [pc, #176]	; (8002d60 <HAL_TIM_MspPostInit+0x1e4>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d11e      	bne.n	8002cf2 <HAL_TIM_MspPostInit+0x176>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	613b      	str	r3, [r7, #16]
 8002cb8:	4b22      	ldr	r3, [pc, #136]	; (8002d44 <HAL_TIM_MspPostInit+0x1c8>)
 8002cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cbc:	4a21      	ldr	r2, [pc, #132]	; (8002d44 <HAL_TIM_MspPostInit+0x1c8>)
 8002cbe:	f043 0301 	orr.w	r3, r3, #1
 8002cc2:	6313      	str	r3, [r2, #48]	; 0x30
 8002cc4:	4b1f      	ldr	r3, [pc, #124]	; (8002d44 <HAL_TIM_MspPostInit+0x1c8>)
 8002cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc8:	f003 0301 	and.w	r3, r3, #1
 8002ccc:	613b      	str	r3, [r7, #16]
 8002cce:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8002cd0:	2309      	movs	r3, #9
 8002cd2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cd4:	2302      	movs	r3, #2
 8002cd6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002ce0:	2302      	movs	r3, #2
 8002ce2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ce4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ce8:	4619      	mov	r1, r3
 8002cea:	4817      	ldr	r0, [pc, #92]	; (8002d48 <HAL_TIM_MspPostInit+0x1cc>)
 8002cec:	f001 fa02 	bl	80040f4 <HAL_GPIO_Init>
}
 8002cf0:	e023      	b.n	8002d3a <HAL_TIM_MspPostInit+0x1be>
  else if(htim->Instance==TIM10)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a1b      	ldr	r2, [pc, #108]	; (8002d64 <HAL_TIM_MspPostInit+0x1e8>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d11e      	bne.n	8002d3a <HAL_TIM_MspPostInit+0x1be>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	60fb      	str	r3, [r7, #12]
 8002d00:	4b10      	ldr	r3, [pc, #64]	; (8002d44 <HAL_TIM_MspPostInit+0x1c8>)
 8002d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d04:	4a0f      	ldr	r2, [pc, #60]	; (8002d44 <HAL_TIM_MspPostInit+0x1c8>)
 8002d06:	f043 0302 	orr.w	r3, r3, #2
 8002d0a:	6313      	str	r3, [r2, #48]	; 0x30
 8002d0c:	4b0d      	ldr	r3, [pc, #52]	; (8002d44 <HAL_TIM_MspPostInit+0x1c8>)
 8002d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d10:	f003 0302 	and.w	r3, r3, #2
 8002d14:	60fb      	str	r3, [r7, #12]
 8002d16:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002d18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d1e:	2302      	movs	r3, #2
 8002d20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d22:	2300      	movs	r3, #0
 8002d24:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d26:	2300      	movs	r3, #0
 8002d28:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d32:	4619      	mov	r1, r3
 8002d34:	4806      	ldr	r0, [pc, #24]	; (8002d50 <HAL_TIM_MspPostInit+0x1d4>)
 8002d36:	f001 f9dd 	bl	80040f4 <HAL_GPIO_Init>
}
 8002d3a:	bf00      	nop
 8002d3c:	3738      	adds	r7, #56	; 0x38
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	40023800 	.word	0x40023800
 8002d48:	40020000 	.word	0x40020000
 8002d4c:	40000400 	.word	0x40000400
 8002d50:	40020400 	.word	0x40020400
 8002d54:	40020800 	.word	0x40020800
 8002d58:	40000800 	.word	0x40000800
 8002d5c:	40020c00 	.word	0x40020c00
 8002d60:	40000c00 	.word	0x40000c00
 8002d64:	40014400 	.word	0x40014400

08002d68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b08a      	sub	sp, #40	; 0x28
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d70:	f107 0314 	add.w	r3, r7, #20
 8002d74:	2200      	movs	r2, #0
 8002d76:	601a      	str	r2, [r3, #0]
 8002d78:	605a      	str	r2, [r3, #4]
 8002d7a:	609a      	str	r2, [r3, #8]
 8002d7c:	60da      	str	r2, [r3, #12]
 8002d7e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a19      	ldr	r2, [pc, #100]	; (8002dec <HAL_UART_MspInit+0x84>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d12c      	bne.n	8002de4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	613b      	str	r3, [r7, #16]
 8002d8e:	4b18      	ldr	r3, [pc, #96]	; (8002df0 <HAL_UART_MspInit+0x88>)
 8002d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d92:	4a17      	ldr	r2, [pc, #92]	; (8002df0 <HAL_UART_MspInit+0x88>)
 8002d94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d98:	6413      	str	r3, [r2, #64]	; 0x40
 8002d9a:	4b15      	ldr	r3, [pc, #84]	; (8002df0 <HAL_UART_MspInit+0x88>)
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002da2:	613b      	str	r3, [r7, #16]
 8002da4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002da6:	2300      	movs	r3, #0
 8002da8:	60fb      	str	r3, [r7, #12]
 8002daa:	4b11      	ldr	r3, [pc, #68]	; (8002df0 <HAL_UART_MspInit+0x88>)
 8002dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dae:	4a10      	ldr	r2, [pc, #64]	; (8002df0 <HAL_UART_MspInit+0x88>)
 8002db0:	f043 0308 	orr.w	r3, r3, #8
 8002db4:	6313      	str	r3, [r2, #48]	; 0x30
 8002db6:	4b0e      	ldr	r3, [pc, #56]	; (8002df0 <HAL_UART_MspInit+0x88>)
 8002db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dba:	f003 0308 	and.w	r3, r3, #8
 8002dbe:	60fb      	str	r3, [r7, #12]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002dc2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002dc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dc8:	2302      	movs	r3, #2
 8002dca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002dd4:	2307      	movs	r3, #7
 8002dd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002dd8:	f107 0314 	add.w	r3, r7, #20
 8002ddc:	4619      	mov	r1, r3
 8002dde:	4805      	ldr	r0, [pc, #20]	; (8002df4 <HAL_UART_MspInit+0x8c>)
 8002de0:	f001 f988 	bl	80040f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002de4:	bf00      	nop
 8002de6:	3728      	adds	r7, #40	; 0x28
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	40004800 	.word	0x40004800
 8002df0:	40023800 	.word	0x40023800
 8002df4:	40020c00 	.word	0x40020c00

08002df8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002dfc:	e7fe      	b.n	8002dfc <NMI_Handler+0x4>

08002dfe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002dfe:	b480      	push	{r7}
 8002e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e02:	e7fe      	b.n	8002e02 <HardFault_Handler+0x4>

08002e04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e08:	e7fe      	b.n	8002e08 <MemManage_Handler+0x4>

08002e0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e0e:	e7fe      	b.n	8002e0e <BusFault_Handler+0x4>

08002e10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e14:	e7fe      	b.n	8002e14 <UsageFault_Handler+0x4>

08002e16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e16:	b480      	push	{r7}
 8002e18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e1a:	bf00      	nop
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e28:	bf00      	nop
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr

08002e32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e32:	b480      	push	{r7}
 8002e34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e36:	bf00      	nop
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr

08002e40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e44:	f000 f990 	bl	8003168 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e48:	bf00      	nop
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8002e50:	2008      	movs	r0, #8
 8002e52:	f001 fb1d 	bl	8004490 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002e56:	bf00      	nop
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002e5a:	b580      	push	{r7, lr}
 8002e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002e5e:	2010      	movs	r0, #16
 8002e60:	f001 fb16 	bl	8004490 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002e64:	bf00      	nop
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002e6c:	4802      	ldr	r0, [pc, #8]	; (8002e78 <USART3_IRQHandler+0x10>)
 8002e6e:	f004 ff89 	bl	8007d84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002e72:	bf00      	nop
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	200006f4 	.word	0x200006f4

08002e7c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002e80:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002e84:	f001 fb04 	bl	8004490 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002e88:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002e8c:	f001 fb00 	bl	8004490 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002e90:	bf00      	nop
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8002e98:	4802      	ldr	r0, [pc, #8]	; (8002ea4 <SDIO_IRQHandler+0x10>)
 8002e9a:	f002 fb65 	bl	8005568 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8002e9e:	bf00      	nop
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	200003a8 	.word	0x200003a8

08002ea8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002eac:	4802      	ldr	r0, [pc, #8]	; (8002eb8 <TIM7_IRQHandler+0x10>)
 8002eae:	f004 f824 	bl	8006efa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002eb2:	bf00      	nop
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	20000664 	.word	0x20000664

08002ebc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002ec0:	4802      	ldr	r0, [pc, #8]	; (8002ecc <DMA2_Stream0_IRQHandler+0x10>)
 8002ec2:	f000 fea1 	bl	8003c08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002ec6:	bf00      	nop
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	200002f4 	.word	0x200002f4

08002ed0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8002ed4:	4802      	ldr	r0, [pc, #8]	; (8002ee0 <DMA2_Stream3_IRQHandler+0x10>)
 8002ed6:	f000 fe97 	bl	8003c08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002eda:	bf00      	nop
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	2000042c 	.word	0x2000042c

08002ee4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8002ee8:	4802      	ldr	r0, [pc, #8]	; (8002ef4 <DMA2_Stream6_IRQHandler+0x10>)
 8002eea:	f000 fe8d 	bl	8003c08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002eee:	bf00      	nop
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	2000048c 	.word	0x2000048c

08002ef8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	af00      	add	r7, sp, #0
  return 1;
 8002efc:	2301      	movs	r3, #1
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr

08002f08 <_kill>:

int _kill(int pid, int sig)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002f12:	f00a f8f1 	bl	800d0f8 <__errno>
 8002f16:	4603      	mov	r3, r0
 8002f18:	2216      	movs	r2, #22
 8002f1a:	601a      	str	r2, [r3, #0]
  return -1;
 8002f1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3708      	adds	r7, #8
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <_exit>:

void _exit (int status)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f30:	f04f 31ff 	mov.w	r1, #4294967295
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f7ff ffe7 	bl	8002f08 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f3a:	e7fe      	b.n	8002f3a <_exit+0x12>

08002f3c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b086      	sub	sp, #24
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	60f8      	str	r0, [r7, #12]
 8002f44:	60b9      	str	r1, [r7, #8]
 8002f46:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f48:	2300      	movs	r3, #0
 8002f4a:	617b      	str	r3, [r7, #20]
 8002f4c:	e00a      	b.n	8002f64 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f4e:	f3af 8000 	nop.w
 8002f52:	4601      	mov	r1, r0
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	1c5a      	adds	r2, r3, #1
 8002f58:	60ba      	str	r2, [r7, #8]
 8002f5a:	b2ca      	uxtb	r2, r1
 8002f5c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	3301      	adds	r3, #1
 8002f62:	617b      	str	r3, [r7, #20]
 8002f64:	697a      	ldr	r2, [r7, #20]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	dbf0      	blt.n	8002f4e <_read+0x12>
  }

  return len;
 8002f6c:	687b      	ldr	r3, [r7, #4]
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3718      	adds	r7, #24
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}

08002f76 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002f76:	b480      	push	{r7}
 8002f78:	b083      	sub	sp, #12
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002f7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	370c      	adds	r7, #12
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr

08002f8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	b083      	sub	sp, #12
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
 8002f96:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f9e:	605a      	str	r2, [r3, #4]
  return 0;
 8002fa0:	2300      	movs	r3, #0
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	370c      	adds	r7, #12
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr

08002fae <_isatty>:

int _isatty(int file)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	b083      	sub	sp, #12
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002fb6:	2301      	movs	r3, #1
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	370c      	adds	r7, #12
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr

08002fc4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b085      	sub	sp, #20
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3714      	adds	r7, #20
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
	...

08002fe0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b086      	sub	sp, #24
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fe8:	4a14      	ldr	r2, [pc, #80]	; (800303c <_sbrk+0x5c>)
 8002fea:	4b15      	ldr	r3, [pc, #84]	; (8003040 <_sbrk+0x60>)
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ff4:	4b13      	ldr	r3, [pc, #76]	; (8003044 <_sbrk+0x64>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d102      	bne.n	8003002 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ffc:	4b11      	ldr	r3, [pc, #68]	; (8003044 <_sbrk+0x64>)
 8002ffe:	4a12      	ldr	r2, [pc, #72]	; (8003048 <_sbrk+0x68>)
 8003000:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003002:	4b10      	ldr	r3, [pc, #64]	; (8003044 <_sbrk+0x64>)
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4413      	add	r3, r2
 800300a:	693a      	ldr	r2, [r7, #16]
 800300c:	429a      	cmp	r2, r3
 800300e:	d207      	bcs.n	8003020 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003010:	f00a f872 	bl	800d0f8 <__errno>
 8003014:	4603      	mov	r3, r0
 8003016:	220c      	movs	r2, #12
 8003018:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800301a:	f04f 33ff 	mov.w	r3, #4294967295
 800301e:	e009      	b.n	8003034 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003020:	4b08      	ldr	r3, [pc, #32]	; (8003044 <_sbrk+0x64>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003026:	4b07      	ldr	r3, [pc, #28]	; (8003044 <_sbrk+0x64>)
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4413      	add	r3, r2
 800302e:	4a05      	ldr	r2, [pc, #20]	; (8003044 <_sbrk+0x64>)
 8003030:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003032:	68fb      	ldr	r3, [r7, #12]
}
 8003034:	4618      	mov	r0, r3
 8003036:	3718      	adds	r7, #24
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}
 800303c:	20020000 	.word	0x20020000
 8003040:	00000400 	.word	0x00000400
 8003044:	2000073c 	.word	0x2000073c
 8003048:	20000f38 	.word	0x20000f38

0800304c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800304c:	b480      	push	{r7}
 800304e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003050:	4b06      	ldr	r3, [pc, #24]	; (800306c <SystemInit+0x20>)
 8003052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003056:	4a05      	ldr	r2, [pc, #20]	; (800306c <SystemInit+0x20>)
 8003058:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800305c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003060:	bf00      	nop
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	e000ed00 	.word	0xe000ed00

08003070 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003070:	f8df d034 	ldr.w	sp, [pc, #52]	; 80030a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003074:	480d      	ldr	r0, [pc, #52]	; (80030ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003076:	490e      	ldr	r1, [pc, #56]	; (80030b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003078:	4a0e      	ldr	r2, [pc, #56]	; (80030b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800307a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800307c:	e002      	b.n	8003084 <LoopCopyDataInit>

0800307e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800307e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003080:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003082:	3304      	adds	r3, #4

08003084 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003084:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003086:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003088:	d3f9      	bcc.n	800307e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800308a:	4a0b      	ldr	r2, [pc, #44]	; (80030b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800308c:	4c0b      	ldr	r4, [pc, #44]	; (80030bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800308e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003090:	e001      	b.n	8003096 <LoopFillZerobss>

08003092 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003092:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003094:	3204      	adds	r2, #4

08003096 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003096:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003098:	d3fb      	bcc.n	8003092 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800309a:	f7ff ffd7 	bl	800304c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800309e:	f00a f831 	bl	800d104 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80030a2:	f7fe fc0b 	bl	80018bc <main>
  bx  lr    
 80030a6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80030a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80030ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030b0:	20000238 	.word	0x20000238
  ldr r2, =_sidata
 80030b4:	0800fb24 	.word	0x0800fb24
  ldr r2, =_sbss
 80030b8:	20000238 	.word	0x20000238
  ldr r4, =_ebss
 80030bc:	20000f38 	.word	0x20000f38

080030c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030c0:	e7fe      	b.n	80030c0 <ADC_IRQHandler>
	...

080030c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80030c8:	4b0e      	ldr	r3, [pc, #56]	; (8003104 <HAL_Init+0x40>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a0d      	ldr	r2, [pc, #52]	; (8003104 <HAL_Init+0x40>)
 80030ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80030d4:	4b0b      	ldr	r3, [pc, #44]	; (8003104 <HAL_Init+0x40>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a0a      	ldr	r2, [pc, #40]	; (8003104 <HAL_Init+0x40>)
 80030da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80030de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030e0:	4b08      	ldr	r3, [pc, #32]	; (8003104 <HAL_Init+0x40>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a07      	ldr	r2, [pc, #28]	; (8003104 <HAL_Init+0x40>)
 80030e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030ec:	2003      	movs	r0, #3
 80030ee:	f000 fbb1 	bl	8003854 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030f2:	200f      	movs	r0, #15
 80030f4:	f000 f808 	bl	8003108 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030f8:	f7ff fa76 	bl	80025e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030fc:	2300      	movs	r3, #0
}
 80030fe:	4618      	mov	r0, r3
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	40023c00 	.word	0x40023c00

08003108 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b082      	sub	sp, #8
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003110:	4b12      	ldr	r3, [pc, #72]	; (800315c <HAL_InitTick+0x54>)
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	4b12      	ldr	r3, [pc, #72]	; (8003160 <HAL_InitTick+0x58>)
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	4619      	mov	r1, r3
 800311a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800311e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003122:	fbb2 f3f3 	udiv	r3, r2, r3
 8003126:	4618      	mov	r0, r3
 8003128:	f000 fbc9 	bl	80038be <HAL_SYSTICK_Config>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e00e      	b.n	8003154 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2b0f      	cmp	r3, #15
 800313a:	d80a      	bhi.n	8003152 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800313c:	2200      	movs	r2, #0
 800313e:	6879      	ldr	r1, [r7, #4]
 8003140:	f04f 30ff 	mov.w	r0, #4294967295
 8003144:	f000 fb91 	bl	800386a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003148:	4a06      	ldr	r2, [pc, #24]	; (8003164 <HAL_InitTick+0x5c>)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800314e:	2300      	movs	r3, #0
 8003150:	e000      	b.n	8003154 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
}
 8003154:	4618      	mov	r0, r3
 8003156:	3708      	adds	r7, #8
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	20000064 	.word	0x20000064
 8003160:	2000006c 	.word	0x2000006c
 8003164:	20000068 	.word	0x20000068

08003168 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003168:	b480      	push	{r7}
 800316a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800316c:	4b06      	ldr	r3, [pc, #24]	; (8003188 <HAL_IncTick+0x20>)
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	461a      	mov	r2, r3
 8003172:	4b06      	ldr	r3, [pc, #24]	; (800318c <HAL_IncTick+0x24>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4413      	add	r3, r2
 8003178:	4a04      	ldr	r2, [pc, #16]	; (800318c <HAL_IncTick+0x24>)
 800317a:	6013      	str	r3, [r2, #0]
}
 800317c:	bf00      	nop
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	2000006c 	.word	0x2000006c
 800318c:	20000740 	.word	0x20000740

08003190 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003190:	b480      	push	{r7}
 8003192:	af00      	add	r7, sp, #0
  return uwTick;
 8003194:	4b03      	ldr	r3, [pc, #12]	; (80031a4 <HAL_GetTick+0x14>)
 8003196:	681b      	ldr	r3, [r3, #0]
}
 8003198:	4618      	mov	r0, r3
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop
 80031a4:	20000740 	.word	0x20000740

080031a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031b0:	f7ff ffee 	bl	8003190 <HAL_GetTick>
 80031b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031c0:	d005      	beq.n	80031ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031c2:	4b0a      	ldr	r3, [pc, #40]	; (80031ec <HAL_Delay+0x44>)
 80031c4:	781b      	ldrb	r3, [r3, #0]
 80031c6:	461a      	mov	r2, r3
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	4413      	add	r3, r2
 80031cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80031ce:	bf00      	nop
 80031d0:	f7ff ffde 	bl	8003190 <HAL_GetTick>
 80031d4:	4602      	mov	r2, r0
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	68fa      	ldr	r2, [r7, #12]
 80031dc:	429a      	cmp	r2, r3
 80031de:	d8f7      	bhi.n	80031d0 <HAL_Delay+0x28>
  {
  }
}
 80031e0:	bf00      	nop
 80031e2:	bf00      	nop
 80031e4:	3710      	adds	r7, #16
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	2000006c 	.word	0x2000006c

080031f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031f8:	2300      	movs	r3, #0
 80031fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d101      	bne.n	8003206 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e033      	b.n	800326e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320a:	2b00      	cmp	r3, #0
 800320c:	d109      	bne.n	8003222 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f7ff fa12 	bl	8002638 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2200      	movs	r2, #0
 8003218:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003226:	f003 0310 	and.w	r3, r3, #16
 800322a:	2b00      	cmp	r3, #0
 800322c:	d118      	bne.n	8003260 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003232:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003236:	f023 0302 	bic.w	r3, r3, #2
 800323a:	f043 0202 	orr.w	r2, r3, #2
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f000 f93a 	bl	80034bc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003252:	f023 0303 	bic.w	r3, r3, #3
 8003256:	f043 0201 	orr.w	r2, r3, #1
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	641a      	str	r2, [r3, #64]	; 0x40
 800325e:	e001      	b.n	8003264 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800326c:	7bfb      	ldrb	r3, [r7, #15]
}
 800326e:	4618      	mov	r0, r3
 8003270:	3710      	adds	r7, #16
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
	...

08003278 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003278:	b480      	push	{r7}
 800327a:	b085      	sub	sp, #20
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003282:	2300      	movs	r3, #0
 8003284:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800328c:	2b01      	cmp	r3, #1
 800328e:	d101      	bne.n	8003294 <HAL_ADC_ConfigChannel+0x1c>
 8003290:	2302      	movs	r3, #2
 8003292:	e105      	b.n	80034a0 <HAL_ADC_ConfigChannel+0x228>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2201      	movs	r2, #1
 8003298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2b09      	cmp	r3, #9
 80032a2:	d925      	bls.n	80032f0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	68d9      	ldr	r1, [r3, #12]
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	461a      	mov	r2, r3
 80032b2:	4613      	mov	r3, r2
 80032b4:	005b      	lsls	r3, r3, #1
 80032b6:	4413      	add	r3, r2
 80032b8:	3b1e      	subs	r3, #30
 80032ba:	2207      	movs	r2, #7
 80032bc:	fa02 f303 	lsl.w	r3, r2, r3
 80032c0:	43da      	mvns	r2, r3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	400a      	ands	r2, r1
 80032c8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	68d9      	ldr	r1, [r3, #12]
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	689a      	ldr	r2, [r3, #8]
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	b29b      	uxth	r3, r3
 80032da:	4618      	mov	r0, r3
 80032dc:	4603      	mov	r3, r0
 80032de:	005b      	lsls	r3, r3, #1
 80032e0:	4403      	add	r3, r0
 80032e2:	3b1e      	subs	r3, #30
 80032e4:	409a      	lsls	r2, r3
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	430a      	orrs	r2, r1
 80032ec:	60da      	str	r2, [r3, #12]
 80032ee:	e022      	b.n	8003336 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	6919      	ldr	r1, [r3, #16]
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	b29b      	uxth	r3, r3
 80032fc:	461a      	mov	r2, r3
 80032fe:	4613      	mov	r3, r2
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	4413      	add	r3, r2
 8003304:	2207      	movs	r2, #7
 8003306:	fa02 f303 	lsl.w	r3, r2, r3
 800330a:	43da      	mvns	r2, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	400a      	ands	r2, r1
 8003312:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	6919      	ldr	r1, [r3, #16]
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	689a      	ldr	r2, [r3, #8]
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	b29b      	uxth	r3, r3
 8003324:	4618      	mov	r0, r3
 8003326:	4603      	mov	r3, r0
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	4403      	add	r3, r0
 800332c:	409a      	lsls	r2, r3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	430a      	orrs	r2, r1
 8003334:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	2b06      	cmp	r3, #6
 800333c:	d824      	bhi.n	8003388 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	685a      	ldr	r2, [r3, #4]
 8003348:	4613      	mov	r3, r2
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	4413      	add	r3, r2
 800334e:	3b05      	subs	r3, #5
 8003350:	221f      	movs	r2, #31
 8003352:	fa02 f303 	lsl.w	r3, r2, r3
 8003356:	43da      	mvns	r2, r3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	400a      	ands	r2, r1
 800335e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	b29b      	uxth	r3, r3
 800336c:	4618      	mov	r0, r3
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	685a      	ldr	r2, [r3, #4]
 8003372:	4613      	mov	r3, r2
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	4413      	add	r3, r2
 8003378:	3b05      	subs	r3, #5
 800337a:	fa00 f203 	lsl.w	r2, r0, r3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	430a      	orrs	r2, r1
 8003384:	635a      	str	r2, [r3, #52]	; 0x34
 8003386:	e04c      	b.n	8003422 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	2b0c      	cmp	r3, #12
 800338e:	d824      	bhi.n	80033da <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	685a      	ldr	r2, [r3, #4]
 800339a:	4613      	mov	r3, r2
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	4413      	add	r3, r2
 80033a0:	3b23      	subs	r3, #35	; 0x23
 80033a2:	221f      	movs	r2, #31
 80033a4:	fa02 f303 	lsl.w	r3, r2, r3
 80033a8:	43da      	mvns	r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	400a      	ands	r2, r1
 80033b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	b29b      	uxth	r3, r3
 80033be:	4618      	mov	r0, r3
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	685a      	ldr	r2, [r3, #4]
 80033c4:	4613      	mov	r3, r2
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	4413      	add	r3, r2
 80033ca:	3b23      	subs	r3, #35	; 0x23
 80033cc:	fa00 f203 	lsl.w	r2, r0, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	430a      	orrs	r2, r1
 80033d6:	631a      	str	r2, [r3, #48]	; 0x30
 80033d8:	e023      	b.n	8003422 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	685a      	ldr	r2, [r3, #4]
 80033e4:	4613      	mov	r3, r2
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	4413      	add	r3, r2
 80033ea:	3b41      	subs	r3, #65	; 0x41
 80033ec:	221f      	movs	r2, #31
 80033ee:	fa02 f303 	lsl.w	r3, r2, r3
 80033f2:	43da      	mvns	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	400a      	ands	r2, r1
 80033fa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	b29b      	uxth	r3, r3
 8003408:	4618      	mov	r0, r3
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	685a      	ldr	r2, [r3, #4]
 800340e:	4613      	mov	r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	4413      	add	r3, r2
 8003414:	3b41      	subs	r3, #65	; 0x41
 8003416:	fa00 f203 	lsl.w	r2, r0, r3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	430a      	orrs	r2, r1
 8003420:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003422:	4b22      	ldr	r3, [pc, #136]	; (80034ac <HAL_ADC_ConfigChannel+0x234>)
 8003424:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a21      	ldr	r2, [pc, #132]	; (80034b0 <HAL_ADC_ConfigChannel+0x238>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d109      	bne.n	8003444 <HAL_ADC_ConfigChannel+0x1cc>
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2b12      	cmp	r3, #18
 8003436:	d105      	bne.n	8003444 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a19      	ldr	r2, [pc, #100]	; (80034b0 <HAL_ADC_ConfigChannel+0x238>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d123      	bne.n	8003496 <HAL_ADC_ConfigChannel+0x21e>
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2b10      	cmp	r3, #16
 8003454:	d003      	beq.n	800345e <HAL_ADC_ConfigChannel+0x1e6>
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2b11      	cmp	r3, #17
 800345c:	d11b      	bne.n	8003496 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	2b10      	cmp	r3, #16
 8003470:	d111      	bne.n	8003496 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003472:	4b10      	ldr	r3, [pc, #64]	; (80034b4 <HAL_ADC_ConfigChannel+0x23c>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a10      	ldr	r2, [pc, #64]	; (80034b8 <HAL_ADC_ConfigChannel+0x240>)
 8003478:	fba2 2303 	umull	r2, r3, r2, r3
 800347c:	0c9a      	lsrs	r2, r3, #18
 800347e:	4613      	mov	r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	4413      	add	r3, r2
 8003484:	005b      	lsls	r3, r3, #1
 8003486:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003488:	e002      	b.n	8003490 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	3b01      	subs	r3, #1
 800348e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d1f9      	bne.n	800348a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800349e:	2300      	movs	r3, #0
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	3714      	adds	r7, #20
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr
 80034ac:	40012300 	.word	0x40012300
 80034b0:	40012000 	.word	0x40012000
 80034b4:	20000064 	.word	0x20000064
 80034b8:	431bde83 	.word	0x431bde83

080034bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80034bc:	b480      	push	{r7}
 80034be:	b085      	sub	sp, #20
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80034c4:	4b79      	ldr	r3, [pc, #484]	; (80036ac <ADC_Init+0x1f0>)
 80034c6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	685a      	ldr	r2, [r3, #4]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	431a      	orrs	r2, r3
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	685a      	ldr	r2, [r3, #4]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80034f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	6859      	ldr	r1, [r3, #4]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	691b      	ldr	r3, [r3, #16]
 80034fc:	021a      	lsls	r2, r3, #8
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	430a      	orrs	r2, r1
 8003504:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	685a      	ldr	r2, [r3, #4]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003514:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	6859      	ldr	r1, [r3, #4]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	689a      	ldr	r2, [r3, #8]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	430a      	orrs	r2, r1
 8003526:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	689a      	ldr	r2, [r3, #8]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003536:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6899      	ldr	r1, [r3, #8]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	68da      	ldr	r2, [r3, #12]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	430a      	orrs	r2, r1
 8003548:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800354e:	4a58      	ldr	r2, [pc, #352]	; (80036b0 <ADC_Init+0x1f4>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d022      	beq.n	800359a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	689a      	ldr	r2, [r3, #8]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003562:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	6899      	ldr	r1, [r3, #8]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	430a      	orrs	r2, r1
 8003574:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	689a      	ldr	r2, [r3, #8]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003584:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	6899      	ldr	r1, [r3, #8]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	430a      	orrs	r2, r1
 8003596:	609a      	str	r2, [r3, #8]
 8003598:	e00f      	b.n	80035ba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	689a      	ldr	r2, [r3, #8]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80035a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	689a      	ldr	r2, [r3, #8]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80035b8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	689a      	ldr	r2, [r3, #8]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f022 0202 	bic.w	r2, r2, #2
 80035c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	6899      	ldr	r1, [r3, #8]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	7e1b      	ldrb	r3, [r3, #24]
 80035d4:	005a      	lsls	r2, r3, #1
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	430a      	orrs	r2, r1
 80035dc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d01b      	beq.n	8003620 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	685a      	ldr	r2, [r3, #4]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035f6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	685a      	ldr	r2, [r3, #4]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003606:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	6859      	ldr	r1, [r3, #4]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003612:	3b01      	subs	r3, #1
 8003614:	035a      	lsls	r2, r3, #13
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	430a      	orrs	r2, r1
 800361c:	605a      	str	r2, [r3, #4]
 800361e:	e007      	b.n	8003630 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	685a      	ldr	r2, [r3, #4]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800362e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800363e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	69db      	ldr	r3, [r3, #28]
 800364a:	3b01      	subs	r3, #1
 800364c:	051a      	lsls	r2, r3, #20
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	430a      	orrs	r2, r1
 8003654:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	689a      	ldr	r2, [r3, #8]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003664:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	6899      	ldr	r1, [r3, #8]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003672:	025a      	lsls	r2, r3, #9
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	430a      	orrs	r2, r1
 800367a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	689a      	ldr	r2, [r3, #8]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800368a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	6899      	ldr	r1, [r3, #8]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	695b      	ldr	r3, [r3, #20]
 8003696:	029a      	lsls	r2, r3, #10
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	430a      	orrs	r2, r1
 800369e:	609a      	str	r2, [r3, #8]
}
 80036a0:	bf00      	nop
 80036a2:	3714      	adds	r7, #20
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr
 80036ac:	40012300 	.word	0x40012300
 80036b0:	0f000001 	.word	0x0f000001

080036b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b085      	sub	sp, #20
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f003 0307 	and.w	r3, r3, #7
 80036c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036c4:	4b0c      	ldr	r3, [pc, #48]	; (80036f8 <__NVIC_SetPriorityGrouping+0x44>)
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036ca:	68ba      	ldr	r2, [r7, #8]
 80036cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80036d0:	4013      	ands	r3, r2
 80036d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80036e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036e6:	4a04      	ldr	r2, [pc, #16]	; (80036f8 <__NVIC_SetPriorityGrouping+0x44>)
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	60d3      	str	r3, [r2, #12]
}
 80036ec:	bf00      	nop
 80036ee:	3714      	adds	r7, #20
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr
 80036f8:	e000ed00 	.word	0xe000ed00

080036fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036fc:	b480      	push	{r7}
 80036fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003700:	4b04      	ldr	r3, [pc, #16]	; (8003714 <__NVIC_GetPriorityGrouping+0x18>)
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	0a1b      	lsrs	r3, r3, #8
 8003706:	f003 0307 	and.w	r3, r3, #7
}
 800370a:	4618      	mov	r0, r3
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr
 8003714:	e000ed00 	.word	0xe000ed00

08003718 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003718:	b480      	push	{r7}
 800371a:	b083      	sub	sp, #12
 800371c:	af00      	add	r7, sp, #0
 800371e:	4603      	mov	r3, r0
 8003720:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003726:	2b00      	cmp	r3, #0
 8003728:	db0b      	blt.n	8003742 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800372a:	79fb      	ldrb	r3, [r7, #7]
 800372c:	f003 021f 	and.w	r2, r3, #31
 8003730:	4907      	ldr	r1, [pc, #28]	; (8003750 <__NVIC_EnableIRQ+0x38>)
 8003732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003736:	095b      	lsrs	r3, r3, #5
 8003738:	2001      	movs	r0, #1
 800373a:	fa00 f202 	lsl.w	r2, r0, r2
 800373e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003742:	bf00      	nop
 8003744:	370c      	adds	r7, #12
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr
 800374e:	bf00      	nop
 8003750:	e000e100 	.word	0xe000e100

08003754 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003754:	b480      	push	{r7}
 8003756:	b083      	sub	sp, #12
 8003758:	af00      	add	r7, sp, #0
 800375a:	4603      	mov	r3, r0
 800375c:	6039      	str	r1, [r7, #0]
 800375e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003764:	2b00      	cmp	r3, #0
 8003766:	db0a      	blt.n	800377e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	b2da      	uxtb	r2, r3
 800376c:	490c      	ldr	r1, [pc, #48]	; (80037a0 <__NVIC_SetPriority+0x4c>)
 800376e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003772:	0112      	lsls	r2, r2, #4
 8003774:	b2d2      	uxtb	r2, r2
 8003776:	440b      	add	r3, r1
 8003778:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800377c:	e00a      	b.n	8003794 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	b2da      	uxtb	r2, r3
 8003782:	4908      	ldr	r1, [pc, #32]	; (80037a4 <__NVIC_SetPriority+0x50>)
 8003784:	79fb      	ldrb	r3, [r7, #7]
 8003786:	f003 030f 	and.w	r3, r3, #15
 800378a:	3b04      	subs	r3, #4
 800378c:	0112      	lsls	r2, r2, #4
 800378e:	b2d2      	uxtb	r2, r2
 8003790:	440b      	add	r3, r1
 8003792:	761a      	strb	r2, [r3, #24]
}
 8003794:	bf00      	nop
 8003796:	370c      	adds	r7, #12
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr
 80037a0:	e000e100 	.word	0xe000e100
 80037a4:	e000ed00 	.word	0xe000ed00

080037a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b089      	sub	sp, #36	; 0x24
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	60f8      	str	r0, [r7, #12]
 80037b0:	60b9      	str	r1, [r7, #8]
 80037b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f003 0307 	and.w	r3, r3, #7
 80037ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037bc:	69fb      	ldr	r3, [r7, #28]
 80037be:	f1c3 0307 	rsb	r3, r3, #7
 80037c2:	2b04      	cmp	r3, #4
 80037c4:	bf28      	it	cs
 80037c6:	2304      	movcs	r3, #4
 80037c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	3304      	adds	r3, #4
 80037ce:	2b06      	cmp	r3, #6
 80037d0:	d902      	bls.n	80037d8 <NVIC_EncodePriority+0x30>
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	3b03      	subs	r3, #3
 80037d6:	e000      	b.n	80037da <NVIC_EncodePriority+0x32>
 80037d8:	2300      	movs	r3, #0
 80037da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037dc:	f04f 32ff 	mov.w	r2, #4294967295
 80037e0:	69bb      	ldr	r3, [r7, #24]
 80037e2:	fa02 f303 	lsl.w	r3, r2, r3
 80037e6:	43da      	mvns	r2, r3
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	401a      	ands	r2, r3
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037f0:	f04f 31ff 	mov.w	r1, #4294967295
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	fa01 f303 	lsl.w	r3, r1, r3
 80037fa:	43d9      	mvns	r1, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003800:	4313      	orrs	r3, r2
         );
}
 8003802:	4618      	mov	r0, r3
 8003804:	3724      	adds	r7, #36	; 0x24
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr
	...

08003810 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b082      	sub	sp, #8
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	3b01      	subs	r3, #1
 800381c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003820:	d301      	bcc.n	8003826 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003822:	2301      	movs	r3, #1
 8003824:	e00f      	b.n	8003846 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003826:	4a0a      	ldr	r2, [pc, #40]	; (8003850 <SysTick_Config+0x40>)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	3b01      	subs	r3, #1
 800382c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800382e:	210f      	movs	r1, #15
 8003830:	f04f 30ff 	mov.w	r0, #4294967295
 8003834:	f7ff ff8e 	bl	8003754 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003838:	4b05      	ldr	r3, [pc, #20]	; (8003850 <SysTick_Config+0x40>)
 800383a:	2200      	movs	r2, #0
 800383c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800383e:	4b04      	ldr	r3, [pc, #16]	; (8003850 <SysTick_Config+0x40>)
 8003840:	2207      	movs	r2, #7
 8003842:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003844:	2300      	movs	r3, #0
}
 8003846:	4618      	mov	r0, r3
 8003848:	3708      	adds	r7, #8
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	e000e010 	.word	0xe000e010

08003854 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b082      	sub	sp, #8
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f7ff ff29 	bl	80036b4 <__NVIC_SetPriorityGrouping>
}
 8003862:	bf00      	nop
 8003864:	3708      	adds	r7, #8
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}

0800386a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800386a:	b580      	push	{r7, lr}
 800386c:	b086      	sub	sp, #24
 800386e:	af00      	add	r7, sp, #0
 8003870:	4603      	mov	r3, r0
 8003872:	60b9      	str	r1, [r7, #8]
 8003874:	607a      	str	r2, [r7, #4]
 8003876:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003878:	2300      	movs	r3, #0
 800387a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800387c:	f7ff ff3e 	bl	80036fc <__NVIC_GetPriorityGrouping>
 8003880:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	68b9      	ldr	r1, [r7, #8]
 8003886:	6978      	ldr	r0, [r7, #20]
 8003888:	f7ff ff8e 	bl	80037a8 <NVIC_EncodePriority>
 800388c:	4602      	mov	r2, r0
 800388e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003892:	4611      	mov	r1, r2
 8003894:	4618      	mov	r0, r3
 8003896:	f7ff ff5d 	bl	8003754 <__NVIC_SetPriority>
}
 800389a:	bf00      	nop
 800389c:	3718      	adds	r7, #24
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}

080038a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038a2:	b580      	push	{r7, lr}
 80038a4:	b082      	sub	sp, #8
 80038a6:	af00      	add	r7, sp, #0
 80038a8:	4603      	mov	r3, r0
 80038aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038b0:	4618      	mov	r0, r3
 80038b2:	f7ff ff31 	bl	8003718 <__NVIC_EnableIRQ>
}
 80038b6:	bf00      	nop
 80038b8:	3708      	adds	r7, #8
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}

080038be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038be:	b580      	push	{r7, lr}
 80038c0:	b082      	sub	sp, #8
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038c6:	6878      	ldr	r0, [r7, #4]
 80038c8:	f7ff ffa2 	bl	8003810 <SysTick_Config>
 80038cc:	4603      	mov	r3, r0
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3708      	adds	r7, #8
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
	...

080038d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b086      	sub	sp, #24
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80038e0:	2300      	movs	r3, #0
 80038e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80038e4:	f7ff fc54 	bl	8003190 <HAL_GetTick>
 80038e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d101      	bne.n	80038f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e099      	b.n	8003a28 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2202      	movs	r2, #2
 80038f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f022 0201 	bic.w	r2, r2, #1
 8003912:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003914:	e00f      	b.n	8003936 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003916:	f7ff fc3b 	bl	8003190 <HAL_GetTick>
 800391a:	4602      	mov	r2, r0
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	2b05      	cmp	r3, #5
 8003922:	d908      	bls.n	8003936 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2220      	movs	r2, #32
 8003928:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2203      	movs	r2, #3
 800392e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e078      	b.n	8003a28 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0301 	and.w	r3, r3, #1
 8003940:	2b00      	cmp	r3, #0
 8003942:	d1e8      	bne.n	8003916 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800394c:	697a      	ldr	r2, [r7, #20]
 800394e:	4b38      	ldr	r3, [pc, #224]	; (8003a30 <HAL_DMA_Init+0x158>)
 8003950:	4013      	ands	r3, r2
 8003952:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	685a      	ldr	r2, [r3, #4]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003962:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	691b      	ldr	r3, [r3, #16]
 8003968:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800396e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	699b      	ldr	r3, [r3, #24]
 8003974:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800397a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a1b      	ldr	r3, [r3, #32]
 8003980:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003982:	697a      	ldr	r2, [r7, #20]
 8003984:	4313      	orrs	r3, r2
 8003986:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398c:	2b04      	cmp	r3, #4
 800398e:	d107      	bne.n	80039a0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003998:	4313      	orrs	r3, r2
 800399a:	697a      	ldr	r2, [r7, #20]
 800399c:	4313      	orrs	r3, r2
 800399e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	697a      	ldr	r2, [r7, #20]
 80039a6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	695b      	ldr	r3, [r3, #20]
 80039ae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	f023 0307 	bic.w	r3, r3, #7
 80039b6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039bc:	697a      	ldr	r2, [r7, #20]
 80039be:	4313      	orrs	r3, r2
 80039c0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c6:	2b04      	cmp	r3, #4
 80039c8:	d117      	bne.n	80039fa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ce:	697a      	ldr	r2, [r7, #20]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d00e      	beq.n	80039fa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f000 fb0d 	bl	8003ffc <DMA_CheckFifoParam>
 80039e2:	4603      	mov	r3, r0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d008      	beq.n	80039fa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2240      	movs	r2, #64	; 0x40
 80039ec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2201      	movs	r2, #1
 80039f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80039f6:	2301      	movs	r3, #1
 80039f8:	e016      	b.n	8003a28 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	697a      	ldr	r2, [r7, #20]
 8003a00:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f000 fac4 	bl	8003f90 <DMA_CalcBaseAndBitshift>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a10:	223f      	movs	r2, #63	; 0x3f
 8003a12:	409a      	lsls	r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2201      	movs	r2, #1
 8003a22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003a26:	2300      	movs	r3, #0
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3718      	adds	r7, #24
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	f010803f 	.word	0xf010803f

08003a34 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b086      	sub	sp, #24
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	60f8      	str	r0, [r7, #12]
 8003a3c:	60b9      	str	r1, [r7, #8]
 8003a3e:	607a      	str	r2, [r7, #4]
 8003a40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a42:	2300      	movs	r3, #0
 8003a44:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a4a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d101      	bne.n	8003a5a <HAL_DMA_Start_IT+0x26>
 8003a56:	2302      	movs	r3, #2
 8003a58:	e040      	b.n	8003adc <HAL_DMA_Start_IT+0xa8>
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d12f      	bne.n	8003ace <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2202      	movs	r2, #2
 8003a72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	68b9      	ldr	r1, [r7, #8]
 8003a82:	68f8      	ldr	r0, [r7, #12]
 8003a84:	f000 fa56 	bl	8003f34 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a8c:	223f      	movs	r2, #63	; 0x3f
 8003a8e:	409a      	lsls	r2, r3
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f042 0216 	orr.w	r2, r2, #22
 8003aa2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d007      	beq.n	8003abc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f042 0208 	orr.w	r2, r2, #8
 8003aba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f042 0201 	orr.w	r2, r2, #1
 8003aca:	601a      	str	r2, [r3, #0]
 8003acc:	e005      	b.n	8003ada <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003ad6:	2302      	movs	r3, #2
 8003ad8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003ada:	7dfb      	ldrb	r3, [r7, #23]
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3718      	adds	r7, #24
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003af0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003af2:	f7ff fb4d 	bl	8003190 <HAL_GetTick>
 8003af6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d008      	beq.n	8003b16 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2280      	movs	r2, #128	; 0x80
 8003b08:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e052      	b.n	8003bbc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f022 0216 	bic.w	r2, r2, #22
 8003b24:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	695a      	ldr	r2, [r3, #20]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b34:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d103      	bne.n	8003b46 <HAL_DMA_Abort+0x62>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d007      	beq.n	8003b56 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f022 0208 	bic.w	r2, r2, #8
 8003b54:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f022 0201 	bic.w	r2, r2, #1
 8003b64:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b66:	e013      	b.n	8003b90 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b68:	f7ff fb12 	bl	8003190 <HAL_GetTick>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	2b05      	cmp	r3, #5
 8003b74:	d90c      	bls.n	8003b90 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2220      	movs	r2, #32
 8003b7a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2203      	movs	r2, #3
 8003b80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2200      	movs	r2, #0
 8003b88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	e015      	b.n	8003bbc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0301 	and.w	r3, r3, #1
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d1e4      	bne.n	8003b68 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ba2:	223f      	movs	r2, #63	; 0x3f
 8003ba4:	409a      	lsls	r2, r3
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2201      	movs	r2, #1
 8003bae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003bba:	2300      	movs	r3, #0
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3710      	adds	r7, #16
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}

08003bc4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b083      	sub	sp, #12
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d004      	beq.n	8003be2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2280      	movs	r2, #128	; 0x80
 8003bdc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e00c      	b.n	8003bfc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2205      	movs	r2, #5
 8003be6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f022 0201 	bic.w	r2, r2, #1
 8003bf8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003bfa:	2300      	movs	r3, #0
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	370c      	adds	r7, #12
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr

08003c08 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b086      	sub	sp, #24
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003c10:	2300      	movs	r3, #0
 8003c12:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c14:	4b8e      	ldr	r3, [pc, #568]	; (8003e50 <HAL_DMA_IRQHandler+0x248>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a8e      	ldr	r2, [pc, #568]	; (8003e54 <HAL_DMA_IRQHandler+0x24c>)
 8003c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c1e:	0a9b      	lsrs	r3, r3, #10
 8003c20:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c26:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c32:	2208      	movs	r2, #8
 8003c34:	409a      	lsls	r2, r3
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	4013      	ands	r3, r2
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d01a      	beq.n	8003c74 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0304 	and.w	r3, r3, #4
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d013      	beq.n	8003c74 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f022 0204 	bic.w	r2, r2, #4
 8003c5a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c60:	2208      	movs	r2, #8
 8003c62:	409a      	lsls	r2, r3
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c6c:	f043 0201 	orr.w	r2, r3, #1
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c78:	2201      	movs	r2, #1
 8003c7a:	409a      	lsls	r2, r3
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	4013      	ands	r3, r2
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d012      	beq.n	8003caa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	695b      	ldr	r3, [r3, #20]
 8003c8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d00b      	beq.n	8003caa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c96:	2201      	movs	r2, #1
 8003c98:	409a      	lsls	r2, r3
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ca2:	f043 0202 	orr.w	r2, r3, #2
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cae:	2204      	movs	r2, #4
 8003cb0:	409a      	lsls	r2, r3
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d012      	beq.n	8003ce0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0302 	and.w	r3, r3, #2
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d00b      	beq.n	8003ce0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ccc:	2204      	movs	r2, #4
 8003cce:	409a      	lsls	r2, r3
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cd8:	f043 0204 	orr.w	r2, r3, #4
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ce4:	2210      	movs	r2, #16
 8003ce6:	409a      	lsls	r2, r3
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	4013      	ands	r3, r2
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d043      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0308 	and.w	r3, r3, #8
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d03c      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d02:	2210      	movs	r2, #16
 8003d04:	409a      	lsls	r2, r3
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d018      	beq.n	8003d4a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d108      	bne.n	8003d38 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d024      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	4798      	blx	r3
 8003d36:	e01f      	b.n	8003d78 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d01b      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	4798      	blx	r3
 8003d48:	e016      	b.n	8003d78 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d107      	bne.n	8003d68 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f022 0208 	bic.w	r2, r2, #8
 8003d66:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d003      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d7c:	2220      	movs	r2, #32
 8003d7e:	409a      	lsls	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	4013      	ands	r3, r2
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	f000 808f 	beq.w	8003ea8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0310 	and.w	r3, r3, #16
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	f000 8087 	beq.w	8003ea8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d9e:	2220      	movs	r2, #32
 8003da0:	409a      	lsls	r2, r3
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	2b05      	cmp	r3, #5
 8003db0:	d136      	bne.n	8003e20 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f022 0216 	bic.w	r2, r2, #22
 8003dc0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	695a      	ldr	r2, [r3, #20]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003dd0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d103      	bne.n	8003de2 <HAL_DMA_IRQHandler+0x1da>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d007      	beq.n	8003df2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f022 0208 	bic.w	r2, r2, #8
 8003df0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003df6:	223f      	movs	r2, #63	; 0x3f
 8003df8:	409a      	lsls	r2, r3
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2201      	movs	r2, #1
 8003e02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d07e      	beq.n	8003f14 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	4798      	blx	r3
        }
        return;
 8003e1e:	e079      	b.n	8003f14 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d01d      	beq.n	8003e6a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d10d      	bne.n	8003e58 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d031      	beq.n	8003ea8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	4798      	blx	r3
 8003e4c:	e02c      	b.n	8003ea8 <HAL_DMA_IRQHandler+0x2a0>
 8003e4e:	bf00      	nop
 8003e50:	20000064 	.word	0x20000064
 8003e54:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d023      	beq.n	8003ea8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	4798      	blx	r3
 8003e68:	e01e      	b.n	8003ea8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d10f      	bne.n	8003e98 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f022 0210 	bic.w	r2, r2, #16
 8003e86:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d003      	beq.n	8003ea8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d032      	beq.n	8003f16 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eb4:	f003 0301 	and.w	r3, r3, #1
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d022      	beq.n	8003f02 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2205      	movs	r2, #5
 8003ec0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f022 0201 	bic.w	r2, r2, #1
 8003ed2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	3301      	adds	r3, #1
 8003ed8:	60bb      	str	r3, [r7, #8]
 8003eda:	697a      	ldr	r2, [r7, #20]
 8003edc:	429a      	cmp	r2, r3
 8003ede:	d307      	bcc.n	8003ef0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 0301 	and.w	r3, r3, #1
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d1f2      	bne.n	8003ed4 <HAL_DMA_IRQHandler+0x2cc>
 8003eee:	e000      	b.n	8003ef2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003ef0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d005      	beq.n	8003f16 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	4798      	blx	r3
 8003f12:	e000      	b.n	8003f16 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003f14:	bf00      	nop
    }
  }
}
 8003f16:	3718      	adds	r7, #24
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	370c      	adds	r7, #12
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr

08003f34 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b085      	sub	sp, #20
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	60f8      	str	r0, [r7, #12]
 8003f3c:	60b9      	str	r1, [r7, #8]
 8003f3e:	607a      	str	r2, [r7, #4]
 8003f40:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003f50:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	683a      	ldr	r2, [r7, #0]
 8003f58:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	2b40      	cmp	r3, #64	; 0x40
 8003f60:	d108      	bne.n	8003f74 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	68ba      	ldr	r2, [r7, #8]
 8003f70:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003f72:	e007      	b.n	8003f84 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	68ba      	ldr	r2, [r7, #8]
 8003f7a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	60da      	str	r2, [r3, #12]
}
 8003f84:	bf00      	nop
 8003f86:	3714      	adds	r7, #20
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b085      	sub	sp, #20
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	3b10      	subs	r3, #16
 8003fa0:	4a14      	ldr	r2, [pc, #80]	; (8003ff4 <DMA_CalcBaseAndBitshift+0x64>)
 8003fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fa6:	091b      	lsrs	r3, r3, #4
 8003fa8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003faa:	4a13      	ldr	r2, [pc, #76]	; (8003ff8 <DMA_CalcBaseAndBitshift+0x68>)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	4413      	add	r3, r2
 8003fb0:	781b      	ldrb	r3, [r3, #0]
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2b03      	cmp	r3, #3
 8003fbc:	d909      	bls.n	8003fd2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003fc6:	f023 0303 	bic.w	r3, r3, #3
 8003fca:	1d1a      	adds	r2, r3, #4
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	659a      	str	r2, [r3, #88]	; 0x58
 8003fd0:	e007      	b.n	8003fe2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003fda:	f023 0303 	bic.w	r3, r3, #3
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3714      	adds	r7, #20
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr
 8003ff2:	bf00      	nop
 8003ff4:	aaaaaaab 	.word	0xaaaaaaab
 8003ff8:	0800f344 	.word	0x0800f344

08003ffc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b085      	sub	sp, #20
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004004:	2300      	movs	r3, #0
 8004006:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800400c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	699b      	ldr	r3, [r3, #24]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d11f      	bne.n	8004056 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	2b03      	cmp	r3, #3
 800401a:	d856      	bhi.n	80040ca <DMA_CheckFifoParam+0xce>
 800401c:	a201      	add	r2, pc, #4	; (adr r2, 8004024 <DMA_CheckFifoParam+0x28>)
 800401e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004022:	bf00      	nop
 8004024:	08004035 	.word	0x08004035
 8004028:	08004047 	.word	0x08004047
 800402c:	08004035 	.word	0x08004035
 8004030:	080040cb 	.word	0x080040cb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004038:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d046      	beq.n	80040ce <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004044:	e043      	b.n	80040ce <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800404a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800404e:	d140      	bne.n	80040d2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004054:	e03d      	b.n	80040d2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	699b      	ldr	r3, [r3, #24]
 800405a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800405e:	d121      	bne.n	80040a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	2b03      	cmp	r3, #3
 8004064:	d837      	bhi.n	80040d6 <DMA_CheckFifoParam+0xda>
 8004066:	a201      	add	r2, pc, #4	; (adr r2, 800406c <DMA_CheckFifoParam+0x70>)
 8004068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800406c:	0800407d 	.word	0x0800407d
 8004070:	08004083 	.word	0x08004083
 8004074:	0800407d 	.word	0x0800407d
 8004078:	08004095 	.word	0x08004095
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	73fb      	strb	r3, [r7, #15]
      break;
 8004080:	e030      	b.n	80040e4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004086:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d025      	beq.n	80040da <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004092:	e022      	b.n	80040da <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004098:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800409c:	d11f      	bne.n	80040de <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80040a2:	e01c      	b.n	80040de <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	2b02      	cmp	r3, #2
 80040a8:	d903      	bls.n	80040b2 <DMA_CheckFifoParam+0xb6>
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	2b03      	cmp	r3, #3
 80040ae:	d003      	beq.n	80040b8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80040b0:	e018      	b.n	80040e4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	73fb      	strb	r3, [r7, #15]
      break;
 80040b6:	e015      	b.n	80040e4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d00e      	beq.n	80040e2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	73fb      	strb	r3, [r7, #15]
      break;
 80040c8:	e00b      	b.n	80040e2 <DMA_CheckFifoParam+0xe6>
      break;
 80040ca:	bf00      	nop
 80040cc:	e00a      	b.n	80040e4 <DMA_CheckFifoParam+0xe8>
      break;
 80040ce:	bf00      	nop
 80040d0:	e008      	b.n	80040e4 <DMA_CheckFifoParam+0xe8>
      break;
 80040d2:	bf00      	nop
 80040d4:	e006      	b.n	80040e4 <DMA_CheckFifoParam+0xe8>
      break;
 80040d6:	bf00      	nop
 80040d8:	e004      	b.n	80040e4 <DMA_CheckFifoParam+0xe8>
      break;
 80040da:	bf00      	nop
 80040dc:	e002      	b.n	80040e4 <DMA_CheckFifoParam+0xe8>
      break;   
 80040de:	bf00      	nop
 80040e0:	e000      	b.n	80040e4 <DMA_CheckFifoParam+0xe8>
      break;
 80040e2:	bf00      	nop
    }
  } 
  
  return status; 
 80040e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3714      	adds	r7, #20
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr
 80040f2:	bf00      	nop

080040f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b089      	sub	sp, #36	; 0x24
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80040fe:	2300      	movs	r3, #0
 8004100:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004102:	2300      	movs	r3, #0
 8004104:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004106:	2300      	movs	r3, #0
 8004108:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800410a:	2300      	movs	r3, #0
 800410c:	61fb      	str	r3, [r7, #28]
 800410e:	e16b      	b.n	80043e8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004110:	2201      	movs	r2, #1
 8004112:	69fb      	ldr	r3, [r7, #28]
 8004114:	fa02 f303 	lsl.w	r3, r2, r3
 8004118:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	697a      	ldr	r2, [r7, #20]
 8004120:	4013      	ands	r3, r2
 8004122:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004124:	693a      	ldr	r2, [r7, #16]
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	429a      	cmp	r2, r3
 800412a:	f040 815a 	bne.w	80043e2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	f003 0303 	and.w	r3, r3, #3
 8004136:	2b01      	cmp	r3, #1
 8004138:	d005      	beq.n	8004146 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004142:	2b02      	cmp	r3, #2
 8004144:	d130      	bne.n	80041a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	005b      	lsls	r3, r3, #1
 8004150:	2203      	movs	r2, #3
 8004152:	fa02 f303 	lsl.w	r3, r2, r3
 8004156:	43db      	mvns	r3, r3
 8004158:	69ba      	ldr	r2, [r7, #24]
 800415a:	4013      	ands	r3, r2
 800415c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	68da      	ldr	r2, [r3, #12]
 8004162:	69fb      	ldr	r3, [r7, #28]
 8004164:	005b      	lsls	r3, r3, #1
 8004166:	fa02 f303 	lsl.w	r3, r2, r3
 800416a:	69ba      	ldr	r2, [r7, #24]
 800416c:	4313      	orrs	r3, r2
 800416e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	69ba      	ldr	r2, [r7, #24]
 8004174:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800417c:	2201      	movs	r2, #1
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	fa02 f303 	lsl.w	r3, r2, r3
 8004184:	43db      	mvns	r3, r3
 8004186:	69ba      	ldr	r2, [r7, #24]
 8004188:	4013      	ands	r3, r2
 800418a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	091b      	lsrs	r3, r3, #4
 8004192:	f003 0201 	and.w	r2, r3, #1
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	fa02 f303 	lsl.w	r3, r2, r3
 800419c:	69ba      	ldr	r2, [r7, #24]
 800419e:	4313      	orrs	r3, r2
 80041a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	69ba      	ldr	r2, [r7, #24]
 80041a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	f003 0303 	and.w	r3, r3, #3
 80041b0:	2b03      	cmp	r3, #3
 80041b2:	d017      	beq.n	80041e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	005b      	lsls	r3, r3, #1
 80041be:	2203      	movs	r2, #3
 80041c0:	fa02 f303 	lsl.w	r3, r2, r3
 80041c4:	43db      	mvns	r3, r3
 80041c6:	69ba      	ldr	r2, [r7, #24]
 80041c8:	4013      	ands	r3, r2
 80041ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	689a      	ldr	r2, [r3, #8]
 80041d0:	69fb      	ldr	r3, [r7, #28]
 80041d2:	005b      	lsls	r3, r3, #1
 80041d4:	fa02 f303 	lsl.w	r3, r2, r3
 80041d8:	69ba      	ldr	r2, [r7, #24]
 80041da:	4313      	orrs	r3, r2
 80041dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	69ba      	ldr	r2, [r7, #24]
 80041e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f003 0303 	and.w	r3, r3, #3
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d123      	bne.n	8004238 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	08da      	lsrs	r2, r3, #3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	3208      	adds	r2, #8
 80041f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	f003 0307 	and.w	r3, r3, #7
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	220f      	movs	r2, #15
 8004208:	fa02 f303 	lsl.w	r3, r2, r3
 800420c:	43db      	mvns	r3, r3
 800420e:	69ba      	ldr	r2, [r7, #24]
 8004210:	4013      	ands	r3, r2
 8004212:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	691a      	ldr	r2, [r3, #16]
 8004218:	69fb      	ldr	r3, [r7, #28]
 800421a:	f003 0307 	and.w	r3, r3, #7
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	fa02 f303 	lsl.w	r3, r2, r3
 8004224:	69ba      	ldr	r2, [r7, #24]
 8004226:	4313      	orrs	r3, r2
 8004228:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	08da      	lsrs	r2, r3, #3
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	3208      	adds	r2, #8
 8004232:	69b9      	ldr	r1, [r7, #24]
 8004234:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	005b      	lsls	r3, r3, #1
 8004242:	2203      	movs	r2, #3
 8004244:	fa02 f303 	lsl.w	r3, r2, r3
 8004248:	43db      	mvns	r3, r3
 800424a:	69ba      	ldr	r2, [r7, #24]
 800424c:	4013      	ands	r3, r2
 800424e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	f003 0203 	and.w	r2, r3, #3
 8004258:	69fb      	ldr	r3, [r7, #28]
 800425a:	005b      	lsls	r3, r3, #1
 800425c:	fa02 f303 	lsl.w	r3, r2, r3
 8004260:	69ba      	ldr	r2, [r7, #24]
 8004262:	4313      	orrs	r3, r2
 8004264:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	69ba      	ldr	r2, [r7, #24]
 800426a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004274:	2b00      	cmp	r3, #0
 8004276:	f000 80b4 	beq.w	80043e2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800427a:	2300      	movs	r3, #0
 800427c:	60fb      	str	r3, [r7, #12]
 800427e:	4b60      	ldr	r3, [pc, #384]	; (8004400 <HAL_GPIO_Init+0x30c>)
 8004280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004282:	4a5f      	ldr	r2, [pc, #380]	; (8004400 <HAL_GPIO_Init+0x30c>)
 8004284:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004288:	6453      	str	r3, [r2, #68]	; 0x44
 800428a:	4b5d      	ldr	r3, [pc, #372]	; (8004400 <HAL_GPIO_Init+0x30c>)
 800428c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800428e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004292:	60fb      	str	r3, [r7, #12]
 8004294:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004296:	4a5b      	ldr	r2, [pc, #364]	; (8004404 <HAL_GPIO_Init+0x310>)
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	089b      	lsrs	r3, r3, #2
 800429c:	3302      	adds	r3, #2
 800429e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	f003 0303 	and.w	r3, r3, #3
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	220f      	movs	r2, #15
 80042ae:	fa02 f303 	lsl.w	r3, r2, r3
 80042b2:	43db      	mvns	r3, r3
 80042b4:	69ba      	ldr	r2, [r7, #24]
 80042b6:	4013      	ands	r3, r2
 80042b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4a52      	ldr	r2, [pc, #328]	; (8004408 <HAL_GPIO_Init+0x314>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d02b      	beq.n	800431a <HAL_GPIO_Init+0x226>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4a51      	ldr	r2, [pc, #324]	; (800440c <HAL_GPIO_Init+0x318>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d025      	beq.n	8004316 <HAL_GPIO_Init+0x222>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	4a50      	ldr	r2, [pc, #320]	; (8004410 <HAL_GPIO_Init+0x31c>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d01f      	beq.n	8004312 <HAL_GPIO_Init+0x21e>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4a4f      	ldr	r2, [pc, #316]	; (8004414 <HAL_GPIO_Init+0x320>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d019      	beq.n	800430e <HAL_GPIO_Init+0x21a>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a4e      	ldr	r2, [pc, #312]	; (8004418 <HAL_GPIO_Init+0x324>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d013      	beq.n	800430a <HAL_GPIO_Init+0x216>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a4d      	ldr	r2, [pc, #308]	; (800441c <HAL_GPIO_Init+0x328>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d00d      	beq.n	8004306 <HAL_GPIO_Init+0x212>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a4c      	ldr	r2, [pc, #304]	; (8004420 <HAL_GPIO_Init+0x32c>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d007      	beq.n	8004302 <HAL_GPIO_Init+0x20e>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a4b      	ldr	r2, [pc, #300]	; (8004424 <HAL_GPIO_Init+0x330>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d101      	bne.n	80042fe <HAL_GPIO_Init+0x20a>
 80042fa:	2307      	movs	r3, #7
 80042fc:	e00e      	b.n	800431c <HAL_GPIO_Init+0x228>
 80042fe:	2308      	movs	r3, #8
 8004300:	e00c      	b.n	800431c <HAL_GPIO_Init+0x228>
 8004302:	2306      	movs	r3, #6
 8004304:	e00a      	b.n	800431c <HAL_GPIO_Init+0x228>
 8004306:	2305      	movs	r3, #5
 8004308:	e008      	b.n	800431c <HAL_GPIO_Init+0x228>
 800430a:	2304      	movs	r3, #4
 800430c:	e006      	b.n	800431c <HAL_GPIO_Init+0x228>
 800430e:	2303      	movs	r3, #3
 8004310:	e004      	b.n	800431c <HAL_GPIO_Init+0x228>
 8004312:	2302      	movs	r3, #2
 8004314:	e002      	b.n	800431c <HAL_GPIO_Init+0x228>
 8004316:	2301      	movs	r3, #1
 8004318:	e000      	b.n	800431c <HAL_GPIO_Init+0x228>
 800431a:	2300      	movs	r3, #0
 800431c:	69fa      	ldr	r2, [r7, #28]
 800431e:	f002 0203 	and.w	r2, r2, #3
 8004322:	0092      	lsls	r2, r2, #2
 8004324:	4093      	lsls	r3, r2
 8004326:	69ba      	ldr	r2, [r7, #24]
 8004328:	4313      	orrs	r3, r2
 800432a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800432c:	4935      	ldr	r1, [pc, #212]	; (8004404 <HAL_GPIO_Init+0x310>)
 800432e:	69fb      	ldr	r3, [r7, #28]
 8004330:	089b      	lsrs	r3, r3, #2
 8004332:	3302      	adds	r3, #2
 8004334:	69ba      	ldr	r2, [r7, #24]
 8004336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800433a:	4b3b      	ldr	r3, [pc, #236]	; (8004428 <HAL_GPIO_Init+0x334>)
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	43db      	mvns	r3, r3
 8004344:	69ba      	ldr	r2, [r7, #24]
 8004346:	4013      	ands	r3, r2
 8004348:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d003      	beq.n	800435e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004356:	69ba      	ldr	r2, [r7, #24]
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	4313      	orrs	r3, r2
 800435c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800435e:	4a32      	ldr	r2, [pc, #200]	; (8004428 <HAL_GPIO_Init+0x334>)
 8004360:	69bb      	ldr	r3, [r7, #24]
 8004362:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004364:	4b30      	ldr	r3, [pc, #192]	; (8004428 <HAL_GPIO_Init+0x334>)
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	43db      	mvns	r3, r3
 800436e:	69ba      	ldr	r2, [r7, #24]
 8004370:	4013      	ands	r3, r2
 8004372:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800437c:	2b00      	cmp	r3, #0
 800437e:	d003      	beq.n	8004388 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004380:	69ba      	ldr	r2, [r7, #24]
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	4313      	orrs	r3, r2
 8004386:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004388:	4a27      	ldr	r2, [pc, #156]	; (8004428 <HAL_GPIO_Init+0x334>)
 800438a:	69bb      	ldr	r3, [r7, #24]
 800438c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800438e:	4b26      	ldr	r3, [pc, #152]	; (8004428 <HAL_GPIO_Init+0x334>)
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004394:	693b      	ldr	r3, [r7, #16]
 8004396:	43db      	mvns	r3, r3
 8004398:	69ba      	ldr	r2, [r7, #24]
 800439a:	4013      	ands	r3, r2
 800439c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d003      	beq.n	80043b2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80043aa:	69ba      	ldr	r2, [r7, #24]
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80043b2:	4a1d      	ldr	r2, [pc, #116]	; (8004428 <HAL_GPIO_Init+0x334>)
 80043b4:	69bb      	ldr	r3, [r7, #24]
 80043b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043b8:	4b1b      	ldr	r3, [pc, #108]	; (8004428 <HAL_GPIO_Init+0x334>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	43db      	mvns	r3, r3
 80043c2:	69ba      	ldr	r2, [r7, #24]
 80043c4:	4013      	ands	r3, r2
 80043c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d003      	beq.n	80043dc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80043d4:	69ba      	ldr	r2, [r7, #24]
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	4313      	orrs	r3, r2
 80043da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80043dc:	4a12      	ldr	r2, [pc, #72]	; (8004428 <HAL_GPIO_Init+0x334>)
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043e2:	69fb      	ldr	r3, [r7, #28]
 80043e4:	3301      	adds	r3, #1
 80043e6:	61fb      	str	r3, [r7, #28]
 80043e8:	69fb      	ldr	r3, [r7, #28]
 80043ea:	2b0f      	cmp	r3, #15
 80043ec:	f67f ae90 	bls.w	8004110 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80043f0:	bf00      	nop
 80043f2:	bf00      	nop
 80043f4:	3724      	adds	r7, #36	; 0x24
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop
 8004400:	40023800 	.word	0x40023800
 8004404:	40013800 	.word	0x40013800
 8004408:	40020000 	.word	0x40020000
 800440c:	40020400 	.word	0x40020400
 8004410:	40020800 	.word	0x40020800
 8004414:	40020c00 	.word	0x40020c00
 8004418:	40021000 	.word	0x40021000
 800441c:	40021400 	.word	0x40021400
 8004420:	40021800 	.word	0x40021800
 8004424:	40021c00 	.word	0x40021c00
 8004428:	40013c00 	.word	0x40013c00

0800442c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800442c:	b480      	push	{r7}
 800442e:	b085      	sub	sp, #20
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
 8004434:	460b      	mov	r3, r1
 8004436:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	691a      	ldr	r2, [r3, #16]
 800443c:	887b      	ldrh	r3, [r7, #2]
 800443e:	4013      	ands	r3, r2
 8004440:	2b00      	cmp	r3, #0
 8004442:	d002      	beq.n	800444a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004444:	2301      	movs	r3, #1
 8004446:	73fb      	strb	r3, [r7, #15]
 8004448:	e001      	b.n	800444e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800444a:	2300      	movs	r3, #0
 800444c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800444e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004450:	4618      	mov	r0, r3
 8004452:	3714      	adds	r7, #20
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800445c:	b480      	push	{r7}
 800445e:	b083      	sub	sp, #12
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	460b      	mov	r3, r1
 8004466:	807b      	strh	r3, [r7, #2]
 8004468:	4613      	mov	r3, r2
 800446a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800446c:	787b      	ldrb	r3, [r7, #1]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d003      	beq.n	800447a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004472:	887a      	ldrh	r2, [r7, #2]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004478:	e003      	b.n	8004482 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800447a:	887b      	ldrh	r3, [r7, #2]
 800447c:	041a      	lsls	r2, r3, #16
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	619a      	str	r2, [r3, #24]
}
 8004482:	bf00      	nop
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr
	...

08004490 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0
 8004496:	4603      	mov	r3, r0
 8004498:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800449a:	4b08      	ldr	r3, [pc, #32]	; (80044bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800449c:	695a      	ldr	r2, [r3, #20]
 800449e:	88fb      	ldrh	r3, [r7, #6]
 80044a0:	4013      	ands	r3, r2
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d006      	beq.n	80044b4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80044a6:	4a05      	ldr	r2, [pc, #20]	; (80044bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044a8:	88fb      	ldrh	r3, [r7, #6]
 80044aa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80044ac:	88fb      	ldrh	r3, [r7, #6]
 80044ae:	4618      	mov	r0, r3
 80044b0:	f7fd f9f8 	bl	80018a4 <HAL_GPIO_EXTI_Callback>
  }
}
 80044b4:	bf00      	nop
 80044b6:	3708      	adds	r7, #8
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	40013c00 	.word	0x40013c00

080044c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b084      	sub	sp, #16
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d101      	bne.n	80044d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e12b      	b.n	800472a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d106      	bne.n	80044ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f7fe f93a 	bl	8002760 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2224      	movs	r2, #36	; 0x24
 80044f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f022 0201 	bic.w	r2, r2, #1
 8004502:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004512:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004522:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004524:	f000 fd80 	bl	8005028 <HAL_RCC_GetPCLK1Freq>
 8004528:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	4a81      	ldr	r2, [pc, #516]	; (8004734 <HAL_I2C_Init+0x274>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d807      	bhi.n	8004544 <HAL_I2C_Init+0x84>
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	4a80      	ldr	r2, [pc, #512]	; (8004738 <HAL_I2C_Init+0x278>)
 8004538:	4293      	cmp	r3, r2
 800453a:	bf94      	ite	ls
 800453c:	2301      	movls	r3, #1
 800453e:	2300      	movhi	r3, #0
 8004540:	b2db      	uxtb	r3, r3
 8004542:	e006      	b.n	8004552 <HAL_I2C_Init+0x92>
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	4a7d      	ldr	r2, [pc, #500]	; (800473c <HAL_I2C_Init+0x27c>)
 8004548:	4293      	cmp	r3, r2
 800454a:	bf94      	ite	ls
 800454c:	2301      	movls	r3, #1
 800454e:	2300      	movhi	r3, #0
 8004550:	b2db      	uxtb	r3, r3
 8004552:	2b00      	cmp	r3, #0
 8004554:	d001      	beq.n	800455a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e0e7      	b.n	800472a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	4a78      	ldr	r2, [pc, #480]	; (8004740 <HAL_I2C_Init+0x280>)
 800455e:	fba2 2303 	umull	r2, r3, r2, r3
 8004562:	0c9b      	lsrs	r3, r3, #18
 8004564:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	68ba      	ldr	r2, [r7, #8]
 8004576:	430a      	orrs	r2, r1
 8004578:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	6a1b      	ldr	r3, [r3, #32]
 8004580:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	4a6a      	ldr	r2, [pc, #424]	; (8004734 <HAL_I2C_Init+0x274>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d802      	bhi.n	8004594 <HAL_I2C_Init+0xd4>
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	3301      	adds	r3, #1
 8004592:	e009      	b.n	80045a8 <HAL_I2C_Init+0xe8>
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800459a:	fb02 f303 	mul.w	r3, r2, r3
 800459e:	4a69      	ldr	r2, [pc, #420]	; (8004744 <HAL_I2C_Init+0x284>)
 80045a0:	fba2 2303 	umull	r2, r3, r2, r3
 80045a4:	099b      	lsrs	r3, r3, #6
 80045a6:	3301      	adds	r3, #1
 80045a8:	687a      	ldr	r2, [r7, #4]
 80045aa:	6812      	ldr	r2, [r2, #0]
 80045ac:	430b      	orrs	r3, r1
 80045ae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	69db      	ldr	r3, [r3, #28]
 80045b6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80045ba:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	495c      	ldr	r1, [pc, #368]	; (8004734 <HAL_I2C_Init+0x274>)
 80045c4:	428b      	cmp	r3, r1
 80045c6:	d819      	bhi.n	80045fc <HAL_I2C_Init+0x13c>
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	1e59      	subs	r1, r3, #1
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	005b      	lsls	r3, r3, #1
 80045d2:	fbb1 f3f3 	udiv	r3, r1, r3
 80045d6:	1c59      	adds	r1, r3, #1
 80045d8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80045dc:	400b      	ands	r3, r1
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00a      	beq.n	80045f8 <HAL_I2C_Init+0x138>
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	1e59      	subs	r1, r3, #1
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	005b      	lsls	r3, r3, #1
 80045ec:	fbb1 f3f3 	udiv	r3, r1, r3
 80045f0:	3301      	adds	r3, #1
 80045f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045f6:	e051      	b.n	800469c <HAL_I2C_Init+0x1dc>
 80045f8:	2304      	movs	r3, #4
 80045fa:	e04f      	b.n	800469c <HAL_I2C_Init+0x1dc>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d111      	bne.n	8004628 <HAL_I2C_Init+0x168>
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	1e58      	subs	r0, r3, #1
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6859      	ldr	r1, [r3, #4]
 800460c:	460b      	mov	r3, r1
 800460e:	005b      	lsls	r3, r3, #1
 8004610:	440b      	add	r3, r1
 8004612:	fbb0 f3f3 	udiv	r3, r0, r3
 8004616:	3301      	adds	r3, #1
 8004618:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800461c:	2b00      	cmp	r3, #0
 800461e:	bf0c      	ite	eq
 8004620:	2301      	moveq	r3, #1
 8004622:	2300      	movne	r3, #0
 8004624:	b2db      	uxtb	r3, r3
 8004626:	e012      	b.n	800464e <HAL_I2C_Init+0x18e>
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	1e58      	subs	r0, r3, #1
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6859      	ldr	r1, [r3, #4]
 8004630:	460b      	mov	r3, r1
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	440b      	add	r3, r1
 8004636:	0099      	lsls	r1, r3, #2
 8004638:	440b      	add	r3, r1
 800463a:	fbb0 f3f3 	udiv	r3, r0, r3
 800463e:	3301      	adds	r3, #1
 8004640:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004644:	2b00      	cmp	r3, #0
 8004646:	bf0c      	ite	eq
 8004648:	2301      	moveq	r3, #1
 800464a:	2300      	movne	r3, #0
 800464c:	b2db      	uxtb	r3, r3
 800464e:	2b00      	cmp	r3, #0
 8004650:	d001      	beq.n	8004656 <HAL_I2C_Init+0x196>
 8004652:	2301      	movs	r3, #1
 8004654:	e022      	b.n	800469c <HAL_I2C_Init+0x1dc>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d10e      	bne.n	800467c <HAL_I2C_Init+0x1bc>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	1e58      	subs	r0, r3, #1
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6859      	ldr	r1, [r3, #4]
 8004666:	460b      	mov	r3, r1
 8004668:	005b      	lsls	r3, r3, #1
 800466a:	440b      	add	r3, r1
 800466c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004670:	3301      	adds	r3, #1
 8004672:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004676:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800467a:	e00f      	b.n	800469c <HAL_I2C_Init+0x1dc>
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	1e58      	subs	r0, r3, #1
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6859      	ldr	r1, [r3, #4]
 8004684:	460b      	mov	r3, r1
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	440b      	add	r3, r1
 800468a:	0099      	lsls	r1, r3, #2
 800468c:	440b      	add	r3, r1
 800468e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004692:	3301      	adds	r3, #1
 8004694:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004698:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800469c:	6879      	ldr	r1, [r7, #4]
 800469e:	6809      	ldr	r1, [r1, #0]
 80046a0:	4313      	orrs	r3, r2
 80046a2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	69da      	ldr	r2, [r3, #28]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6a1b      	ldr	r3, [r3, #32]
 80046b6:	431a      	orrs	r2, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	430a      	orrs	r2, r1
 80046be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80046ca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	6911      	ldr	r1, [r2, #16]
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	68d2      	ldr	r2, [r2, #12]
 80046d6:	4311      	orrs	r1, r2
 80046d8:	687a      	ldr	r2, [r7, #4]
 80046da:	6812      	ldr	r2, [r2, #0]
 80046dc:	430b      	orrs	r3, r1
 80046de:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	695a      	ldr	r2, [r3, #20]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	699b      	ldr	r3, [r3, #24]
 80046f2:	431a      	orrs	r2, r3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	430a      	orrs	r2, r1
 80046fa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f042 0201 	orr.w	r2, r2, #1
 800470a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2220      	movs	r2, #32
 8004716:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004728:	2300      	movs	r3, #0
}
 800472a:	4618      	mov	r0, r3
 800472c:	3710      	adds	r7, #16
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop
 8004734:	000186a0 	.word	0x000186a0
 8004738:	001e847f 	.word	0x001e847f
 800473c:	003d08ff 	.word	0x003d08ff
 8004740:	431bde83 	.word	0x431bde83
 8004744:	10624dd3 	.word	0x10624dd3

08004748 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b086      	sub	sp, #24
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d101      	bne.n	800475a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e267      	b.n	8004c2a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0301 	and.w	r3, r3, #1
 8004762:	2b00      	cmp	r3, #0
 8004764:	d075      	beq.n	8004852 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004766:	4b88      	ldr	r3, [pc, #544]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	f003 030c 	and.w	r3, r3, #12
 800476e:	2b04      	cmp	r3, #4
 8004770:	d00c      	beq.n	800478c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004772:	4b85      	ldr	r3, [pc, #532]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800477a:	2b08      	cmp	r3, #8
 800477c:	d112      	bne.n	80047a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800477e:	4b82      	ldr	r3, [pc, #520]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004786:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800478a:	d10b      	bne.n	80047a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800478c:	4b7e      	ldr	r3, [pc, #504]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004794:	2b00      	cmp	r3, #0
 8004796:	d05b      	beq.n	8004850 <HAL_RCC_OscConfig+0x108>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d157      	bne.n	8004850 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e242      	b.n	8004c2a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047ac:	d106      	bne.n	80047bc <HAL_RCC_OscConfig+0x74>
 80047ae:	4b76      	ldr	r3, [pc, #472]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a75      	ldr	r2, [pc, #468]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80047b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047b8:	6013      	str	r3, [r2, #0]
 80047ba:	e01d      	b.n	80047f8 <HAL_RCC_OscConfig+0xb0>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047c4:	d10c      	bne.n	80047e0 <HAL_RCC_OscConfig+0x98>
 80047c6:	4b70      	ldr	r3, [pc, #448]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a6f      	ldr	r2, [pc, #444]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80047cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047d0:	6013      	str	r3, [r2, #0]
 80047d2:	4b6d      	ldr	r3, [pc, #436]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a6c      	ldr	r2, [pc, #432]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80047d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047dc:	6013      	str	r3, [r2, #0]
 80047de:	e00b      	b.n	80047f8 <HAL_RCC_OscConfig+0xb0>
 80047e0:	4b69      	ldr	r3, [pc, #420]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a68      	ldr	r2, [pc, #416]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80047e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047ea:	6013      	str	r3, [r2, #0]
 80047ec:	4b66      	ldr	r3, [pc, #408]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a65      	ldr	r2, [pc, #404]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80047f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d013      	beq.n	8004828 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004800:	f7fe fcc6 	bl	8003190 <HAL_GetTick>
 8004804:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004806:	e008      	b.n	800481a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004808:	f7fe fcc2 	bl	8003190 <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	2b64      	cmp	r3, #100	; 0x64
 8004814:	d901      	bls.n	800481a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004816:	2303      	movs	r3, #3
 8004818:	e207      	b.n	8004c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800481a:	4b5b      	ldr	r3, [pc, #364]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d0f0      	beq.n	8004808 <HAL_RCC_OscConfig+0xc0>
 8004826:	e014      	b.n	8004852 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004828:	f7fe fcb2 	bl	8003190 <HAL_GetTick>
 800482c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800482e:	e008      	b.n	8004842 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004830:	f7fe fcae 	bl	8003190 <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	2b64      	cmp	r3, #100	; 0x64
 800483c:	d901      	bls.n	8004842 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e1f3      	b.n	8004c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004842:	4b51      	ldr	r3, [pc, #324]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d1f0      	bne.n	8004830 <HAL_RCC_OscConfig+0xe8>
 800484e:	e000      	b.n	8004852 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004850:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 0302 	and.w	r3, r3, #2
 800485a:	2b00      	cmp	r3, #0
 800485c:	d063      	beq.n	8004926 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800485e:	4b4a      	ldr	r3, [pc, #296]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	f003 030c 	and.w	r3, r3, #12
 8004866:	2b00      	cmp	r3, #0
 8004868:	d00b      	beq.n	8004882 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800486a:	4b47      	ldr	r3, [pc, #284]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004872:	2b08      	cmp	r3, #8
 8004874:	d11c      	bne.n	80048b0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004876:	4b44      	ldr	r3, [pc, #272]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800487e:	2b00      	cmp	r3, #0
 8004880:	d116      	bne.n	80048b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004882:	4b41      	ldr	r3, [pc, #260]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0302 	and.w	r3, r3, #2
 800488a:	2b00      	cmp	r3, #0
 800488c:	d005      	beq.n	800489a <HAL_RCC_OscConfig+0x152>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	2b01      	cmp	r3, #1
 8004894:	d001      	beq.n	800489a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e1c7      	b.n	8004c2a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800489a:	4b3b      	ldr	r3, [pc, #236]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	691b      	ldr	r3, [r3, #16]
 80048a6:	00db      	lsls	r3, r3, #3
 80048a8:	4937      	ldr	r1, [pc, #220]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80048aa:	4313      	orrs	r3, r2
 80048ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048ae:	e03a      	b.n	8004926 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d020      	beq.n	80048fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048b8:	4b34      	ldr	r3, [pc, #208]	; (800498c <HAL_RCC_OscConfig+0x244>)
 80048ba:	2201      	movs	r2, #1
 80048bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048be:	f7fe fc67 	bl	8003190 <HAL_GetTick>
 80048c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048c4:	e008      	b.n	80048d8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048c6:	f7fe fc63 	bl	8003190 <HAL_GetTick>
 80048ca:	4602      	mov	r2, r0
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	1ad3      	subs	r3, r2, r3
 80048d0:	2b02      	cmp	r3, #2
 80048d2:	d901      	bls.n	80048d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80048d4:	2303      	movs	r3, #3
 80048d6:	e1a8      	b.n	8004c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048d8:	4b2b      	ldr	r3, [pc, #172]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 0302 	and.w	r3, r3, #2
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d0f0      	beq.n	80048c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048e4:	4b28      	ldr	r3, [pc, #160]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	691b      	ldr	r3, [r3, #16]
 80048f0:	00db      	lsls	r3, r3, #3
 80048f2:	4925      	ldr	r1, [pc, #148]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	600b      	str	r3, [r1, #0]
 80048f8:	e015      	b.n	8004926 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048fa:	4b24      	ldr	r3, [pc, #144]	; (800498c <HAL_RCC_OscConfig+0x244>)
 80048fc:	2200      	movs	r2, #0
 80048fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004900:	f7fe fc46 	bl	8003190 <HAL_GetTick>
 8004904:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004906:	e008      	b.n	800491a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004908:	f7fe fc42 	bl	8003190 <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	2b02      	cmp	r3, #2
 8004914:	d901      	bls.n	800491a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	e187      	b.n	8004c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800491a:	4b1b      	ldr	r3, [pc, #108]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 0302 	and.w	r3, r3, #2
 8004922:	2b00      	cmp	r3, #0
 8004924:	d1f0      	bne.n	8004908 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0308 	and.w	r3, r3, #8
 800492e:	2b00      	cmp	r3, #0
 8004930:	d036      	beq.n	80049a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	695b      	ldr	r3, [r3, #20]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d016      	beq.n	8004968 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800493a:	4b15      	ldr	r3, [pc, #84]	; (8004990 <HAL_RCC_OscConfig+0x248>)
 800493c:	2201      	movs	r2, #1
 800493e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004940:	f7fe fc26 	bl	8003190 <HAL_GetTick>
 8004944:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004946:	e008      	b.n	800495a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004948:	f7fe fc22 	bl	8003190 <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	2b02      	cmp	r3, #2
 8004954:	d901      	bls.n	800495a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e167      	b.n	8004c2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800495a:	4b0b      	ldr	r3, [pc, #44]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 800495c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800495e:	f003 0302 	and.w	r3, r3, #2
 8004962:	2b00      	cmp	r3, #0
 8004964:	d0f0      	beq.n	8004948 <HAL_RCC_OscConfig+0x200>
 8004966:	e01b      	b.n	80049a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004968:	4b09      	ldr	r3, [pc, #36]	; (8004990 <HAL_RCC_OscConfig+0x248>)
 800496a:	2200      	movs	r2, #0
 800496c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800496e:	f7fe fc0f 	bl	8003190 <HAL_GetTick>
 8004972:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004974:	e00e      	b.n	8004994 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004976:	f7fe fc0b 	bl	8003190 <HAL_GetTick>
 800497a:	4602      	mov	r2, r0
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	2b02      	cmp	r3, #2
 8004982:	d907      	bls.n	8004994 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004984:	2303      	movs	r3, #3
 8004986:	e150      	b.n	8004c2a <HAL_RCC_OscConfig+0x4e2>
 8004988:	40023800 	.word	0x40023800
 800498c:	42470000 	.word	0x42470000
 8004990:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004994:	4b88      	ldr	r3, [pc, #544]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004996:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004998:	f003 0302 	and.w	r3, r3, #2
 800499c:	2b00      	cmp	r3, #0
 800499e:	d1ea      	bne.n	8004976 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0304 	and.w	r3, r3, #4
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	f000 8097 	beq.w	8004adc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049ae:	2300      	movs	r3, #0
 80049b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049b2:	4b81      	ldr	r3, [pc, #516]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 80049b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d10f      	bne.n	80049de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049be:	2300      	movs	r3, #0
 80049c0:	60bb      	str	r3, [r7, #8]
 80049c2:	4b7d      	ldr	r3, [pc, #500]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 80049c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c6:	4a7c      	ldr	r2, [pc, #496]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 80049c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049cc:	6413      	str	r3, [r2, #64]	; 0x40
 80049ce:	4b7a      	ldr	r3, [pc, #488]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 80049d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049d6:	60bb      	str	r3, [r7, #8]
 80049d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049da:	2301      	movs	r3, #1
 80049dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049de:	4b77      	ldr	r3, [pc, #476]	; (8004bbc <HAL_RCC_OscConfig+0x474>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d118      	bne.n	8004a1c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049ea:	4b74      	ldr	r3, [pc, #464]	; (8004bbc <HAL_RCC_OscConfig+0x474>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a73      	ldr	r2, [pc, #460]	; (8004bbc <HAL_RCC_OscConfig+0x474>)
 80049f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049f6:	f7fe fbcb 	bl	8003190 <HAL_GetTick>
 80049fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049fc:	e008      	b.n	8004a10 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049fe:	f7fe fbc7 	bl	8003190 <HAL_GetTick>
 8004a02:	4602      	mov	r2, r0
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	1ad3      	subs	r3, r2, r3
 8004a08:	2b02      	cmp	r3, #2
 8004a0a:	d901      	bls.n	8004a10 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004a0c:	2303      	movs	r3, #3
 8004a0e:	e10c      	b.n	8004c2a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a10:	4b6a      	ldr	r3, [pc, #424]	; (8004bbc <HAL_RCC_OscConfig+0x474>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d0f0      	beq.n	80049fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d106      	bne.n	8004a32 <HAL_RCC_OscConfig+0x2ea>
 8004a24:	4b64      	ldr	r3, [pc, #400]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a28:	4a63      	ldr	r2, [pc, #396]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a2a:	f043 0301 	orr.w	r3, r3, #1
 8004a2e:	6713      	str	r3, [r2, #112]	; 0x70
 8004a30:	e01c      	b.n	8004a6c <HAL_RCC_OscConfig+0x324>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	2b05      	cmp	r3, #5
 8004a38:	d10c      	bne.n	8004a54 <HAL_RCC_OscConfig+0x30c>
 8004a3a:	4b5f      	ldr	r3, [pc, #380]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a3e:	4a5e      	ldr	r2, [pc, #376]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a40:	f043 0304 	orr.w	r3, r3, #4
 8004a44:	6713      	str	r3, [r2, #112]	; 0x70
 8004a46:	4b5c      	ldr	r3, [pc, #368]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a4a:	4a5b      	ldr	r2, [pc, #364]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a4c:	f043 0301 	orr.w	r3, r3, #1
 8004a50:	6713      	str	r3, [r2, #112]	; 0x70
 8004a52:	e00b      	b.n	8004a6c <HAL_RCC_OscConfig+0x324>
 8004a54:	4b58      	ldr	r3, [pc, #352]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a58:	4a57      	ldr	r2, [pc, #348]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a5a:	f023 0301 	bic.w	r3, r3, #1
 8004a5e:	6713      	str	r3, [r2, #112]	; 0x70
 8004a60:	4b55      	ldr	r3, [pc, #340]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a64:	4a54      	ldr	r2, [pc, #336]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a66:	f023 0304 	bic.w	r3, r3, #4
 8004a6a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d015      	beq.n	8004aa0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a74:	f7fe fb8c 	bl	8003190 <HAL_GetTick>
 8004a78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a7a:	e00a      	b.n	8004a92 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a7c:	f7fe fb88 	bl	8003190 <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d901      	bls.n	8004a92 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e0cb      	b.n	8004c2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a92:	4b49      	ldr	r3, [pc, #292]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a96:	f003 0302 	and.w	r3, r3, #2
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d0ee      	beq.n	8004a7c <HAL_RCC_OscConfig+0x334>
 8004a9e:	e014      	b.n	8004aca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004aa0:	f7fe fb76 	bl	8003190 <HAL_GetTick>
 8004aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004aa6:	e00a      	b.n	8004abe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004aa8:	f7fe fb72 	bl	8003190 <HAL_GetTick>
 8004aac:	4602      	mov	r2, r0
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d901      	bls.n	8004abe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e0b5      	b.n	8004c2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004abe:	4b3e      	ldr	r3, [pc, #248]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ac2:	f003 0302 	and.w	r3, r3, #2
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d1ee      	bne.n	8004aa8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004aca:	7dfb      	ldrb	r3, [r7, #23]
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d105      	bne.n	8004adc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ad0:	4b39      	ldr	r3, [pc, #228]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad4:	4a38      	ldr	r2, [pc, #224]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004ad6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ada:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	699b      	ldr	r3, [r3, #24]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	f000 80a1 	beq.w	8004c28 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ae6:	4b34      	ldr	r3, [pc, #208]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f003 030c 	and.w	r3, r3, #12
 8004aee:	2b08      	cmp	r3, #8
 8004af0:	d05c      	beq.n	8004bac <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	699b      	ldr	r3, [r3, #24]
 8004af6:	2b02      	cmp	r3, #2
 8004af8:	d141      	bne.n	8004b7e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004afa:	4b31      	ldr	r3, [pc, #196]	; (8004bc0 <HAL_RCC_OscConfig+0x478>)
 8004afc:	2200      	movs	r2, #0
 8004afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b00:	f7fe fb46 	bl	8003190 <HAL_GetTick>
 8004b04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b06:	e008      	b.n	8004b1a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b08:	f7fe fb42 	bl	8003190 <HAL_GetTick>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	1ad3      	subs	r3, r2, r3
 8004b12:	2b02      	cmp	r3, #2
 8004b14:	d901      	bls.n	8004b1a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004b16:	2303      	movs	r3, #3
 8004b18:	e087      	b.n	8004c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b1a:	4b27      	ldr	r3, [pc, #156]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d1f0      	bne.n	8004b08 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	69da      	ldr	r2, [r3, #28]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a1b      	ldr	r3, [r3, #32]
 8004b2e:	431a      	orrs	r2, r3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b34:	019b      	lsls	r3, r3, #6
 8004b36:	431a      	orrs	r2, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b3c:	085b      	lsrs	r3, r3, #1
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	041b      	lsls	r3, r3, #16
 8004b42:	431a      	orrs	r2, r3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b48:	061b      	lsls	r3, r3, #24
 8004b4a:	491b      	ldr	r1, [pc, #108]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b50:	4b1b      	ldr	r3, [pc, #108]	; (8004bc0 <HAL_RCC_OscConfig+0x478>)
 8004b52:	2201      	movs	r2, #1
 8004b54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b56:	f7fe fb1b 	bl	8003190 <HAL_GetTick>
 8004b5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b5c:	e008      	b.n	8004b70 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b5e:	f7fe fb17 	bl	8003190 <HAL_GetTick>
 8004b62:	4602      	mov	r2, r0
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	2b02      	cmp	r3, #2
 8004b6a:	d901      	bls.n	8004b70 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004b6c:	2303      	movs	r3, #3
 8004b6e:	e05c      	b.n	8004c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b70:	4b11      	ldr	r3, [pc, #68]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d0f0      	beq.n	8004b5e <HAL_RCC_OscConfig+0x416>
 8004b7c:	e054      	b.n	8004c28 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b7e:	4b10      	ldr	r3, [pc, #64]	; (8004bc0 <HAL_RCC_OscConfig+0x478>)
 8004b80:	2200      	movs	r2, #0
 8004b82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b84:	f7fe fb04 	bl	8003190 <HAL_GetTick>
 8004b88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b8a:	e008      	b.n	8004b9e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b8c:	f7fe fb00 	bl	8003190 <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	d901      	bls.n	8004b9e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	e045      	b.n	8004c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b9e:	4b06      	ldr	r3, [pc, #24]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d1f0      	bne.n	8004b8c <HAL_RCC_OscConfig+0x444>
 8004baa:	e03d      	b.n	8004c28 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	699b      	ldr	r3, [r3, #24]
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d107      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	e038      	b.n	8004c2a <HAL_RCC_OscConfig+0x4e2>
 8004bb8:	40023800 	.word	0x40023800
 8004bbc:	40007000 	.word	0x40007000
 8004bc0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004bc4:	4b1b      	ldr	r3, [pc, #108]	; (8004c34 <HAL_RCC_OscConfig+0x4ec>)
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d028      	beq.n	8004c24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d121      	bne.n	8004c24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d11a      	bne.n	8004c24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004bf4:	4013      	ands	r3, r2
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004bfa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d111      	bne.n	8004c24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c0a:	085b      	lsrs	r3, r3, #1
 8004c0c:	3b01      	subs	r3, #1
 8004c0e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d107      	bne.n	8004c24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c1e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d001      	beq.n	8004c28 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	e000      	b.n	8004c2a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004c28:	2300      	movs	r3, #0
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3718      	adds	r7, #24
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	40023800 	.word	0x40023800

08004c38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b084      	sub	sp, #16
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d101      	bne.n	8004c4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e0cc      	b.n	8004de6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c4c:	4b68      	ldr	r3, [pc, #416]	; (8004df0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0307 	and.w	r3, r3, #7
 8004c54:	683a      	ldr	r2, [r7, #0]
 8004c56:	429a      	cmp	r2, r3
 8004c58:	d90c      	bls.n	8004c74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c5a:	4b65      	ldr	r3, [pc, #404]	; (8004df0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c5c:	683a      	ldr	r2, [r7, #0]
 8004c5e:	b2d2      	uxtb	r2, r2
 8004c60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c62:	4b63      	ldr	r3, [pc, #396]	; (8004df0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 0307 	and.w	r3, r3, #7
 8004c6a:	683a      	ldr	r2, [r7, #0]
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d001      	beq.n	8004c74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004c70:	2301      	movs	r3, #1
 8004c72:	e0b8      	b.n	8004de6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 0302 	and.w	r3, r3, #2
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d020      	beq.n	8004cc2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 0304 	and.w	r3, r3, #4
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d005      	beq.n	8004c98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c8c:	4b59      	ldr	r3, [pc, #356]	; (8004df4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	4a58      	ldr	r2, [pc, #352]	; (8004df4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c92:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004c96:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 0308 	and.w	r3, r3, #8
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d005      	beq.n	8004cb0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ca4:	4b53      	ldr	r3, [pc, #332]	; (8004df4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	4a52      	ldr	r2, [pc, #328]	; (8004df4 <HAL_RCC_ClockConfig+0x1bc>)
 8004caa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004cae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cb0:	4b50      	ldr	r3, [pc, #320]	; (8004df4 <HAL_RCC_ClockConfig+0x1bc>)
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	494d      	ldr	r1, [pc, #308]	; (8004df4 <HAL_RCC_ClockConfig+0x1bc>)
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f003 0301 	and.w	r3, r3, #1
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d044      	beq.n	8004d58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d107      	bne.n	8004ce6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cd6:	4b47      	ldr	r3, [pc, #284]	; (8004df4 <HAL_RCC_ClockConfig+0x1bc>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d119      	bne.n	8004d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e07f      	b.n	8004de6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d003      	beq.n	8004cf6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004cf2:	2b03      	cmp	r3, #3
 8004cf4:	d107      	bne.n	8004d06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cf6:	4b3f      	ldr	r3, [pc, #252]	; (8004df4 <HAL_RCC_ClockConfig+0x1bc>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d109      	bne.n	8004d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e06f      	b.n	8004de6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d06:	4b3b      	ldr	r3, [pc, #236]	; (8004df4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0302 	and.w	r3, r3, #2
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d101      	bne.n	8004d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e067      	b.n	8004de6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d16:	4b37      	ldr	r3, [pc, #220]	; (8004df4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	f023 0203 	bic.w	r2, r3, #3
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	4934      	ldr	r1, [pc, #208]	; (8004df4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d24:	4313      	orrs	r3, r2
 8004d26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d28:	f7fe fa32 	bl	8003190 <HAL_GetTick>
 8004d2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d2e:	e00a      	b.n	8004d46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d30:	f7fe fa2e 	bl	8003190 <HAL_GetTick>
 8004d34:	4602      	mov	r2, r0
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d901      	bls.n	8004d46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e04f      	b.n	8004de6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d46:	4b2b      	ldr	r3, [pc, #172]	; (8004df4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	f003 020c 	and.w	r2, r3, #12
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	009b      	lsls	r3, r3, #2
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d1eb      	bne.n	8004d30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d58:	4b25      	ldr	r3, [pc, #148]	; (8004df0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0307 	and.w	r3, r3, #7
 8004d60:	683a      	ldr	r2, [r7, #0]
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d20c      	bcs.n	8004d80 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d66:	4b22      	ldr	r3, [pc, #136]	; (8004df0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d68:	683a      	ldr	r2, [r7, #0]
 8004d6a:	b2d2      	uxtb	r2, r2
 8004d6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d6e:	4b20      	ldr	r3, [pc, #128]	; (8004df0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0307 	and.w	r3, r3, #7
 8004d76:	683a      	ldr	r2, [r7, #0]
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d001      	beq.n	8004d80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	e032      	b.n	8004de6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0304 	and.w	r3, r3, #4
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d008      	beq.n	8004d9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d8c:	4b19      	ldr	r3, [pc, #100]	; (8004df4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	68db      	ldr	r3, [r3, #12]
 8004d98:	4916      	ldr	r1, [pc, #88]	; (8004df4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0308 	and.w	r3, r3, #8
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d009      	beq.n	8004dbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004daa:	4b12      	ldr	r3, [pc, #72]	; (8004df4 <HAL_RCC_ClockConfig+0x1bc>)
 8004dac:	689b      	ldr	r3, [r3, #8]
 8004dae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	691b      	ldr	r3, [r3, #16]
 8004db6:	00db      	lsls	r3, r3, #3
 8004db8:	490e      	ldr	r1, [pc, #56]	; (8004df4 <HAL_RCC_ClockConfig+0x1bc>)
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004dbe:	f000 f821 	bl	8004e04 <HAL_RCC_GetSysClockFreq>
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	4b0b      	ldr	r3, [pc, #44]	; (8004df4 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	091b      	lsrs	r3, r3, #4
 8004dca:	f003 030f 	and.w	r3, r3, #15
 8004dce:	490a      	ldr	r1, [pc, #40]	; (8004df8 <HAL_RCC_ClockConfig+0x1c0>)
 8004dd0:	5ccb      	ldrb	r3, [r1, r3]
 8004dd2:	fa22 f303 	lsr.w	r3, r2, r3
 8004dd6:	4a09      	ldr	r2, [pc, #36]	; (8004dfc <HAL_RCC_ClockConfig+0x1c4>)
 8004dd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004dda:	4b09      	ldr	r3, [pc, #36]	; (8004e00 <HAL_RCC_ClockConfig+0x1c8>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4618      	mov	r0, r3
 8004de0:	f7fe f992 	bl	8003108 <HAL_InitTick>

  return HAL_OK;
 8004de4:	2300      	movs	r3, #0
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3710      	adds	r7, #16
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	bf00      	nop
 8004df0:	40023c00 	.word	0x40023c00
 8004df4:	40023800 	.word	0x40023800
 8004df8:	0800f32c 	.word	0x0800f32c
 8004dfc:	20000064 	.word	0x20000064
 8004e00:	20000068 	.word	0x20000068

08004e04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e08:	b094      	sub	sp, #80	; 0x50
 8004e0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	647b      	str	r3, [r7, #68]	; 0x44
 8004e10:	2300      	movs	r3, #0
 8004e12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e14:	2300      	movs	r3, #0
 8004e16:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004e18:	2300      	movs	r3, #0
 8004e1a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e1c:	4b79      	ldr	r3, [pc, #484]	; (8005004 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	f003 030c 	and.w	r3, r3, #12
 8004e24:	2b08      	cmp	r3, #8
 8004e26:	d00d      	beq.n	8004e44 <HAL_RCC_GetSysClockFreq+0x40>
 8004e28:	2b08      	cmp	r3, #8
 8004e2a:	f200 80e1 	bhi.w	8004ff0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d002      	beq.n	8004e38 <HAL_RCC_GetSysClockFreq+0x34>
 8004e32:	2b04      	cmp	r3, #4
 8004e34:	d003      	beq.n	8004e3e <HAL_RCC_GetSysClockFreq+0x3a>
 8004e36:	e0db      	b.n	8004ff0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e38:	4b73      	ldr	r3, [pc, #460]	; (8005008 <HAL_RCC_GetSysClockFreq+0x204>)
 8004e3a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004e3c:	e0db      	b.n	8004ff6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e3e:	4b73      	ldr	r3, [pc, #460]	; (800500c <HAL_RCC_GetSysClockFreq+0x208>)
 8004e40:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e42:	e0d8      	b.n	8004ff6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e44:	4b6f      	ldr	r3, [pc, #444]	; (8005004 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e4c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e4e:	4b6d      	ldr	r3, [pc, #436]	; (8005004 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d063      	beq.n	8004f22 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e5a:	4b6a      	ldr	r3, [pc, #424]	; (8005004 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	099b      	lsrs	r3, r3, #6
 8004e60:	2200      	movs	r2, #0
 8004e62:	63bb      	str	r3, [r7, #56]	; 0x38
 8004e64:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004e66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e6c:	633b      	str	r3, [r7, #48]	; 0x30
 8004e6e:	2300      	movs	r3, #0
 8004e70:	637b      	str	r3, [r7, #52]	; 0x34
 8004e72:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004e76:	4622      	mov	r2, r4
 8004e78:	462b      	mov	r3, r5
 8004e7a:	f04f 0000 	mov.w	r0, #0
 8004e7e:	f04f 0100 	mov.w	r1, #0
 8004e82:	0159      	lsls	r1, r3, #5
 8004e84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e88:	0150      	lsls	r0, r2, #5
 8004e8a:	4602      	mov	r2, r0
 8004e8c:	460b      	mov	r3, r1
 8004e8e:	4621      	mov	r1, r4
 8004e90:	1a51      	subs	r1, r2, r1
 8004e92:	6139      	str	r1, [r7, #16]
 8004e94:	4629      	mov	r1, r5
 8004e96:	eb63 0301 	sbc.w	r3, r3, r1
 8004e9a:	617b      	str	r3, [r7, #20]
 8004e9c:	f04f 0200 	mov.w	r2, #0
 8004ea0:	f04f 0300 	mov.w	r3, #0
 8004ea4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ea8:	4659      	mov	r1, fp
 8004eaa:	018b      	lsls	r3, r1, #6
 8004eac:	4651      	mov	r1, sl
 8004eae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004eb2:	4651      	mov	r1, sl
 8004eb4:	018a      	lsls	r2, r1, #6
 8004eb6:	4651      	mov	r1, sl
 8004eb8:	ebb2 0801 	subs.w	r8, r2, r1
 8004ebc:	4659      	mov	r1, fp
 8004ebe:	eb63 0901 	sbc.w	r9, r3, r1
 8004ec2:	f04f 0200 	mov.w	r2, #0
 8004ec6:	f04f 0300 	mov.w	r3, #0
 8004eca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ece:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ed2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ed6:	4690      	mov	r8, r2
 8004ed8:	4699      	mov	r9, r3
 8004eda:	4623      	mov	r3, r4
 8004edc:	eb18 0303 	adds.w	r3, r8, r3
 8004ee0:	60bb      	str	r3, [r7, #8]
 8004ee2:	462b      	mov	r3, r5
 8004ee4:	eb49 0303 	adc.w	r3, r9, r3
 8004ee8:	60fb      	str	r3, [r7, #12]
 8004eea:	f04f 0200 	mov.w	r2, #0
 8004eee:	f04f 0300 	mov.w	r3, #0
 8004ef2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004ef6:	4629      	mov	r1, r5
 8004ef8:	024b      	lsls	r3, r1, #9
 8004efa:	4621      	mov	r1, r4
 8004efc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004f00:	4621      	mov	r1, r4
 8004f02:	024a      	lsls	r2, r1, #9
 8004f04:	4610      	mov	r0, r2
 8004f06:	4619      	mov	r1, r3
 8004f08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f0e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004f10:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004f14:	f7fb fe48 	bl	8000ba8 <__aeabi_uldivmod>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	460b      	mov	r3, r1
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f20:	e058      	b.n	8004fd4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f22:	4b38      	ldr	r3, [pc, #224]	; (8005004 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	099b      	lsrs	r3, r3, #6
 8004f28:	2200      	movs	r2, #0
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	4611      	mov	r1, r2
 8004f2e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004f32:	623b      	str	r3, [r7, #32]
 8004f34:	2300      	movs	r3, #0
 8004f36:	627b      	str	r3, [r7, #36]	; 0x24
 8004f38:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004f3c:	4642      	mov	r2, r8
 8004f3e:	464b      	mov	r3, r9
 8004f40:	f04f 0000 	mov.w	r0, #0
 8004f44:	f04f 0100 	mov.w	r1, #0
 8004f48:	0159      	lsls	r1, r3, #5
 8004f4a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f4e:	0150      	lsls	r0, r2, #5
 8004f50:	4602      	mov	r2, r0
 8004f52:	460b      	mov	r3, r1
 8004f54:	4641      	mov	r1, r8
 8004f56:	ebb2 0a01 	subs.w	sl, r2, r1
 8004f5a:	4649      	mov	r1, r9
 8004f5c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004f60:	f04f 0200 	mov.w	r2, #0
 8004f64:	f04f 0300 	mov.w	r3, #0
 8004f68:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004f6c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004f70:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004f74:	ebb2 040a 	subs.w	r4, r2, sl
 8004f78:	eb63 050b 	sbc.w	r5, r3, fp
 8004f7c:	f04f 0200 	mov.w	r2, #0
 8004f80:	f04f 0300 	mov.w	r3, #0
 8004f84:	00eb      	lsls	r3, r5, #3
 8004f86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f8a:	00e2      	lsls	r2, r4, #3
 8004f8c:	4614      	mov	r4, r2
 8004f8e:	461d      	mov	r5, r3
 8004f90:	4643      	mov	r3, r8
 8004f92:	18e3      	adds	r3, r4, r3
 8004f94:	603b      	str	r3, [r7, #0]
 8004f96:	464b      	mov	r3, r9
 8004f98:	eb45 0303 	adc.w	r3, r5, r3
 8004f9c:	607b      	str	r3, [r7, #4]
 8004f9e:	f04f 0200 	mov.w	r2, #0
 8004fa2:	f04f 0300 	mov.w	r3, #0
 8004fa6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004faa:	4629      	mov	r1, r5
 8004fac:	028b      	lsls	r3, r1, #10
 8004fae:	4621      	mov	r1, r4
 8004fb0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004fb4:	4621      	mov	r1, r4
 8004fb6:	028a      	lsls	r2, r1, #10
 8004fb8:	4610      	mov	r0, r2
 8004fba:	4619      	mov	r1, r3
 8004fbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	61bb      	str	r3, [r7, #24]
 8004fc2:	61fa      	str	r2, [r7, #28]
 8004fc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004fc8:	f7fb fdee 	bl	8000ba8 <__aeabi_uldivmod>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	460b      	mov	r3, r1
 8004fd0:	4613      	mov	r3, r2
 8004fd2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004fd4:	4b0b      	ldr	r3, [pc, #44]	; (8005004 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	0c1b      	lsrs	r3, r3, #16
 8004fda:	f003 0303 	and.w	r3, r3, #3
 8004fde:	3301      	adds	r3, #1
 8004fe0:	005b      	lsls	r3, r3, #1
 8004fe2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004fe4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004fe6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004fe8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fec:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004fee:	e002      	b.n	8004ff6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ff0:	4b05      	ldr	r3, [pc, #20]	; (8005008 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ff2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004ff4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ff6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3750      	adds	r7, #80	; 0x50
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005002:	bf00      	nop
 8005004:	40023800 	.word	0x40023800
 8005008:	00f42400 	.word	0x00f42400
 800500c:	007a1200 	.word	0x007a1200

08005010 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005010:	b480      	push	{r7}
 8005012:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005014:	4b03      	ldr	r3, [pc, #12]	; (8005024 <HAL_RCC_GetHCLKFreq+0x14>)
 8005016:	681b      	ldr	r3, [r3, #0]
}
 8005018:	4618      	mov	r0, r3
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr
 8005022:	bf00      	nop
 8005024:	20000064 	.word	0x20000064

08005028 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800502c:	f7ff fff0 	bl	8005010 <HAL_RCC_GetHCLKFreq>
 8005030:	4602      	mov	r2, r0
 8005032:	4b05      	ldr	r3, [pc, #20]	; (8005048 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	0a9b      	lsrs	r3, r3, #10
 8005038:	f003 0307 	and.w	r3, r3, #7
 800503c:	4903      	ldr	r1, [pc, #12]	; (800504c <HAL_RCC_GetPCLK1Freq+0x24>)
 800503e:	5ccb      	ldrb	r3, [r1, r3]
 8005040:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005044:	4618      	mov	r0, r3
 8005046:	bd80      	pop	{r7, pc}
 8005048:	40023800 	.word	0x40023800
 800504c:	0800f33c 	.word	0x0800f33c

08005050 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005054:	f7ff ffdc 	bl	8005010 <HAL_RCC_GetHCLKFreq>
 8005058:	4602      	mov	r2, r0
 800505a:	4b05      	ldr	r3, [pc, #20]	; (8005070 <HAL_RCC_GetPCLK2Freq+0x20>)
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	0b5b      	lsrs	r3, r3, #13
 8005060:	f003 0307 	and.w	r3, r3, #7
 8005064:	4903      	ldr	r1, [pc, #12]	; (8005074 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005066:	5ccb      	ldrb	r3, [r1, r3]
 8005068:	fa22 f303 	lsr.w	r3, r2, r3
}
 800506c:	4618      	mov	r0, r3
 800506e:	bd80      	pop	{r7, pc}
 8005070:	40023800 	.word	0x40023800
 8005074:	0800f33c 	.word	0x0800f33c

08005078 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b082      	sub	sp, #8
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d101      	bne.n	800508a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e022      	b.n	80050d0 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005090:	b2db      	uxtb	r3, r3
 8005092:	2b00      	cmp	r3, #0
 8005094:	d105      	bne.n	80050a2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f7fd fba7 	bl	80027f0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2203      	movs	r2, #3
 80050a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f000 f814 	bl	80050d8 <HAL_SD_InitCard>
 80050b0:	4603      	mov	r3, r0
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d001      	beq.n	80050ba <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e00a      	b.n	80050d0 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2201      	movs	r2, #1
 80050ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80050ce:	2300      	movs	r3, #0
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3708      	adds	r7, #8
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}

080050d8 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80050d8:	b5b0      	push	{r4, r5, r7, lr}
 80050da:	b08e      	sub	sp, #56	; 0x38
 80050dc:	af04      	add	r7, sp, #16
 80050de:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80050e0:	2300      	movs	r3, #0
 80050e2:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80050e4:	2300      	movs	r3, #0
 80050e6:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80050e8:	2300      	movs	r3, #0
 80050ea:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80050ec:	2300      	movs	r3, #0
 80050ee:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80050f0:	2300      	movs	r3, #0
 80050f2:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80050f4:	2376      	movs	r3, #118	; 0x76
 80050f6:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681d      	ldr	r5, [r3, #0]
 80050fc:	466c      	mov	r4, sp
 80050fe:	f107 0314 	add.w	r3, r7, #20
 8005102:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005106:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800510a:	f107 0308 	add.w	r3, r7, #8
 800510e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005110:	4628      	mov	r0, r5
 8005112:	f003 fd9f 	bl	8008c54 <SDIO_Init>
 8005116:	4603      	mov	r3, r0
 8005118:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800511c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005120:	2b00      	cmp	r3, #0
 8005122:	d001      	beq.n	8005128 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	e04f      	b.n	80051c8 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8005128:	4b29      	ldr	r3, [pc, #164]	; (80051d0 <HAL_SD_InitCard+0xf8>)
 800512a:	2200      	movs	r2, #0
 800512c:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4618      	mov	r0, r3
 8005134:	f003 fdd7 	bl	8008ce6 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8005138:	4b25      	ldr	r3, [pc, #148]	; (80051d0 <HAL_SD_InitCard+0xf8>)
 800513a:	2201      	movs	r2, #1
 800513c:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800513e:	2002      	movs	r0, #2
 8005140:	f7fe f832 	bl	80031a8 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	f001 f805 	bl	8006154 <SD_PowerON>
 800514a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800514c:	6a3b      	ldr	r3, [r7, #32]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d00b      	beq.n	800516a <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2201      	movs	r2, #1
 8005156:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800515e:	6a3b      	ldr	r3, [r7, #32]
 8005160:	431a      	orrs	r2, r3
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e02e      	b.n	80051c8 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f000 ff24 	bl	8005fb8 <SD_InitCard>
 8005170:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005172:	6a3b      	ldr	r3, [r7, #32]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d00b      	beq.n	8005190 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2201      	movs	r2, #1
 800517c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005184:	6a3b      	ldr	r3, [r7, #32]
 8005186:	431a      	orrs	r2, r3
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	e01b      	b.n	80051c8 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005198:	4618      	mov	r0, r3
 800519a:	f003 fe36 	bl	8008e0a <SDMMC_CmdBlockLength>
 800519e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80051a0:	6a3b      	ldr	r3, [r7, #32]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d00f      	beq.n	80051c6 <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a0a      	ldr	r2, [pc, #40]	; (80051d4 <HAL_SD_InitCard+0xfc>)
 80051ac:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051b2:	6a3b      	ldr	r3, [r7, #32]
 80051b4:	431a      	orrs	r2, r3
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e000      	b.n	80051c8 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 80051c6:	2300      	movs	r3, #0
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	3728      	adds	r7, #40	; 0x28
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bdb0      	pop	{r4, r5, r7, pc}
 80051d0:	422580a0 	.word	0x422580a0
 80051d4:	004005ff 	.word	0x004005ff

080051d8 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b08c      	sub	sp, #48	; 0x30
 80051dc:	af00      	add	r7, sp, #0
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	60b9      	str	r1, [r7, #8]
 80051e2:	607a      	str	r2, [r7, #4]
 80051e4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d107      	bne.n	8005200 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f4:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	e0c0      	b.n	8005382 <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005206:	b2db      	uxtb	r3, r3
 8005208:	2b01      	cmp	r3, #1
 800520a:	f040 80b9 	bne.w	8005380 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2200      	movs	r2, #0
 8005212:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8005214:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	441a      	add	r2, r3
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800521e:	429a      	cmp	r2, r3
 8005220:	d907      	bls.n	8005232 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005226:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	e0a7      	b.n	8005382 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2203      	movs	r2, #3
 8005236:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	2200      	movs	r2, #0
 8005240:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	6812      	ldr	r2, [r2, #0]
 800524c:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8005250:	f043 0302 	orr.w	r3, r3, #2
 8005254:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800525a:	4a4c      	ldr	r2, [pc, #304]	; (800538c <HAL_SD_ReadBlocks_DMA+0x1b4>)
 800525c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005262:	4a4b      	ldr	r2, [pc, #300]	; (8005390 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8005264:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800526a:	2200      	movs	r2, #0
 800526c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005272:	2200      	movs	r2, #0
 8005274:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005286:	689a      	ldr	r2, [r3, #8]
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	430a      	orrs	r2, r1
 8005290:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	3380      	adds	r3, #128	; 0x80
 800529c:	4619      	mov	r1, r3
 800529e:	68ba      	ldr	r2, [r7, #8]
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	025b      	lsls	r3, r3, #9
 80052a4:	089b      	lsrs	r3, r3, #2
 80052a6:	f7fe fbc5 	bl	8003a34 <HAL_DMA_Start_IT>
 80052aa:	4603      	mov	r3, r0
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d017      	beq.n	80052e0 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 80052be:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a33      	ldr	r2, [pc, #204]	; (8005394 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80052c6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052cc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e050      	b.n	8005382 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 80052e0:	4b2d      	ldr	r3, [pc, #180]	; (8005398 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 80052e2:	2201      	movs	r2, #1
 80052e4:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d002      	beq.n	80052f4 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 80052ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052f0:	025b      	lsls	r3, r3, #9
 80052f2:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80052f4:	f04f 33ff 	mov.w	r3, #4294967295
 80052f8:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	025b      	lsls	r3, r3, #9
 80052fe:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8005300:	2390      	movs	r3, #144	; 0x90
 8005302:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8005304:	2302      	movs	r3, #2
 8005306:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005308:	2300      	movs	r3, #0
 800530a:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800530c:	2301      	movs	r3, #1
 800530e:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f107 0210 	add.w	r2, r7, #16
 8005318:	4611      	mov	r1, r2
 800531a:	4618      	mov	r0, r3
 800531c:	f003 fd49 	bl	8008db2 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	2b01      	cmp	r3, #1
 8005324:	d90a      	bls.n	800533c <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2282      	movs	r2, #130	; 0x82
 800532a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005332:	4618      	mov	r0, r3
 8005334:	f003 fdad 	bl	8008e92 <SDMMC_CmdReadMultiBlock>
 8005338:	62f8      	str	r0, [r7, #44]	; 0x2c
 800533a:	e009      	b.n	8005350 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2281      	movs	r2, #129	; 0x81
 8005340:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005348:	4618      	mov	r0, r3
 800534a:	f003 fd80 	bl	8008e4e <SDMMC_CmdReadSingleBlock>
 800534e:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8005350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005352:	2b00      	cmp	r3, #0
 8005354:	d012      	beq.n	800537c <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a0e      	ldr	r2, [pc, #56]	; (8005394 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800535c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005364:	431a      	orrs	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2201      	movs	r2, #1
 800536e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2200      	movs	r2, #0
 8005376:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	e002      	b.n	8005382 <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 800537c:	2300      	movs	r3, #0
 800537e:	e000      	b.n	8005382 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8005380:	2302      	movs	r3, #2
  }
}
 8005382:	4618      	mov	r0, r3
 8005384:	3730      	adds	r7, #48	; 0x30
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	08005dc7 	.word	0x08005dc7
 8005390:	08005e39 	.word	0x08005e39
 8005394:	004005ff 	.word	0x004005ff
 8005398:	4225858c 	.word	0x4225858c

0800539c <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b08c      	sub	sp, #48	; 0x30
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	607a      	str	r2, [r7, #4]
 80053a8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d107      	bne.n	80053c4 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e0c5      	b.n	8005550 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	f040 80be 	bne.w	800554e <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2200      	movs	r2, #0
 80053d6:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80053d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	441a      	add	r2, r3
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053e2:	429a      	cmp	r2, r3
 80053e4:	d907      	bls.n	80053f6 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ea:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	e0ac      	b.n	8005550 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2203      	movs	r2, #3
 80053fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	2200      	movs	r2, #0
 8005404:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800540c:	68fa      	ldr	r2, [r7, #12]
 800540e:	6812      	ldr	r2, [r2, #0]
 8005410:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 8005414:	f043 0302 	orr.w	r3, r3, #2
 8005418:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800541e:	4a4e      	ldr	r2, [pc, #312]	; (8005558 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8005420:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005426:	4a4d      	ldr	r2, [pc, #308]	; (800555c <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8005428:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800542e:	2200      	movs	r2, #0
 8005430:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005436:	2b01      	cmp	r3, #1
 8005438:	d002      	beq.n	8005440 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 800543a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800543c:	025b      	lsls	r3, r3, #9
 800543e:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	2b01      	cmp	r3, #1
 8005444:	d90a      	bls.n	800545c <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	22a0      	movs	r2, #160	; 0xa0
 800544a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005452:	4618      	mov	r0, r3
 8005454:	f003 fd61 	bl	8008f1a <SDMMC_CmdWriteMultiBlock>
 8005458:	62f8      	str	r0, [r7, #44]	; 0x2c
 800545a:	e009      	b.n	8005470 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2290      	movs	r2, #144	; 0x90
 8005460:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005468:	4618      	mov	r0, r3
 800546a:	f003 fd34 	bl	8008ed6 <SDMMC_CmdWriteSingleBlock>
 800546e:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005472:	2b00      	cmp	r3, #0
 8005474:	d012      	beq.n	800549c <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a39      	ldr	r2, [pc, #228]	; (8005560 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800547c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005484:	431a      	orrs	r2, r3
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2201      	movs	r2, #1
 800548e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2200      	movs	r2, #0
 8005496:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	e059      	b.n	8005550 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800549c:	4b31      	ldr	r3, [pc, #196]	; (8005564 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800549e:	2201      	movs	r2, #1
 80054a0:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054a6:	2240      	movs	r2, #64	; 0x40
 80054a8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054ba:	689a      	ldr	r2, [r3, #8]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	430a      	orrs	r2, r1
 80054c4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80054ca:	68b9      	ldr	r1, [r7, #8]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	3380      	adds	r3, #128	; 0x80
 80054d2:	461a      	mov	r2, r3
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	025b      	lsls	r3, r3, #9
 80054d8:	089b      	lsrs	r3, r3, #2
 80054da:	f7fe faab 	bl	8003a34 <HAL_DMA_Start_IT>
 80054de:	4603      	mov	r3, r0
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d01c      	beq.n	800551e <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054ea:	68fa      	ldr	r2, [r7, #12]
 80054ec:	6812      	ldr	r2, [r2, #0]
 80054ee:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 80054f2:	f023 0302 	bic.w	r3, r3, #2
 80054f6:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a18      	ldr	r2, [pc, #96]	; (8005560 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 80054fe:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005504:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2201      	movs	r2, #1
 8005510:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2200      	movs	r2, #0
 8005518:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e018      	b.n	8005550 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800551e:	f04f 33ff 	mov.w	r3, #4294967295
 8005522:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	025b      	lsls	r3, r3, #9
 8005528:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800552a:	2390      	movs	r3, #144	; 0x90
 800552c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800552e:	2300      	movs	r3, #0
 8005530:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005532:	2300      	movs	r3, #0
 8005534:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8005536:	2301      	movs	r3, #1
 8005538:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f107 0210 	add.w	r2, r7, #16
 8005542:	4611      	mov	r1, r2
 8005544:	4618      	mov	r0, r3
 8005546:	f003 fc34 	bl	8008db2 <SDIO_ConfigData>

      return HAL_OK;
 800554a:	2300      	movs	r3, #0
 800554c:	e000      	b.n	8005550 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 800554e:	2302      	movs	r3, #2
  }
}
 8005550:	4618      	mov	r0, r3
 8005552:	3730      	adds	r7, #48	; 0x30
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}
 8005558:	08005d9d 	.word	0x08005d9d
 800555c:	08005e39 	.word	0x08005e39
 8005560:	004005ff 	.word	0x004005ff
 8005564:	4225858c 	.word	0x4225858c

08005568 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b084      	sub	sp, #16
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005574:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800557c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005580:	2b00      	cmp	r3, #0
 8005582:	d008      	beq.n	8005596 <HAL_SD_IRQHandler+0x2e>
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f003 0308 	and.w	r3, r3, #8
 800558a:	2b00      	cmp	r3, #0
 800558c:	d003      	beq.n	8005596 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 ffff 	bl	8006592 <SD_Read_IT>
 8005594:	e165      	b.n	8005862 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800559c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	f000 808f 	beq.w	80056c4 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80055ae:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055b6:	687a      	ldr	r2, [r7, #4]
 80055b8:	6812      	ldr	r2, [r2, #0]
 80055ba:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 80055be:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80055c2:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f022 0201 	bic.w	r2, r2, #1
 80055d2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f003 0308 	and.w	r3, r3, #8
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d039      	beq.n	8005652 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	f003 0302 	and.w	r3, r3, #2
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d104      	bne.n	80055f2 <HAL_SD_IRQHandler+0x8a>
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f003 0320 	and.w	r3, r3, #32
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d011      	beq.n	8005616 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4618      	mov	r0, r3
 80055f8:	f003 fcb2 	bl	8008f60 <SDMMC_CmdStopTransfer>
 80055fc:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d008      	beq.n	8005616 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	431a      	orrs	r2, r3
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f000 f92f 	bl	8005874 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f240 523a 	movw	r2, #1338	; 0x53a
 800561e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2200      	movs	r2, #0
 800562c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f003 0301 	and.w	r3, r3, #1
 8005634:	2b00      	cmp	r3, #0
 8005636:	d104      	bne.n	8005642 <HAL_SD_IRQHandler+0xda>
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f003 0302 	and.w	r3, r3, #2
 800563e:	2b00      	cmp	r3, #0
 8005640:	d003      	beq.n	800564a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f004 f920 	bl	8009888 <HAL_SD_RxCpltCallback>
 8005648:	e10b      	b.n	8005862 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f004 f912 	bl	8009874 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005650:	e107      	b.n	8005862 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005658:	2b00      	cmp	r3, #0
 800565a:	f000 8102 	beq.w	8005862 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	f003 0320 	and.w	r3, r3, #32
 8005664:	2b00      	cmp	r3, #0
 8005666:	d011      	beq.n	800568c <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4618      	mov	r0, r3
 800566e:	f003 fc77 	bl	8008f60 <SDMMC_CmdStopTransfer>
 8005672:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d008      	beq.n	800568c <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	431a      	orrs	r2, r3
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f000 f8f4 	bl	8005874 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f003 0301 	and.w	r3, r3, #1
 8005692:	2b00      	cmp	r3, #0
 8005694:	f040 80e5 	bne.w	8005862 <HAL_SD_IRQHandler+0x2fa>
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f003 0302 	and.w	r3, r3, #2
 800569e:	2b00      	cmp	r3, #0
 80056a0:	f040 80df 	bne.w	8005862 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f022 0208 	bic.w	r2, r2, #8
 80056b2:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2201      	movs	r2, #1
 80056b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80056bc:	6878      	ldr	r0, [r7, #4]
 80056be:	f004 f8d9 	bl	8009874 <HAL_SD_TxCpltCallback>
}
 80056c2:	e0ce      	b.n	8005862 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d008      	beq.n	80056e4 <HAL_SD_IRQHandler+0x17c>
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f003 0308 	and.w	r3, r3, #8
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d003      	beq.n	80056e4 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f000 ffa9 	bl	8006634 <SD_Write_IT>
 80056e2:	e0be      	b.n	8005862 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056ea:	f240 233a 	movw	r3, #570	; 0x23a
 80056ee:	4013      	ands	r3, r2
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	f000 80b6 	beq.w	8005862 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056fc:	f003 0302 	and.w	r3, r3, #2
 8005700:	2b00      	cmp	r3, #0
 8005702:	d005      	beq.n	8005710 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005708:	f043 0202 	orr.w	r2, r3, #2
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005716:	f003 0308 	and.w	r3, r3, #8
 800571a:	2b00      	cmp	r3, #0
 800571c:	d005      	beq.n	800572a <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005722:	f043 0208 	orr.w	r2, r3, #8
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005730:	f003 0320 	and.w	r3, r3, #32
 8005734:	2b00      	cmp	r3, #0
 8005736:	d005      	beq.n	8005744 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800573c:	f043 0220 	orr.w	r2, r3, #32
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800574a:	f003 0310 	and.w	r3, r3, #16
 800574e:	2b00      	cmp	r3, #0
 8005750:	d005      	beq.n	800575e <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005756:	f043 0210 	orr.w	r2, r3, #16
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005764:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005768:	2b00      	cmp	r3, #0
 800576a:	d005      	beq.n	8005778 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005770:	f043 0208 	orr.w	r2, r3, #8
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f240 723a 	movw	r2, #1850	; 0x73a
 8005780:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005788:	687a      	ldr	r2, [r7, #4]
 800578a:	6812      	ldr	r2, [r2, #0]
 800578c:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8005790:	f023 0302 	bic.w	r3, r3, #2
 8005794:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4618      	mov	r0, r3
 800579c:	f003 fbe0 	bl	8008f60 <SDMMC_CmdStopTransfer>
 80057a0:	4602      	mov	r2, r0
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057a6:	431a      	orrs	r2, r3
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f003 0308 	and.w	r3, r3, #8
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d00a      	beq.n	80057cc <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2201      	movs	r2, #1
 80057ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f000 f855 	bl	8005874 <HAL_SD_ErrorCallback>
}
 80057ca:	e04a      	b.n	8005862 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d045      	beq.n	8005862 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	f003 0310 	and.w	r3, r3, #16
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d104      	bne.n	80057ea <HAL_SD_IRQHandler+0x282>
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f003 0320 	and.w	r3, r3, #32
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d011      	beq.n	800580e <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057ee:	4a1f      	ldr	r2, [pc, #124]	; (800586c <HAL_SD_IRQHandler+0x304>)
 80057f0:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057f6:	4618      	mov	r0, r3
 80057f8:	f7fe f9e4 	bl	8003bc4 <HAL_DMA_Abort_IT>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d02f      	beq.n	8005862 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005806:	4618      	mov	r0, r3
 8005808:	f000 fb68 	bl	8005edc <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800580c:	e029      	b.n	8005862 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	f003 0301 	and.w	r3, r3, #1
 8005814:	2b00      	cmp	r3, #0
 8005816:	d104      	bne.n	8005822 <HAL_SD_IRQHandler+0x2ba>
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f003 0302 	and.w	r3, r3, #2
 800581e:	2b00      	cmp	r3, #0
 8005820:	d011      	beq.n	8005846 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005826:	4a12      	ldr	r2, [pc, #72]	; (8005870 <HAL_SD_IRQHandler+0x308>)
 8005828:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800582e:	4618      	mov	r0, r3
 8005830:	f7fe f9c8 	bl	8003bc4 <HAL_DMA_Abort_IT>
 8005834:	4603      	mov	r3, r0
 8005836:	2b00      	cmp	r3, #0
 8005838:	d013      	beq.n	8005862 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800583e:	4618      	mov	r0, r3
 8005840:	f000 fb83 	bl	8005f4a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005844:	e00d      	b.n	8005862 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2200      	movs	r2, #0
 800584a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2200      	movs	r2, #0
 8005858:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f004 f800 	bl	8009860 <HAL_SD_AbortCallback>
}
 8005860:	e7ff      	b.n	8005862 <HAL_SD_IRQHandler+0x2fa>
 8005862:	bf00      	nop
 8005864:	3710      	adds	r7, #16
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}
 800586a:	bf00      	nop
 800586c:	08005edd 	.word	0x08005edd
 8005870:	08005f4b 	.word	0x08005f4b

08005874 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8005874:	b480      	push	{r7}
 8005876:	b083      	sub	sp, #12
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800587c:	bf00      	nop
 800587e:	370c      	adds	r7, #12
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr

08005888 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005888:	b480      	push	{r7}
 800588a:	b083      	sub	sp, #12
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005896:	0f9b      	lsrs	r3, r3, #30
 8005898:	b2da      	uxtb	r2, r3
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80058a2:	0e9b      	lsrs	r3, r3, #26
 80058a4:	b2db      	uxtb	r3, r3
 80058a6:	f003 030f 	and.w	r3, r3, #15
 80058aa:	b2da      	uxtb	r2, r3
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80058b4:	0e1b      	lsrs	r3, r3, #24
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	f003 0303 	and.w	r3, r3, #3
 80058bc:	b2da      	uxtb	r2, r3
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80058c6:	0c1b      	lsrs	r3, r3, #16
 80058c8:	b2da      	uxtb	r2, r3
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80058d2:	0a1b      	lsrs	r3, r3, #8
 80058d4:	b2da      	uxtb	r2, r3
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80058de:	b2da      	uxtb	r2, r3
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058e8:	0d1b      	lsrs	r3, r3, #20
 80058ea:	b29a      	uxth	r2, r3
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058f4:	0c1b      	lsrs	r3, r3, #16
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	f003 030f 	and.w	r3, r3, #15
 80058fc:	b2da      	uxtb	r2, r3
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005906:	0bdb      	lsrs	r3, r3, #15
 8005908:	b2db      	uxtb	r3, r3
 800590a:	f003 0301 	and.w	r3, r3, #1
 800590e:	b2da      	uxtb	r2, r3
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005918:	0b9b      	lsrs	r3, r3, #14
 800591a:	b2db      	uxtb	r3, r3
 800591c:	f003 0301 	and.w	r3, r3, #1
 8005920:	b2da      	uxtb	r2, r3
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800592a:	0b5b      	lsrs	r3, r3, #13
 800592c:	b2db      	uxtb	r3, r3
 800592e:	f003 0301 	and.w	r3, r3, #1
 8005932:	b2da      	uxtb	r2, r3
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800593c:	0b1b      	lsrs	r3, r3, #12
 800593e:	b2db      	uxtb	r3, r3
 8005940:	f003 0301 	and.w	r3, r3, #1
 8005944:	b2da      	uxtb	r2, r3
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	2200      	movs	r2, #0
 800594e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005954:	2b00      	cmp	r3, #0
 8005956:	d163      	bne.n	8005a20 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800595c:	009a      	lsls	r2, r3, #2
 800595e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005962:	4013      	ands	r3, r2
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005968:	0f92      	lsrs	r2, r2, #30
 800596a:	431a      	orrs	r2, r3
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005974:	0edb      	lsrs	r3, r3, #27
 8005976:	b2db      	uxtb	r3, r3
 8005978:	f003 0307 	and.w	r3, r3, #7
 800597c:	b2da      	uxtb	r2, r3
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005986:	0e1b      	lsrs	r3, r3, #24
 8005988:	b2db      	uxtb	r3, r3
 800598a:	f003 0307 	and.w	r3, r3, #7
 800598e:	b2da      	uxtb	r2, r3
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005998:	0d5b      	lsrs	r3, r3, #21
 800599a:	b2db      	uxtb	r3, r3
 800599c:	f003 0307 	and.w	r3, r3, #7
 80059a0:	b2da      	uxtb	r2, r3
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80059aa:	0c9b      	lsrs	r3, r3, #18
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	f003 0307 	and.w	r3, r3, #7
 80059b2:	b2da      	uxtb	r2, r3
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80059bc:	0bdb      	lsrs	r3, r3, #15
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	f003 0307 	and.w	r3, r3, #7
 80059c4:	b2da      	uxtb	r2, r3
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	691b      	ldr	r3, [r3, #16]
 80059ce:	1c5a      	adds	r2, r3, #1
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	7e1b      	ldrb	r3, [r3, #24]
 80059d8:	b2db      	uxtb	r3, r3
 80059da:	f003 0307 	and.w	r3, r3, #7
 80059de:	3302      	adds	r3, #2
 80059e0:	2201      	movs	r2, #1
 80059e2:	fa02 f303 	lsl.w	r3, r2, r3
 80059e6:	687a      	ldr	r2, [r7, #4]
 80059e8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80059ea:	fb03 f202 	mul.w	r2, r3, r2
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	7a1b      	ldrb	r3, [r3, #8]
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	f003 030f 	and.w	r3, r3, #15
 80059fc:	2201      	movs	r2, #1
 80059fe:	409a      	lsls	r2, r3
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a08:	687a      	ldr	r2, [r7, #4]
 8005a0a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005a0c:	0a52      	lsrs	r2, r2, #9
 8005a0e:	fb03 f202 	mul.w	r2, r3, r2
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a1c:	661a      	str	r2, [r3, #96]	; 0x60
 8005a1e:	e031      	b.n	8005a84 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d11d      	bne.n	8005a64 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a2c:	041b      	lsls	r3, r3, #16
 8005a2e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a36:	0c1b      	lsrs	r3, r3, #16
 8005a38:	431a      	orrs	r2, r3
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	691b      	ldr	r3, [r3, #16]
 8005a42:	3301      	adds	r3, #1
 8005a44:	029a      	lsls	r2, r3, #10
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a58:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	661a      	str	r2, [r3, #96]	; 0x60
 8005a62:	e00f      	b.n	8005a84 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4a58      	ldr	r2, [pc, #352]	; (8005bcc <HAL_SD_GetCardCSD+0x344>)
 8005a6a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a70:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	e09d      	b.n	8005bc0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a88:	0b9b      	lsrs	r3, r3, #14
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	f003 0301 	and.w	r3, r3, #1
 8005a90:	b2da      	uxtb	r2, r3
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a9a:	09db      	lsrs	r3, r3, #7
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005aa2:	b2da      	uxtb	r2, r3
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ab2:	b2da      	uxtb	r2, r3
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005abc:	0fdb      	lsrs	r3, r3, #31
 8005abe:	b2da      	uxtb	r2, r3
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ac8:	0f5b      	lsrs	r3, r3, #29
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	f003 0303 	and.w	r3, r3, #3
 8005ad0:	b2da      	uxtb	r2, r3
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ada:	0e9b      	lsrs	r3, r3, #26
 8005adc:	b2db      	uxtb	r3, r3
 8005ade:	f003 0307 	and.w	r3, r3, #7
 8005ae2:	b2da      	uxtb	r2, r3
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005aec:	0d9b      	lsrs	r3, r3, #22
 8005aee:	b2db      	uxtb	r3, r3
 8005af0:	f003 030f 	and.w	r3, r3, #15
 8005af4:	b2da      	uxtb	r2, r3
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005afe:	0d5b      	lsrs	r3, r3, #21
 8005b00:	b2db      	uxtb	r3, r3
 8005b02:	f003 0301 	and.w	r3, r3, #1
 8005b06:	b2da      	uxtb	r2, r3
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	2200      	movs	r2, #0
 8005b12:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b1a:	0c1b      	lsrs	r3, r3, #16
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	f003 0301 	and.w	r3, r3, #1
 8005b22:	b2da      	uxtb	r2, r3
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b2e:	0bdb      	lsrs	r3, r3, #15
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	f003 0301 	and.w	r3, r3, #1
 8005b36:	b2da      	uxtb	r2, r3
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b42:	0b9b      	lsrs	r3, r3, #14
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	f003 0301 	and.w	r3, r3, #1
 8005b4a:	b2da      	uxtb	r2, r3
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b56:	0b5b      	lsrs	r3, r3, #13
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	f003 0301 	and.w	r3, r3, #1
 8005b5e:	b2da      	uxtb	r2, r3
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b6a:	0b1b      	lsrs	r3, r3, #12
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	f003 0301 	and.w	r3, r3, #1
 8005b72:	b2da      	uxtb	r2, r3
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b7e:	0a9b      	lsrs	r3, r3, #10
 8005b80:	b2db      	uxtb	r3, r3
 8005b82:	f003 0303 	and.w	r3, r3, #3
 8005b86:	b2da      	uxtb	r2, r3
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b92:	0a1b      	lsrs	r3, r3, #8
 8005b94:	b2db      	uxtb	r3, r3
 8005b96:	f003 0303 	and.w	r3, r3, #3
 8005b9a:	b2da      	uxtb	r2, r3
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ba6:	085b      	lsrs	r3, r3, #1
 8005ba8:	b2db      	uxtb	r3, r3
 8005baa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005bae:	b2da      	uxtb	r2, r3
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	2201      	movs	r2, #1
 8005bba:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8005bbe:	2300      	movs	r3, #0
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	370c      	adds	r7, #12
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr
 8005bcc:	004005ff 	.word	0x004005ff

08005bd0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b083      	sub	sp, #12
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8005c1a:	2300      	movs	r3, #0
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	370c      	adds	r7, #12
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr

08005c28 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8005c28:	b5b0      	push	{r4, r5, r7, lr}
 8005c2a:	b08e      	sub	sp, #56	; 0x38
 8005c2c:	af04      	add	r7, sp, #16
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8005c32:	2300      	movs	r3, #0
 8005c34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2203      	movs	r2, #3
 8005c3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c44:	2b03      	cmp	r3, #3
 8005c46:	d02e      	beq.n	8005ca6 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c4e:	d106      	bne.n	8005c5e <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c54:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	639a      	str	r2, [r3, #56]	; 0x38
 8005c5c:	e029      	b.n	8005cb2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c64:	d10a      	bne.n	8005c7c <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f000 fb2a 	bl	80062c0 <SD_WideBus_Enable>
 8005c6c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c72:	6a3b      	ldr	r3, [r7, #32]
 8005c74:	431a      	orrs	r2, r3
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	639a      	str	r2, [r3, #56]	; 0x38
 8005c7a:	e01a      	b.n	8005cb2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d10a      	bne.n	8005c98 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f000 fb67 	bl	8006356 <SD_WideBus_Disable>
 8005c88:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c8e:	6a3b      	ldr	r3, [r7, #32]
 8005c90:	431a      	orrs	r2, r3
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	639a      	str	r2, [r3, #56]	; 0x38
 8005c96:	e00c      	b.n	8005cb2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c9c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	639a      	str	r2, [r3, #56]	; 0x38
 8005ca4:	e005      	b.n	8005cb2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005caa:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d00b      	beq.n	8005cd2 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a26      	ldr	r2, [pc, #152]	; (8005d58 <HAL_SD_ConfigWideBusOperation+0x130>)
 8005cc0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005cd0:	e01f      	b.n	8005d12 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	68db      	ldr	r3, [r3, #12]
 8005ce2:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	695b      	ldr	r3, [r3, #20]
 8005cec:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	699b      	ldr	r3, [r3, #24]
 8005cf2:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681d      	ldr	r5, [r3, #0]
 8005cf8:	466c      	mov	r4, sp
 8005cfa:	f107 0314 	add.w	r3, r7, #20
 8005cfe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005d02:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005d06:	f107 0308 	add.w	r3, r7, #8
 8005d0a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005d0c:	4628      	mov	r0, r5
 8005d0e:	f002 ffa1 	bl	8008c54 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	f003 f875 	bl	8008e0a <SDMMC_CmdBlockLength>
 8005d20:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005d22:	6a3b      	ldr	r3, [r7, #32]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d00c      	beq.n	8005d42 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a0a      	ldr	r2, [pc, #40]	; (8005d58 <HAL_SD_ConfigWideBusOperation+0x130>)
 8005d2e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d34:	6a3b      	ldr	r3, [r7, #32]
 8005d36:	431a      	orrs	r2, r3
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2201      	movs	r2, #1
 8005d46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8005d4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3728      	adds	r7, #40	; 0x28
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bdb0      	pop	{r4, r5, r7, pc}
 8005d56:	bf00      	nop
 8005d58:	004005ff 	.word	0x004005ff

08005d5c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b086      	sub	sp, #24
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8005d64:	2300      	movs	r3, #0
 8005d66:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8005d68:	f107 030c 	add.w	r3, r7, #12
 8005d6c:	4619      	mov	r1, r3
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f000 fa7e 	bl	8006270 <SD_SendStatus>
 8005d74:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d005      	beq.n	8005d88 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	431a      	orrs	r2, r3
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	0a5b      	lsrs	r3, r3, #9
 8005d8c:	f003 030f 	and.w	r3, r3, #15
 8005d90:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8005d92:	693b      	ldr	r3, [r7, #16]
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3718      	adds	r7, #24
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}

08005d9c <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b085      	sub	sp, #20
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da8:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005db8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8005dba:	bf00      	nop
 8005dbc:	3714      	adds	r7, #20
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr

08005dc6 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005dc6:	b580      	push	{r7, lr}
 8005dc8:	b084      	sub	sp, #16
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dd2:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dd8:	2b82      	cmp	r3, #130	; 0x82
 8005dda:	d111      	bne.n	8005e00 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4618      	mov	r0, r3
 8005de2:	f003 f8bd 	bl	8008f60 <SDMMC_CmdStopTransfer>
 8005de6:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d008      	beq.n	8005e00 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	431a      	orrs	r2, r3
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8005dfa:	68f8      	ldr	r0, [r7, #12]
 8005dfc:	f7ff fd3a 	bl	8005874 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f022 0208 	bic.w	r2, r2, #8
 8005e0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f240 523a 	movw	r2, #1338	; 0x53a
 8005e18:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2200      	movs	r2, #0
 8005e26:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8005e28:	68f8      	ldr	r0, [r7, #12]
 8005e2a:	f003 fd2d 	bl	8009888 <HAL_SD_RxCpltCallback>
#endif
}
 8005e2e:	bf00      	nop
 8005e30:	3710      	adds	r7, #16
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
	...

08005e38 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b086      	sub	sp, #24
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e44:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f7fe f868 	bl	8003f1c <HAL_DMA_GetError>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	2b02      	cmp	r3, #2
 8005e50:	d03e      	beq.n	8005ed0 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e58:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e60:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d002      	beq.n	8005e6e <SD_DMAError+0x36>
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2b01      	cmp	r3, #1
 8005e6c:	d12d      	bne.n	8005eca <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a19      	ldr	r2, [pc, #100]	; (8005ed8 <SD_DMAError+0xa0>)
 8005e74:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8005e84:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e8a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8005e92:	6978      	ldr	r0, [r7, #20]
 8005e94:	f7ff ff62 	bl	8005d5c <HAL_SD_GetCardState>
 8005e98:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	2b06      	cmp	r3, #6
 8005e9e:	d002      	beq.n	8005ea6 <SD_DMAError+0x6e>
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	2b05      	cmp	r3, #5
 8005ea4:	d10a      	bne.n	8005ebc <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f003 f858 	bl	8008f60 <SDMMC_CmdStopTransfer>
 8005eb0:	4602      	mov	r2, r0
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eb6:	431a      	orrs	r2, r3
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8005eca:	6978      	ldr	r0, [r7, #20]
 8005ecc:	f7ff fcd2 	bl	8005874 <HAL_SD_ErrorCallback>
#endif
  }
}
 8005ed0:	bf00      	nop
 8005ed2:	3718      	adds	r7, #24
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}
 8005ed8:	004005ff 	.word	0x004005ff

08005edc <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b084      	sub	sp, #16
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ee8:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f240 523a 	movw	r2, #1338	; 0x53a
 8005ef2:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8005ef4:	68f8      	ldr	r0, [r7, #12]
 8005ef6:	f7ff ff31 	bl	8005d5c <HAL_SD_GetCardState>
 8005efa:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2201      	movs	r2, #1
 8005f00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2200      	movs	r2, #0
 8005f08:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	2b06      	cmp	r3, #6
 8005f0e:	d002      	beq.n	8005f16 <SD_DMATxAbort+0x3a>
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	2b05      	cmp	r3, #5
 8005f14:	d10a      	bne.n	8005f2c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f003 f820 	bl	8008f60 <SDMMC_CmdStopTransfer>
 8005f20:	4602      	mov	r2, r0
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f26:	431a      	orrs	r2, r3
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d103      	bne.n	8005f3c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8005f34:	68f8      	ldr	r0, [r7, #12]
 8005f36:	f003 fc93 	bl	8009860 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8005f3a:	e002      	b.n	8005f42 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8005f3c:	68f8      	ldr	r0, [r7, #12]
 8005f3e:	f7ff fc99 	bl	8005874 <HAL_SD_ErrorCallback>
}
 8005f42:	bf00      	nop
 8005f44:	3710      	adds	r7, #16
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}

08005f4a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8005f4a:	b580      	push	{r7, lr}
 8005f4c:	b084      	sub	sp, #16
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f56:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f240 523a 	movw	r2, #1338	; 0x53a
 8005f60:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8005f62:	68f8      	ldr	r0, [r7, #12]
 8005f64:	f7ff fefa 	bl	8005d5c <HAL_SD_GetCardState>
 8005f68:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2201      	movs	r2, #1
 8005f6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2200      	movs	r2, #0
 8005f76:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	2b06      	cmp	r3, #6
 8005f7c:	d002      	beq.n	8005f84 <SD_DMARxAbort+0x3a>
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	2b05      	cmp	r3, #5
 8005f82:	d10a      	bne.n	8005f9a <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4618      	mov	r0, r3
 8005f8a:	f002 ffe9 	bl	8008f60 <SDMMC_CmdStopTransfer>
 8005f8e:	4602      	mov	r2, r0
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f94:	431a      	orrs	r2, r3
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d103      	bne.n	8005faa <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8005fa2:	68f8      	ldr	r0, [r7, #12]
 8005fa4:	f003 fc5c 	bl	8009860 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8005fa8:	e002      	b.n	8005fb0 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8005faa:	68f8      	ldr	r0, [r7, #12]
 8005fac:	f7ff fc62 	bl	8005874 <HAL_SD_ErrorCallback>
}
 8005fb0:	bf00      	nop
 8005fb2:	3710      	adds	r7, #16
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}

08005fb8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005fb8:	b5b0      	push	{r4, r5, r7, lr}
 8005fba:	b094      	sub	sp, #80	; 0x50
 8005fbc:	af04      	add	r7, sp, #16
 8005fbe:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f002 fe9a 	bl	8008d02 <SDIO_GetPowerState>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d102      	bne.n	8005fda <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005fd4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005fd8:	e0b8      	b.n	800614c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fde:	2b03      	cmp	r3, #3
 8005fe0:	d02f      	beq.n	8006042 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f003 f8c4 	bl	8009174 <SDMMC_CmdSendCID>
 8005fec:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005fee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d001      	beq.n	8005ff8 <SD_InitCard+0x40>
    {
      return errorstate;
 8005ff4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ff6:	e0a9      	b.n	800614c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	2100      	movs	r1, #0
 8005ffe:	4618      	mov	r0, r3
 8006000:	f002 fec4 	bl	8008d8c <SDIO_GetResponse>
 8006004:	4602      	mov	r2, r0
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	2104      	movs	r1, #4
 8006010:	4618      	mov	r0, r3
 8006012:	f002 febb 	bl	8008d8c <SDIO_GetResponse>
 8006016:	4602      	mov	r2, r0
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	2108      	movs	r1, #8
 8006022:	4618      	mov	r0, r3
 8006024:	f002 feb2 	bl	8008d8c <SDIO_GetResponse>
 8006028:	4602      	mov	r2, r0
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	210c      	movs	r1, #12
 8006034:	4618      	mov	r0, r3
 8006036:	f002 fea9 	bl	8008d8c <SDIO_GetResponse>
 800603a:	4602      	mov	r2, r0
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006046:	2b03      	cmp	r3, #3
 8006048:	d00d      	beq.n	8006066 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f107 020e 	add.w	r2, r7, #14
 8006052:	4611      	mov	r1, r2
 8006054:	4618      	mov	r0, r3
 8006056:	f003 f8ca 	bl	80091ee <SDMMC_CmdSetRelAdd>
 800605a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800605c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800605e:	2b00      	cmp	r3, #0
 8006060:	d001      	beq.n	8006066 <SD_InitCard+0xae>
    {
      return errorstate;
 8006062:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006064:	e072      	b.n	800614c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800606a:	2b03      	cmp	r3, #3
 800606c:	d036      	beq.n	80060dc <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800606e:	89fb      	ldrh	r3, [r7, #14]
 8006070:	461a      	mov	r2, r3
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800607e:	041b      	lsls	r3, r3, #16
 8006080:	4619      	mov	r1, r3
 8006082:	4610      	mov	r0, r2
 8006084:	f003 f894 	bl	80091b0 <SDMMC_CmdSendCSD>
 8006088:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800608a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800608c:	2b00      	cmp	r3, #0
 800608e:	d001      	beq.n	8006094 <SD_InitCard+0xdc>
    {
      return errorstate;
 8006090:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006092:	e05b      	b.n	800614c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	2100      	movs	r1, #0
 800609a:	4618      	mov	r0, r3
 800609c:	f002 fe76 	bl	8008d8c <SDIO_GetResponse>
 80060a0:	4602      	mov	r2, r0
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	2104      	movs	r1, #4
 80060ac:	4618      	mov	r0, r3
 80060ae:	f002 fe6d 	bl	8008d8c <SDIO_GetResponse>
 80060b2:	4602      	mov	r2, r0
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	2108      	movs	r1, #8
 80060be:	4618      	mov	r0, r3
 80060c0:	f002 fe64 	bl	8008d8c <SDIO_GetResponse>
 80060c4:	4602      	mov	r2, r0
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	210c      	movs	r1, #12
 80060d0:	4618      	mov	r0, r3
 80060d2:	f002 fe5b 	bl	8008d8c <SDIO_GetResponse>
 80060d6:	4602      	mov	r2, r0
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	2104      	movs	r1, #4
 80060e2:	4618      	mov	r0, r3
 80060e4:	f002 fe52 	bl	8008d8c <SDIO_GetResponse>
 80060e8:	4603      	mov	r3, r0
 80060ea:	0d1a      	lsrs	r2, r3, #20
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80060f0:	f107 0310 	add.w	r3, r7, #16
 80060f4:	4619      	mov	r1, r3
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f7ff fbc6 	bl	8005888 <HAL_SD_GetCardCSD>
 80060fc:	4603      	mov	r3, r0
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d002      	beq.n	8006108 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006102:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006106:	e021      	b.n	800614c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6819      	ldr	r1, [r3, #0]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006110:	041b      	lsls	r3, r3, #16
 8006112:	2200      	movs	r2, #0
 8006114:	461c      	mov	r4, r3
 8006116:	4615      	mov	r5, r2
 8006118:	4622      	mov	r2, r4
 800611a:	462b      	mov	r3, r5
 800611c:	4608      	mov	r0, r1
 800611e:	f002 ff41 	bl	8008fa4 <SDMMC_CmdSelDesel>
 8006122:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8006124:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006126:	2b00      	cmp	r3, #0
 8006128:	d001      	beq.n	800612e <SD_InitCard+0x176>
  {
    return errorstate;
 800612a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800612c:	e00e      	b.n	800614c <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681d      	ldr	r5, [r3, #0]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	466c      	mov	r4, sp
 8006136:	f103 0210 	add.w	r2, r3, #16
 800613a:	ca07      	ldmia	r2, {r0, r1, r2}
 800613c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006140:	3304      	adds	r3, #4
 8006142:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006144:	4628      	mov	r0, r5
 8006146:	f002 fd85 	bl	8008c54 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800614a:	2300      	movs	r3, #0
}
 800614c:	4618      	mov	r0, r3
 800614e:	3740      	adds	r7, #64	; 0x40
 8006150:	46bd      	mov	sp, r7
 8006152:	bdb0      	pop	{r4, r5, r7, pc}

08006154 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b086      	sub	sp, #24
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800615c:	2300      	movs	r3, #0
 800615e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8006160:	2300      	movs	r3, #0
 8006162:	617b      	str	r3, [r7, #20]
 8006164:	2300      	movs	r3, #0
 8006166:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4618      	mov	r0, r3
 800616e:	f002 ff3c 	bl	8008fea <SDMMC_CmdGoIdleState>
 8006172:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d001      	beq.n	800617e <SD_PowerON+0x2a>
  {
    return errorstate;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	e072      	b.n	8006264 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4618      	mov	r0, r3
 8006184:	f002 ff4f 	bl	8009026 <SDMMC_CmdOperCond>
 8006188:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d00d      	beq.n	80061ac <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4618      	mov	r0, r3
 800619c:	f002 ff25 	bl	8008fea <SDMMC_CmdGoIdleState>
 80061a0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d004      	beq.n	80061b2 <SD_PowerON+0x5e>
    {
      return errorstate;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	e05b      	b.n	8006264 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2201      	movs	r2, #1
 80061b0:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061b6:	2b01      	cmp	r3, #1
 80061b8:	d137      	bne.n	800622a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	2100      	movs	r1, #0
 80061c0:	4618      	mov	r0, r3
 80061c2:	f002 ff4f 	bl	8009064 <SDMMC_CmdAppCommand>
 80061c6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d02d      	beq.n	800622a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80061ce:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80061d2:	e047      	b.n	8006264 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	2100      	movs	r1, #0
 80061da:	4618      	mov	r0, r3
 80061dc:	f002 ff42 	bl	8009064 <SDMMC_CmdAppCommand>
 80061e0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d001      	beq.n	80061ec <SD_PowerON+0x98>
    {
      return errorstate;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	e03b      	b.n	8006264 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	491e      	ldr	r1, [pc, #120]	; (800626c <SD_PowerON+0x118>)
 80061f2:	4618      	mov	r0, r3
 80061f4:	f002 ff58 	bl	80090a8 <SDMMC_CmdAppOperCommand>
 80061f8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d002      	beq.n	8006206 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006200:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006204:	e02e      	b.n	8006264 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	2100      	movs	r1, #0
 800620c:	4618      	mov	r0, r3
 800620e:	f002 fdbd 	bl	8008d8c <SDIO_GetResponse>
 8006212:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	0fdb      	lsrs	r3, r3, #31
 8006218:	2b01      	cmp	r3, #1
 800621a:	d101      	bne.n	8006220 <SD_PowerON+0xcc>
 800621c:	2301      	movs	r3, #1
 800621e:	e000      	b.n	8006222 <SD_PowerON+0xce>
 8006220:	2300      	movs	r3, #0
 8006222:	613b      	str	r3, [r7, #16]

    count++;
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	3301      	adds	r3, #1
 8006228:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006230:	4293      	cmp	r3, r2
 8006232:	d802      	bhi.n	800623a <SD_PowerON+0xe6>
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d0cc      	beq.n	80061d4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006240:	4293      	cmp	r3, r2
 8006242:	d902      	bls.n	800624a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8006244:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006248:	e00c      	b.n	8006264 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006250:	2b00      	cmp	r3, #0
 8006252:	d003      	beq.n	800625c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2201      	movs	r2, #1
 8006258:	645a      	str	r2, [r3, #68]	; 0x44
 800625a:	e002      	b.n	8006262 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2200      	movs	r2, #0
 8006260:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8006262:	2300      	movs	r3, #0
}
 8006264:	4618      	mov	r0, r3
 8006266:	3718      	adds	r7, #24
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}
 800626c:	c1100000 	.word	0xc1100000

08006270 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b084      	sub	sp, #16
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
 8006278:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d102      	bne.n	8006286 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8006280:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006284:	e018      	b.n	80062b8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800628e:	041b      	lsls	r3, r3, #16
 8006290:	4619      	mov	r1, r3
 8006292:	4610      	mov	r0, r2
 8006294:	f002 ffcc 	bl	8009230 <SDMMC_CmdSendStatus>
 8006298:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d001      	beq.n	80062a4 <SD_SendStatus+0x34>
  {
    return errorstate;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	e009      	b.n	80062b8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	2100      	movs	r1, #0
 80062aa:	4618      	mov	r0, r3
 80062ac:	f002 fd6e 	bl	8008d8c <SDIO_GetResponse>
 80062b0:	4602      	mov	r2, r0
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80062b6:	2300      	movs	r3, #0
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3710      	adds	r7, #16
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}

080062c0 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b086      	sub	sp, #24
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80062c8:	2300      	movs	r3, #0
 80062ca:	60fb      	str	r3, [r7, #12]
 80062cc:	2300      	movs	r3, #0
 80062ce:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	2100      	movs	r1, #0
 80062d6:	4618      	mov	r0, r3
 80062d8:	f002 fd58 	bl	8008d8c <SDIO_GetResponse>
 80062dc:	4603      	mov	r3, r0
 80062de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80062e6:	d102      	bne.n	80062ee <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80062e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80062ec:	e02f      	b.n	800634e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80062ee:	f107 030c 	add.w	r3, r7, #12
 80062f2:	4619      	mov	r1, r3
 80062f4:	6878      	ldr	r0, [r7, #4]
 80062f6:	f000 f879 	bl	80063ec <SD_FindSCR>
 80062fa:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d001      	beq.n	8006306 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	e023      	b.n	800634e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800630c:	2b00      	cmp	r3, #0
 800630e:	d01c      	beq.n	800634a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006318:	041b      	lsls	r3, r3, #16
 800631a:	4619      	mov	r1, r3
 800631c:	4610      	mov	r0, r2
 800631e:	f002 fea1 	bl	8009064 <SDMMC_CmdAppCommand>
 8006322:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d001      	beq.n	800632e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	e00f      	b.n	800634e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	2102      	movs	r1, #2
 8006334:	4618      	mov	r0, r3
 8006336:	f002 feda 	bl	80090ee <SDMMC_CmdBusWidth>
 800633a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d001      	beq.n	8006346 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8006342:	697b      	ldr	r3, [r7, #20]
 8006344:	e003      	b.n	800634e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006346:	2300      	movs	r3, #0
 8006348:	e001      	b.n	800634e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800634a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800634e:	4618      	mov	r0, r3
 8006350:	3718      	adds	r7, #24
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}

08006356 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8006356:	b580      	push	{r7, lr}
 8006358:	b086      	sub	sp, #24
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800635e:	2300      	movs	r3, #0
 8006360:	60fb      	str	r3, [r7, #12]
 8006362:	2300      	movs	r3, #0
 8006364:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2100      	movs	r1, #0
 800636c:	4618      	mov	r0, r3
 800636e:	f002 fd0d 	bl	8008d8c <SDIO_GetResponse>
 8006372:	4603      	mov	r3, r0
 8006374:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006378:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800637c:	d102      	bne.n	8006384 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800637e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006382:	e02f      	b.n	80063e4 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006384:	f107 030c 	add.w	r3, r7, #12
 8006388:	4619      	mov	r1, r3
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f000 f82e 	bl	80063ec <SD_FindSCR>
 8006390:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d001      	beq.n	800639c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	e023      	b.n	80063e4 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d01c      	beq.n	80063e0 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063ae:	041b      	lsls	r3, r3, #16
 80063b0:	4619      	mov	r1, r3
 80063b2:	4610      	mov	r0, r2
 80063b4:	f002 fe56 	bl	8009064 <SDMMC_CmdAppCommand>
 80063b8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d001      	beq.n	80063c4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	e00f      	b.n	80063e4 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	2100      	movs	r1, #0
 80063ca:	4618      	mov	r0, r3
 80063cc:	f002 fe8f 	bl	80090ee <SDMMC_CmdBusWidth>
 80063d0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d001      	beq.n	80063dc <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	e003      	b.n	80063e4 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80063dc:	2300      	movs	r3, #0
 80063de:	e001      	b.n	80063e4 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80063e0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	3718      	adds	r7, #24
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd80      	pop	{r7, pc}

080063ec <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80063ec:	b590      	push	{r4, r7, lr}
 80063ee:	b08f      	sub	sp, #60	; 0x3c
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80063f6:	f7fc fecb 	bl	8003190 <HAL_GetTick>
 80063fa:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80063fc:	2300      	movs	r3, #0
 80063fe:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8006400:	2300      	movs	r3, #0
 8006402:	60bb      	str	r3, [r7, #8]
 8006404:	2300      	movs	r3, #0
 8006406:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	2108      	movs	r1, #8
 8006412:	4618      	mov	r0, r3
 8006414:	f002 fcf9 	bl	8008e0a <SDMMC_CmdBlockLength>
 8006418:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800641a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800641c:	2b00      	cmp	r3, #0
 800641e:	d001      	beq.n	8006424 <SD_FindSCR+0x38>
  {
    return errorstate;
 8006420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006422:	e0b2      	b.n	800658a <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681a      	ldr	r2, [r3, #0]
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800642c:	041b      	lsls	r3, r3, #16
 800642e:	4619      	mov	r1, r3
 8006430:	4610      	mov	r0, r2
 8006432:	f002 fe17 	bl	8009064 <SDMMC_CmdAppCommand>
 8006436:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800643a:	2b00      	cmp	r3, #0
 800643c:	d001      	beq.n	8006442 <SD_FindSCR+0x56>
  {
    return errorstate;
 800643e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006440:	e0a3      	b.n	800658a <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006442:	f04f 33ff 	mov.w	r3, #4294967295
 8006446:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8006448:	2308      	movs	r3, #8
 800644a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800644c:	2330      	movs	r3, #48	; 0x30
 800644e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006450:	2302      	movs	r3, #2
 8006452:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006454:	2300      	movs	r3, #0
 8006456:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8006458:	2301      	movs	r3, #1
 800645a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f107 0210 	add.w	r2, r7, #16
 8006464:	4611      	mov	r1, r2
 8006466:	4618      	mov	r0, r3
 8006468:	f002 fca3 	bl	8008db2 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4618      	mov	r0, r3
 8006472:	f002 fe5e 	bl	8009132 <SDMMC_CmdSendSCR>
 8006476:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800647a:	2b00      	cmp	r3, #0
 800647c:	d02a      	beq.n	80064d4 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800647e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006480:	e083      	b.n	800658a <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006488:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800648c:	2b00      	cmp	r3, #0
 800648e:	d00f      	beq.n	80064b0 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6819      	ldr	r1, [r3, #0]
 8006494:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006496:	009b      	lsls	r3, r3, #2
 8006498:	f107 0208 	add.w	r2, r7, #8
 800649c:	18d4      	adds	r4, r2, r3
 800649e:	4608      	mov	r0, r1
 80064a0:	f002 fc03 	bl	8008caa <SDIO_ReadFIFO>
 80064a4:	4603      	mov	r3, r0
 80064a6:	6023      	str	r3, [r4, #0]
      index++;
 80064a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064aa:	3301      	adds	r3, #1
 80064ac:	637b      	str	r3, [r7, #52]	; 0x34
 80064ae:	e006      	b.n	80064be <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d012      	beq.n	80064e4 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80064be:	f7fc fe67 	bl	8003190 <HAL_GetTick>
 80064c2:	4602      	mov	r2, r0
 80064c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064c6:	1ad3      	subs	r3, r2, r3
 80064c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064cc:	d102      	bne.n	80064d4 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80064ce:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80064d2:	e05a      	b.n	800658a <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064da:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d0cf      	beq.n	8006482 <SD_FindSCR+0x96>
 80064e2:	e000      	b.n	80064e6 <SD_FindSCR+0xfa>
      break;
 80064e4:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064ec:	f003 0308 	and.w	r3, r3, #8
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d005      	beq.n	8006500 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	2208      	movs	r2, #8
 80064fa:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80064fc:	2308      	movs	r3, #8
 80064fe:	e044      	b.n	800658a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006506:	f003 0302 	and.w	r3, r3, #2
 800650a:	2b00      	cmp	r3, #0
 800650c:	d005      	beq.n	800651a <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	2202      	movs	r2, #2
 8006514:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006516:	2302      	movs	r3, #2
 8006518:	e037      	b.n	800658a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006520:	f003 0320 	and.w	r3, r3, #32
 8006524:	2b00      	cmp	r3, #0
 8006526:	d005      	beq.n	8006534 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	2220      	movs	r2, #32
 800652e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8006530:	2320      	movs	r3, #32
 8006532:	e02a      	b.n	800658a <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f240 523a 	movw	r2, #1338	; 0x53a
 800653c:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	061a      	lsls	r2, r3, #24
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	021b      	lsls	r3, r3, #8
 8006546:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800654a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	0a1b      	lsrs	r3, r3, #8
 8006550:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006554:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	0e1b      	lsrs	r3, r3, #24
 800655a:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800655c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800655e:	601a      	str	r2, [r3, #0]
    scr++;
 8006560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006562:	3304      	adds	r3, #4
 8006564:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	061a      	lsls	r2, r3, #24
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	021b      	lsls	r3, r3, #8
 800656e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006572:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	0a1b      	lsrs	r3, r3, #8
 8006578:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800657c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	0e1b      	lsrs	r3, r3, #24
 8006582:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006586:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8006588:	2300      	movs	r3, #0
}
 800658a:	4618      	mov	r0, r3
 800658c:	373c      	adds	r7, #60	; 0x3c
 800658e:	46bd      	mov	sp, r7
 8006590:	bd90      	pop	{r4, r7, pc}

08006592 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8006592:	b580      	push	{r7, lr}
 8006594:	b086      	sub	sp, #24
 8006596:	af00      	add	r7, sp, #0
 8006598:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800659e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065a4:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80065a6:	693b      	ldr	r3, [r7, #16]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d03f      	beq.n	800662c <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80065ac:	2300      	movs	r3, #0
 80065ae:	617b      	str	r3, [r7, #20]
 80065b0:	e033      	b.n	800661a <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4618      	mov	r0, r3
 80065b8:	f002 fb77 	bl	8008caa <SDIO_ReadFIFO>
 80065bc:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	b2da      	uxtb	r2, r3
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	701a      	strb	r2, [r3, #0]
      tmp++;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	3301      	adds	r3, #1
 80065ca:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	3b01      	subs	r3, #1
 80065d0:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	0a1b      	lsrs	r3, r3, #8
 80065d6:	b2da      	uxtb	r2, r3
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	701a      	strb	r2, [r3, #0]
      tmp++;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	3301      	adds	r3, #1
 80065e0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80065e2:	693b      	ldr	r3, [r7, #16]
 80065e4:	3b01      	subs	r3, #1
 80065e6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	0c1b      	lsrs	r3, r3, #16
 80065ec:	b2da      	uxtb	r2, r3
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	701a      	strb	r2, [r3, #0]
      tmp++;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	3301      	adds	r3, #1
 80065f6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	3b01      	subs	r3, #1
 80065fc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	0e1b      	lsrs	r3, r3, #24
 8006602:	b2da      	uxtb	r2, r3
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	3301      	adds	r3, #1
 800660c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800660e:	693b      	ldr	r3, [r7, #16]
 8006610:	3b01      	subs	r3, #1
 8006612:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	3301      	adds	r3, #1
 8006618:	617b      	str	r3, [r7, #20]
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	2b07      	cmp	r3, #7
 800661e:	d9c8      	bls.n	80065b2 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	68fa      	ldr	r2, [r7, #12]
 8006624:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	693a      	ldr	r2, [r7, #16]
 800662a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800662c:	bf00      	nop
 800662e:	3718      	adds	r7, #24
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}

08006634 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b086      	sub	sp, #24
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6a1b      	ldr	r3, [r3, #32]
 8006640:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006646:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d043      	beq.n	80066d6 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800664e:	2300      	movs	r3, #0
 8006650:	617b      	str	r3, [r7, #20]
 8006652:	e037      	b.n	80066c4 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	781b      	ldrb	r3, [r3, #0]
 8006658:	60bb      	str	r3, [r7, #8]
      tmp++;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	3301      	adds	r3, #1
 800665e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	3b01      	subs	r3, #1
 8006664:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	781b      	ldrb	r3, [r3, #0]
 800666a:	021a      	lsls	r2, r3, #8
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	4313      	orrs	r3, r2
 8006670:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	3301      	adds	r3, #1
 8006676:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	3b01      	subs	r3, #1
 800667c:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	781b      	ldrb	r3, [r3, #0]
 8006682:	041a      	lsls	r2, r3, #16
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	4313      	orrs	r3, r2
 8006688:	60bb      	str	r3, [r7, #8]
      tmp++;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	3301      	adds	r3, #1
 800668e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	3b01      	subs	r3, #1
 8006694:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	781b      	ldrb	r3, [r3, #0]
 800669a:	061a      	lsls	r2, r3, #24
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	4313      	orrs	r3, r2
 80066a0:	60bb      	str	r3, [r7, #8]
      tmp++;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	3301      	adds	r3, #1
 80066a6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	3b01      	subs	r3, #1
 80066ac:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f107 0208 	add.w	r2, r7, #8
 80066b6:	4611      	mov	r1, r2
 80066b8:	4618      	mov	r0, r3
 80066ba:	f002 fb03 	bl	8008cc4 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	3301      	adds	r3, #1
 80066c2:	617b      	str	r3, [r7, #20]
 80066c4:	697b      	ldr	r3, [r7, #20]
 80066c6:	2b07      	cmp	r3, #7
 80066c8:	d9c4      	bls.n	8006654 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	68fa      	ldr	r2, [r7, #12]
 80066ce:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	693a      	ldr	r2, [r7, #16]
 80066d4:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 80066d6:	bf00      	nop
 80066d8:	3718      	adds	r7, #24
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}

080066de <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80066de:	b580      	push	{r7, lr}
 80066e0:	b082      	sub	sp, #8
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d101      	bne.n	80066f0 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	e07b      	b.n	80067e8 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d108      	bne.n	800670a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006700:	d009      	beq.n	8006716 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2200      	movs	r2, #0
 8006706:	61da      	str	r2, [r3, #28]
 8006708:	e005      	b.n	8006716 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2200      	movs	r2, #0
 800670e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2200      	movs	r2, #0
 8006714:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2200      	movs	r2, #0
 800671a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006722:	b2db      	uxtb	r3, r3
 8006724:	2b00      	cmp	r3, #0
 8006726:	d106      	bne.n	8006736 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006730:	6878      	ldr	r0, [r7, #4]
 8006732:	f7fc f94d 	bl	80029d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2202      	movs	r2, #2
 800673a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	681a      	ldr	r2, [r3, #0]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800674c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	685b      	ldr	r3, [r3, #4]
 8006752:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800675e:	431a      	orrs	r2, r3
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	68db      	ldr	r3, [r3, #12]
 8006764:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006768:	431a      	orrs	r2, r3
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	691b      	ldr	r3, [r3, #16]
 800676e:	f003 0302 	and.w	r3, r3, #2
 8006772:	431a      	orrs	r2, r3
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	695b      	ldr	r3, [r3, #20]
 8006778:	f003 0301 	and.w	r3, r3, #1
 800677c:	431a      	orrs	r2, r3
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	699b      	ldr	r3, [r3, #24]
 8006782:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006786:	431a      	orrs	r2, r3
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	69db      	ldr	r3, [r3, #28]
 800678c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006790:	431a      	orrs	r2, r3
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a1b      	ldr	r3, [r3, #32]
 8006796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800679a:	ea42 0103 	orr.w	r1, r2, r3
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067a2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	430a      	orrs	r2, r1
 80067ac:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	699b      	ldr	r3, [r3, #24]
 80067b2:	0c1b      	lsrs	r3, r3, #16
 80067b4:	f003 0104 	and.w	r1, r3, #4
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067bc:	f003 0210 	and.w	r2, r3, #16
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	430a      	orrs	r2, r1
 80067c6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	69da      	ldr	r2, [r3, #28]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80067d6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2200      	movs	r2, #0
 80067dc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2201      	movs	r2, #1
 80067e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80067e6:	2300      	movs	r3, #0
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3708      	adds	r7, #8
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b08c      	sub	sp, #48	; 0x30
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	60f8      	str	r0, [r7, #12]
 80067f8:	60b9      	str	r1, [r7, #8]
 80067fa:	607a      	str	r2, [r7, #4]
 80067fc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80067fe:	2301      	movs	r3, #1
 8006800:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006802:	2300      	movs	r3, #0
 8006804:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800680e:	2b01      	cmp	r3, #1
 8006810:	d101      	bne.n	8006816 <HAL_SPI_TransmitReceive+0x26>
 8006812:	2302      	movs	r3, #2
 8006814:	e18a      	b.n	8006b2c <HAL_SPI_TransmitReceive+0x33c>
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2201      	movs	r2, #1
 800681a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800681e:	f7fc fcb7 	bl	8003190 <HAL_GetTick>
 8006822:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800682a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006834:	887b      	ldrh	r3, [r7, #2]
 8006836:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006838:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800683c:	2b01      	cmp	r3, #1
 800683e:	d00f      	beq.n	8006860 <HAL_SPI_TransmitReceive+0x70>
 8006840:	69fb      	ldr	r3, [r7, #28]
 8006842:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006846:	d107      	bne.n	8006858 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d103      	bne.n	8006858 <HAL_SPI_TransmitReceive+0x68>
 8006850:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006854:	2b04      	cmp	r3, #4
 8006856:	d003      	beq.n	8006860 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006858:	2302      	movs	r3, #2
 800685a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800685e:	e15b      	b.n	8006b18 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d005      	beq.n	8006872 <HAL_SPI_TransmitReceive+0x82>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d002      	beq.n	8006872 <HAL_SPI_TransmitReceive+0x82>
 800686c:	887b      	ldrh	r3, [r7, #2]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d103      	bne.n	800687a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006878:	e14e      	b.n	8006b18 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006880:	b2db      	uxtb	r3, r3
 8006882:	2b04      	cmp	r3, #4
 8006884:	d003      	beq.n	800688e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2205      	movs	r2, #5
 800688a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	2200      	movs	r2, #0
 8006892:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	687a      	ldr	r2, [r7, #4]
 8006898:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	887a      	ldrh	r2, [r7, #2]
 800689e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	887a      	ldrh	r2, [r7, #2]
 80068a4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	68ba      	ldr	r2, [r7, #8]
 80068aa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	887a      	ldrh	r2, [r7, #2]
 80068b0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	887a      	ldrh	r2, [r7, #2]
 80068b6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	2200      	movs	r2, #0
 80068bc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	2200      	movs	r2, #0
 80068c2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068ce:	2b40      	cmp	r3, #64	; 0x40
 80068d0:	d007      	beq.n	80068e2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	681a      	ldr	r2, [r3, #0]
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80068e0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	68db      	ldr	r3, [r3, #12]
 80068e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068ea:	d178      	bne.n	80069de <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d002      	beq.n	80068fa <HAL_SPI_TransmitReceive+0x10a>
 80068f4:	8b7b      	ldrh	r3, [r7, #26]
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	d166      	bne.n	80069c8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068fe:	881a      	ldrh	r2, [r3, #0]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800690a:	1c9a      	adds	r2, r3, #2
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006914:	b29b      	uxth	r3, r3
 8006916:	3b01      	subs	r3, #1
 8006918:	b29a      	uxth	r2, r3
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800691e:	e053      	b.n	80069c8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	689b      	ldr	r3, [r3, #8]
 8006926:	f003 0302 	and.w	r3, r3, #2
 800692a:	2b02      	cmp	r3, #2
 800692c:	d11b      	bne.n	8006966 <HAL_SPI_TransmitReceive+0x176>
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006932:	b29b      	uxth	r3, r3
 8006934:	2b00      	cmp	r3, #0
 8006936:	d016      	beq.n	8006966 <HAL_SPI_TransmitReceive+0x176>
 8006938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800693a:	2b01      	cmp	r3, #1
 800693c:	d113      	bne.n	8006966 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006942:	881a      	ldrh	r2, [r3, #0]
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800694e:	1c9a      	adds	r2, r3, #2
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006958:	b29b      	uxth	r3, r3
 800695a:	3b01      	subs	r3, #1
 800695c:	b29a      	uxth	r2, r3
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006962:	2300      	movs	r3, #0
 8006964:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	689b      	ldr	r3, [r3, #8]
 800696c:	f003 0301 	and.w	r3, r3, #1
 8006970:	2b01      	cmp	r3, #1
 8006972:	d119      	bne.n	80069a8 <HAL_SPI_TransmitReceive+0x1b8>
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006978:	b29b      	uxth	r3, r3
 800697a:	2b00      	cmp	r3, #0
 800697c:	d014      	beq.n	80069a8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	68da      	ldr	r2, [r3, #12]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006988:	b292      	uxth	r2, r2
 800698a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006990:	1c9a      	adds	r2, r3, #2
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800699a:	b29b      	uxth	r3, r3
 800699c:	3b01      	subs	r3, #1
 800699e:	b29a      	uxth	r2, r3
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80069a4:	2301      	movs	r3, #1
 80069a6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80069a8:	f7fc fbf2 	bl	8003190 <HAL_GetTick>
 80069ac:	4602      	mov	r2, r0
 80069ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069b0:	1ad3      	subs	r3, r2, r3
 80069b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80069b4:	429a      	cmp	r2, r3
 80069b6:	d807      	bhi.n	80069c8 <HAL_SPI_TransmitReceive+0x1d8>
 80069b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069be:	d003      	beq.n	80069c8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80069c0:	2303      	movs	r3, #3
 80069c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80069c6:	e0a7      	b.n	8006b18 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069cc:	b29b      	uxth	r3, r3
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d1a6      	bne.n	8006920 <HAL_SPI_TransmitReceive+0x130>
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d1a1      	bne.n	8006920 <HAL_SPI_TransmitReceive+0x130>
 80069dc:	e07c      	b.n	8006ad8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d002      	beq.n	80069ec <HAL_SPI_TransmitReceive+0x1fc>
 80069e6:	8b7b      	ldrh	r3, [r7, #26]
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d16b      	bne.n	8006ac4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	330c      	adds	r3, #12
 80069f6:	7812      	ldrb	r2, [r2, #0]
 80069f8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069fe:	1c5a      	adds	r2, r3, #1
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a08:	b29b      	uxth	r3, r3
 8006a0a:	3b01      	subs	r3, #1
 8006a0c:	b29a      	uxth	r2, r3
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a12:	e057      	b.n	8006ac4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	689b      	ldr	r3, [r3, #8]
 8006a1a:	f003 0302 	and.w	r3, r3, #2
 8006a1e:	2b02      	cmp	r3, #2
 8006a20:	d11c      	bne.n	8006a5c <HAL_SPI_TransmitReceive+0x26c>
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a26:	b29b      	uxth	r3, r3
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d017      	beq.n	8006a5c <HAL_SPI_TransmitReceive+0x26c>
 8006a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a2e:	2b01      	cmp	r3, #1
 8006a30:	d114      	bne.n	8006a5c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	330c      	adds	r3, #12
 8006a3c:	7812      	ldrb	r2, [r2, #0]
 8006a3e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a44:	1c5a      	adds	r2, r3, #1
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	3b01      	subs	r3, #1
 8006a52:	b29a      	uxth	r2, r3
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	f003 0301 	and.w	r3, r3, #1
 8006a66:	2b01      	cmp	r3, #1
 8006a68:	d119      	bne.n	8006a9e <HAL_SPI_TransmitReceive+0x2ae>
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d014      	beq.n	8006a9e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	68da      	ldr	r2, [r3, #12]
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a7e:	b2d2      	uxtb	r2, r2
 8006a80:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a86:	1c5a      	adds	r2, r3, #1
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	3b01      	subs	r3, #1
 8006a94:	b29a      	uxth	r2, r3
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006a9e:	f7fc fb77 	bl	8003190 <HAL_GetTick>
 8006aa2:	4602      	mov	r2, r0
 8006aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aa6:	1ad3      	subs	r3, r2, r3
 8006aa8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d803      	bhi.n	8006ab6 <HAL_SPI_TransmitReceive+0x2c6>
 8006aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ab4:	d102      	bne.n	8006abc <HAL_SPI_TransmitReceive+0x2cc>
 8006ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d103      	bne.n	8006ac4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006abc:	2303      	movs	r3, #3
 8006abe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006ac2:	e029      	b.n	8006b18 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ac8:	b29b      	uxth	r3, r3
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d1a2      	bne.n	8006a14 <HAL_SPI_TransmitReceive+0x224>
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ad2:	b29b      	uxth	r3, r3
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d19d      	bne.n	8006a14 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ad8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ada:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006adc:	68f8      	ldr	r0, [r7, #12]
 8006ade:	f000 f8b1 	bl	8006c44 <SPI_EndRxTxTransaction>
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d006      	beq.n	8006af6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2220      	movs	r2, #32
 8006af2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006af4:	e010      	b.n	8006b18 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d10b      	bne.n	8006b16 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006afe:	2300      	movs	r3, #0
 8006b00:	617b      	str	r3, [r7, #20]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	617b      	str	r3, [r7, #20]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	689b      	ldr	r3, [r3, #8]
 8006b10:	617b      	str	r3, [r7, #20]
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	e000      	b.n	8006b18 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006b16:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2200      	movs	r2, #0
 8006b24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006b28:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	3730      	adds	r7, #48	; 0x30
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}

08006b34 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b088      	sub	sp, #32
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	60f8      	str	r0, [r7, #12]
 8006b3c:	60b9      	str	r1, [r7, #8]
 8006b3e:	603b      	str	r3, [r7, #0]
 8006b40:	4613      	mov	r3, r2
 8006b42:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006b44:	f7fc fb24 	bl	8003190 <HAL_GetTick>
 8006b48:	4602      	mov	r2, r0
 8006b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b4c:	1a9b      	subs	r3, r3, r2
 8006b4e:	683a      	ldr	r2, [r7, #0]
 8006b50:	4413      	add	r3, r2
 8006b52:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006b54:	f7fc fb1c 	bl	8003190 <HAL_GetTick>
 8006b58:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006b5a:	4b39      	ldr	r3, [pc, #228]	; (8006c40 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	015b      	lsls	r3, r3, #5
 8006b60:	0d1b      	lsrs	r3, r3, #20
 8006b62:	69fa      	ldr	r2, [r7, #28]
 8006b64:	fb02 f303 	mul.w	r3, r2, r3
 8006b68:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b6a:	e054      	b.n	8006c16 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b72:	d050      	beq.n	8006c16 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006b74:	f7fc fb0c 	bl	8003190 <HAL_GetTick>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	69bb      	ldr	r3, [r7, #24]
 8006b7c:	1ad3      	subs	r3, r2, r3
 8006b7e:	69fa      	ldr	r2, [r7, #28]
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d902      	bls.n	8006b8a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006b84:	69fb      	ldr	r3, [r7, #28]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d13d      	bne.n	8006c06 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	685a      	ldr	r2, [r3, #4]
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006b98:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ba2:	d111      	bne.n	8006bc8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bac:	d004      	beq.n	8006bb8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bb6:	d107      	bne.n	8006bc8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bc6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bcc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006bd0:	d10f      	bne.n	8006bf2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006be0:	601a      	str	r2, [r3, #0]
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	681a      	ldr	r2, [r3, #0]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006bf0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006c02:	2303      	movs	r3, #3
 8006c04:	e017      	b.n	8006c36 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d101      	bne.n	8006c10 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	3b01      	subs	r3, #1
 8006c14:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	689a      	ldr	r2, [r3, #8]
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	4013      	ands	r3, r2
 8006c20:	68ba      	ldr	r2, [r7, #8]
 8006c22:	429a      	cmp	r2, r3
 8006c24:	bf0c      	ite	eq
 8006c26:	2301      	moveq	r3, #1
 8006c28:	2300      	movne	r3, #0
 8006c2a:	b2db      	uxtb	r3, r3
 8006c2c:	461a      	mov	r2, r3
 8006c2e:	79fb      	ldrb	r3, [r7, #7]
 8006c30:	429a      	cmp	r2, r3
 8006c32:	d19b      	bne.n	8006b6c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006c34:	2300      	movs	r3, #0
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	3720      	adds	r7, #32
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}
 8006c3e:	bf00      	nop
 8006c40:	20000064 	.word	0x20000064

08006c44 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b088      	sub	sp, #32
 8006c48:	af02      	add	r7, sp, #8
 8006c4a:	60f8      	str	r0, [r7, #12]
 8006c4c:	60b9      	str	r1, [r7, #8]
 8006c4e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006c50:	4b1b      	ldr	r3, [pc, #108]	; (8006cc0 <SPI_EndRxTxTransaction+0x7c>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4a1b      	ldr	r2, [pc, #108]	; (8006cc4 <SPI_EndRxTxTransaction+0x80>)
 8006c56:	fba2 2303 	umull	r2, r3, r2, r3
 8006c5a:	0d5b      	lsrs	r3, r3, #21
 8006c5c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006c60:	fb02 f303 	mul.w	r3, r2, r3
 8006c64:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c6e:	d112      	bne.n	8006c96 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	9300      	str	r3, [sp, #0]
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	2200      	movs	r2, #0
 8006c78:	2180      	movs	r1, #128	; 0x80
 8006c7a:	68f8      	ldr	r0, [r7, #12]
 8006c7c:	f7ff ff5a 	bl	8006b34 <SPI_WaitFlagStateUntilTimeout>
 8006c80:	4603      	mov	r3, r0
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d016      	beq.n	8006cb4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c8a:	f043 0220 	orr.w	r2, r3, #32
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006c92:	2303      	movs	r3, #3
 8006c94:	e00f      	b.n	8006cb6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d00a      	beq.n	8006cb2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006c9c:	697b      	ldr	r3, [r7, #20]
 8006c9e:	3b01      	subs	r3, #1
 8006ca0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cac:	2b80      	cmp	r3, #128	; 0x80
 8006cae:	d0f2      	beq.n	8006c96 <SPI_EndRxTxTransaction+0x52>
 8006cb0:	e000      	b.n	8006cb4 <SPI_EndRxTxTransaction+0x70>
        break;
 8006cb2:	bf00      	nop
  }

  return HAL_OK;
 8006cb4:	2300      	movs	r3, #0
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3718      	adds	r7, #24
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	20000064 	.word	0x20000064
 8006cc4:	165e9f81 	.word	0x165e9f81

08006cc8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b082      	sub	sp, #8
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d101      	bne.n	8006cda <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	e041      	b.n	8006d5e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ce0:	b2db      	uxtb	r3, r3
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d106      	bne.n	8006cf4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f7fb feb6 	bl	8002a60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2202      	movs	r2, #2
 8006cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	3304      	adds	r3, #4
 8006d04:	4619      	mov	r1, r3
 8006d06:	4610      	mov	r0, r2
 8006d08:	f000 fbb2 	bl	8007470 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2201      	movs	r2, #1
 8006d18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2201      	movs	r2, #1
 8006d20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2201      	movs	r2, #1
 8006d28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2201      	movs	r2, #1
 8006d30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2201      	movs	r2, #1
 8006d38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2201      	movs	r2, #1
 8006d40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2201      	movs	r2, #1
 8006d48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2201      	movs	r2, #1
 8006d50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2201      	movs	r2, #1
 8006d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006d5c:	2300      	movs	r3, #0
}
 8006d5e:	4618      	mov	r0, r3
 8006d60:	3708      	adds	r7, #8
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}
	...

08006d68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b085      	sub	sp, #20
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d76:	b2db      	uxtb	r3, r3
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d001      	beq.n	8006d80 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	e04e      	b.n	8006e1e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2202      	movs	r2, #2
 8006d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	68da      	ldr	r2, [r3, #12]
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f042 0201 	orr.w	r2, r2, #1
 8006d96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a23      	ldr	r2, [pc, #140]	; (8006e2c <HAL_TIM_Base_Start_IT+0xc4>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d022      	beq.n	8006de8 <HAL_TIM_Base_Start_IT+0x80>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006daa:	d01d      	beq.n	8006de8 <HAL_TIM_Base_Start_IT+0x80>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a1f      	ldr	r2, [pc, #124]	; (8006e30 <HAL_TIM_Base_Start_IT+0xc8>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d018      	beq.n	8006de8 <HAL_TIM_Base_Start_IT+0x80>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4a1e      	ldr	r2, [pc, #120]	; (8006e34 <HAL_TIM_Base_Start_IT+0xcc>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d013      	beq.n	8006de8 <HAL_TIM_Base_Start_IT+0x80>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a1c      	ldr	r2, [pc, #112]	; (8006e38 <HAL_TIM_Base_Start_IT+0xd0>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d00e      	beq.n	8006de8 <HAL_TIM_Base_Start_IT+0x80>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a1b      	ldr	r2, [pc, #108]	; (8006e3c <HAL_TIM_Base_Start_IT+0xd4>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d009      	beq.n	8006de8 <HAL_TIM_Base_Start_IT+0x80>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a19      	ldr	r2, [pc, #100]	; (8006e40 <HAL_TIM_Base_Start_IT+0xd8>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d004      	beq.n	8006de8 <HAL_TIM_Base_Start_IT+0x80>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4a18      	ldr	r2, [pc, #96]	; (8006e44 <HAL_TIM_Base_Start_IT+0xdc>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d111      	bne.n	8006e0c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	f003 0307 	and.w	r3, r3, #7
 8006df2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2b06      	cmp	r3, #6
 8006df8:	d010      	beq.n	8006e1c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681a      	ldr	r2, [r3, #0]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f042 0201 	orr.w	r2, r2, #1
 8006e08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e0a:	e007      	b.n	8006e1c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f042 0201 	orr.w	r2, r2, #1
 8006e1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e1c:	2300      	movs	r3, #0
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	3714      	adds	r7, #20
 8006e22:	46bd      	mov	sp, r7
 8006e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e28:	4770      	bx	lr
 8006e2a:	bf00      	nop
 8006e2c:	40010000 	.word	0x40010000
 8006e30:	40000400 	.word	0x40000400
 8006e34:	40000800 	.word	0x40000800
 8006e38:	40000c00 	.word	0x40000c00
 8006e3c:	40010400 	.word	0x40010400
 8006e40:	40014000 	.word	0x40014000
 8006e44:	40001800 	.word	0x40001800

08006e48 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b082      	sub	sp, #8
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d101      	bne.n	8006e5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006e56:	2301      	movs	r3, #1
 8006e58:	e041      	b.n	8006ede <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e60:	b2db      	uxtb	r3, r3
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d106      	bne.n	8006e74 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f000 f839 	bl	8006ee6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2202      	movs	r2, #2
 8006e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	3304      	adds	r3, #4
 8006e84:	4619      	mov	r1, r3
 8006e86:	4610      	mov	r0, r2
 8006e88:	f000 faf2 	bl	8007470 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2201      	movs	r2, #1
 8006e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006edc:	2300      	movs	r3, #0
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3708      	adds	r7, #8
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}

08006ee6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006ee6:	b480      	push	{r7}
 8006ee8:	b083      	sub	sp, #12
 8006eea:	af00      	add	r7, sp, #0
 8006eec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006eee:	bf00      	nop
 8006ef0:	370c      	adds	r7, #12
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr

08006efa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006efa:	b580      	push	{r7, lr}
 8006efc:	b082      	sub	sp, #8
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	691b      	ldr	r3, [r3, #16]
 8006f08:	f003 0302 	and.w	r3, r3, #2
 8006f0c:	2b02      	cmp	r3, #2
 8006f0e:	d122      	bne.n	8006f56 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	68db      	ldr	r3, [r3, #12]
 8006f16:	f003 0302 	and.w	r3, r3, #2
 8006f1a:	2b02      	cmp	r3, #2
 8006f1c:	d11b      	bne.n	8006f56 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f06f 0202 	mvn.w	r2, #2
 8006f26:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	699b      	ldr	r3, [r3, #24]
 8006f34:	f003 0303 	and.w	r3, r3, #3
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d003      	beq.n	8006f44 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f3c:	6878      	ldr	r0, [r7, #4]
 8006f3e:	f000 fa78 	bl	8007432 <HAL_TIM_IC_CaptureCallback>
 8006f42:	e005      	b.n	8006f50 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f000 fa6a 	bl	800741e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f000 fa7b 	bl	8007446 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2200      	movs	r2, #0
 8006f54:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	691b      	ldr	r3, [r3, #16]
 8006f5c:	f003 0304 	and.w	r3, r3, #4
 8006f60:	2b04      	cmp	r3, #4
 8006f62:	d122      	bne.n	8006faa <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	f003 0304 	and.w	r3, r3, #4
 8006f6e:	2b04      	cmp	r3, #4
 8006f70:	d11b      	bne.n	8006faa <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f06f 0204 	mvn.w	r2, #4
 8006f7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2202      	movs	r2, #2
 8006f80:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	699b      	ldr	r3, [r3, #24]
 8006f88:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d003      	beq.n	8006f98 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	f000 fa4e 	bl	8007432 <HAL_TIM_IC_CaptureCallback>
 8006f96:	e005      	b.n	8006fa4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f000 fa40 	bl	800741e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f000 fa51 	bl	8007446 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	691b      	ldr	r3, [r3, #16]
 8006fb0:	f003 0308 	and.w	r3, r3, #8
 8006fb4:	2b08      	cmp	r3, #8
 8006fb6:	d122      	bne.n	8006ffe <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	68db      	ldr	r3, [r3, #12]
 8006fbe:	f003 0308 	and.w	r3, r3, #8
 8006fc2:	2b08      	cmp	r3, #8
 8006fc4:	d11b      	bne.n	8006ffe <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f06f 0208 	mvn.w	r2, #8
 8006fce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2204      	movs	r2, #4
 8006fd4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	69db      	ldr	r3, [r3, #28]
 8006fdc:	f003 0303 	and.w	r3, r3, #3
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d003      	beq.n	8006fec <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f000 fa24 	bl	8007432 <HAL_TIM_IC_CaptureCallback>
 8006fea:	e005      	b.n	8006ff8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	f000 fa16 	bl	800741e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f000 fa27 	bl	8007446 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	691b      	ldr	r3, [r3, #16]
 8007004:	f003 0310 	and.w	r3, r3, #16
 8007008:	2b10      	cmp	r3, #16
 800700a:	d122      	bne.n	8007052 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	68db      	ldr	r3, [r3, #12]
 8007012:	f003 0310 	and.w	r3, r3, #16
 8007016:	2b10      	cmp	r3, #16
 8007018:	d11b      	bne.n	8007052 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f06f 0210 	mvn.w	r2, #16
 8007022:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2208      	movs	r2, #8
 8007028:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	69db      	ldr	r3, [r3, #28]
 8007030:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007034:	2b00      	cmp	r3, #0
 8007036:	d003      	beq.n	8007040 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	f000 f9fa 	bl	8007432 <HAL_TIM_IC_CaptureCallback>
 800703e:	e005      	b.n	800704c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f000 f9ec 	bl	800741e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f000 f9fd 	bl	8007446 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	691b      	ldr	r3, [r3, #16]
 8007058:	f003 0301 	and.w	r3, r3, #1
 800705c:	2b01      	cmp	r3, #1
 800705e:	d10e      	bne.n	800707e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	68db      	ldr	r3, [r3, #12]
 8007066:	f003 0301 	and.w	r3, r3, #1
 800706a:	2b01      	cmp	r3, #1
 800706c:	d107      	bne.n	800707e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f06f 0201 	mvn.w	r2, #1
 8007076:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007078:	6878      	ldr	r0, [r7, #4]
 800707a:	f7fa fc09 	bl	8001890 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	691b      	ldr	r3, [r3, #16]
 8007084:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007088:	2b80      	cmp	r3, #128	; 0x80
 800708a:	d10e      	bne.n	80070aa <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	68db      	ldr	r3, [r3, #12]
 8007092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007096:	2b80      	cmp	r3, #128	; 0x80
 8007098:	d107      	bne.n	80070aa <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80070a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f000 fd53 	bl	8007b50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	691b      	ldr	r3, [r3, #16]
 80070b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070b4:	2b40      	cmp	r3, #64	; 0x40
 80070b6:	d10e      	bne.n	80070d6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	68db      	ldr	r3, [r3, #12]
 80070be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070c2:	2b40      	cmp	r3, #64	; 0x40
 80070c4:	d107      	bne.n	80070d6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80070ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80070d0:	6878      	ldr	r0, [r7, #4]
 80070d2:	f000 f9c2 	bl	800745a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	691b      	ldr	r3, [r3, #16]
 80070dc:	f003 0320 	and.w	r3, r3, #32
 80070e0:	2b20      	cmp	r3, #32
 80070e2:	d10e      	bne.n	8007102 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	68db      	ldr	r3, [r3, #12]
 80070ea:	f003 0320 	and.w	r3, r3, #32
 80070ee:	2b20      	cmp	r3, #32
 80070f0:	d107      	bne.n	8007102 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f06f 0220 	mvn.w	r2, #32
 80070fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	f000 fd1d 	bl	8007b3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007102:	bf00      	nop
 8007104:	3708      	adds	r7, #8
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}
	...

0800710c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b086      	sub	sp, #24
 8007110:	af00      	add	r7, sp, #0
 8007112:	60f8      	str	r0, [r7, #12]
 8007114:	60b9      	str	r1, [r7, #8]
 8007116:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007118:	2300      	movs	r3, #0
 800711a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007122:	2b01      	cmp	r3, #1
 8007124:	d101      	bne.n	800712a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007126:	2302      	movs	r3, #2
 8007128:	e0ae      	b.n	8007288 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	2201      	movs	r2, #1
 800712e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2b0c      	cmp	r3, #12
 8007136:	f200 809f 	bhi.w	8007278 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800713a:	a201      	add	r2, pc, #4	; (adr r2, 8007140 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800713c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007140:	08007175 	.word	0x08007175
 8007144:	08007279 	.word	0x08007279
 8007148:	08007279 	.word	0x08007279
 800714c:	08007279 	.word	0x08007279
 8007150:	080071b5 	.word	0x080071b5
 8007154:	08007279 	.word	0x08007279
 8007158:	08007279 	.word	0x08007279
 800715c:	08007279 	.word	0x08007279
 8007160:	080071f7 	.word	0x080071f7
 8007164:	08007279 	.word	0x08007279
 8007168:	08007279 	.word	0x08007279
 800716c:	08007279 	.word	0x08007279
 8007170:	08007237 	.word	0x08007237
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	68b9      	ldr	r1, [r7, #8]
 800717a:	4618      	mov	r0, r3
 800717c:	f000 fa18 	bl	80075b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	699a      	ldr	r2, [r3, #24]
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f042 0208 	orr.w	r2, r2, #8
 800718e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	699a      	ldr	r2, [r3, #24]
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f022 0204 	bic.w	r2, r2, #4
 800719e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	6999      	ldr	r1, [r3, #24]
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	691a      	ldr	r2, [r3, #16]
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	430a      	orrs	r2, r1
 80071b0:	619a      	str	r2, [r3, #24]
      break;
 80071b2:	e064      	b.n	800727e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	68b9      	ldr	r1, [r7, #8]
 80071ba:	4618      	mov	r0, r3
 80071bc:	f000 fa68 	bl	8007690 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	699a      	ldr	r2, [r3, #24]
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80071ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	699a      	ldr	r2, [r3, #24]
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	6999      	ldr	r1, [r3, #24]
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	691b      	ldr	r3, [r3, #16]
 80071ea:	021a      	lsls	r2, r3, #8
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	430a      	orrs	r2, r1
 80071f2:	619a      	str	r2, [r3, #24]
      break;
 80071f4:	e043      	b.n	800727e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	68b9      	ldr	r1, [r7, #8]
 80071fc:	4618      	mov	r0, r3
 80071fe:	f000 fabd 	bl	800777c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	69da      	ldr	r2, [r3, #28]
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f042 0208 	orr.w	r2, r2, #8
 8007210:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	69da      	ldr	r2, [r3, #28]
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f022 0204 	bic.w	r2, r2, #4
 8007220:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	69d9      	ldr	r1, [r3, #28]
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	691a      	ldr	r2, [r3, #16]
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	430a      	orrs	r2, r1
 8007232:	61da      	str	r2, [r3, #28]
      break;
 8007234:	e023      	b.n	800727e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	68b9      	ldr	r1, [r7, #8]
 800723c:	4618      	mov	r0, r3
 800723e:	f000 fb11 	bl	8007864 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	69da      	ldr	r2, [r3, #28]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007250:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	69da      	ldr	r2, [r3, #28]
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007260:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	69d9      	ldr	r1, [r3, #28]
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	691b      	ldr	r3, [r3, #16]
 800726c:	021a      	lsls	r2, r3, #8
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	430a      	orrs	r2, r1
 8007274:	61da      	str	r2, [r3, #28]
      break;
 8007276:	e002      	b.n	800727e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007278:	2301      	movs	r3, #1
 800727a:	75fb      	strb	r3, [r7, #23]
      break;
 800727c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	2200      	movs	r2, #0
 8007282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007286:	7dfb      	ldrb	r3, [r7, #23]
}
 8007288:	4618      	mov	r0, r3
 800728a:	3718      	adds	r7, #24
 800728c:	46bd      	mov	sp, r7
 800728e:	bd80      	pop	{r7, pc}

08007290 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b084      	sub	sp, #16
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
 8007298:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800729a:	2300      	movs	r3, #0
 800729c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072a4:	2b01      	cmp	r3, #1
 80072a6:	d101      	bne.n	80072ac <HAL_TIM_ConfigClockSource+0x1c>
 80072a8:	2302      	movs	r3, #2
 80072aa:	e0b4      	b.n	8007416 <HAL_TIM_ConfigClockSource+0x186>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2201      	movs	r2, #1
 80072b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2202      	movs	r2, #2
 80072b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	689b      	ldr	r3, [r3, #8]
 80072c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80072ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80072d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	68ba      	ldr	r2, [r7, #8]
 80072da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80072e4:	d03e      	beq.n	8007364 <HAL_TIM_ConfigClockSource+0xd4>
 80072e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80072ea:	f200 8087 	bhi.w	80073fc <HAL_TIM_ConfigClockSource+0x16c>
 80072ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072f2:	f000 8086 	beq.w	8007402 <HAL_TIM_ConfigClockSource+0x172>
 80072f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072fa:	d87f      	bhi.n	80073fc <HAL_TIM_ConfigClockSource+0x16c>
 80072fc:	2b70      	cmp	r3, #112	; 0x70
 80072fe:	d01a      	beq.n	8007336 <HAL_TIM_ConfigClockSource+0xa6>
 8007300:	2b70      	cmp	r3, #112	; 0x70
 8007302:	d87b      	bhi.n	80073fc <HAL_TIM_ConfigClockSource+0x16c>
 8007304:	2b60      	cmp	r3, #96	; 0x60
 8007306:	d050      	beq.n	80073aa <HAL_TIM_ConfigClockSource+0x11a>
 8007308:	2b60      	cmp	r3, #96	; 0x60
 800730a:	d877      	bhi.n	80073fc <HAL_TIM_ConfigClockSource+0x16c>
 800730c:	2b50      	cmp	r3, #80	; 0x50
 800730e:	d03c      	beq.n	800738a <HAL_TIM_ConfigClockSource+0xfa>
 8007310:	2b50      	cmp	r3, #80	; 0x50
 8007312:	d873      	bhi.n	80073fc <HAL_TIM_ConfigClockSource+0x16c>
 8007314:	2b40      	cmp	r3, #64	; 0x40
 8007316:	d058      	beq.n	80073ca <HAL_TIM_ConfigClockSource+0x13a>
 8007318:	2b40      	cmp	r3, #64	; 0x40
 800731a:	d86f      	bhi.n	80073fc <HAL_TIM_ConfigClockSource+0x16c>
 800731c:	2b30      	cmp	r3, #48	; 0x30
 800731e:	d064      	beq.n	80073ea <HAL_TIM_ConfigClockSource+0x15a>
 8007320:	2b30      	cmp	r3, #48	; 0x30
 8007322:	d86b      	bhi.n	80073fc <HAL_TIM_ConfigClockSource+0x16c>
 8007324:	2b20      	cmp	r3, #32
 8007326:	d060      	beq.n	80073ea <HAL_TIM_ConfigClockSource+0x15a>
 8007328:	2b20      	cmp	r3, #32
 800732a:	d867      	bhi.n	80073fc <HAL_TIM_ConfigClockSource+0x16c>
 800732c:	2b00      	cmp	r3, #0
 800732e:	d05c      	beq.n	80073ea <HAL_TIM_ConfigClockSource+0x15a>
 8007330:	2b10      	cmp	r3, #16
 8007332:	d05a      	beq.n	80073ea <HAL_TIM_ConfigClockSource+0x15a>
 8007334:	e062      	b.n	80073fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6818      	ldr	r0, [r3, #0]
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	6899      	ldr	r1, [r3, #8]
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	685a      	ldr	r2, [r3, #4]
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	68db      	ldr	r3, [r3, #12]
 8007346:	f000 fb5d 	bl	8007a04 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	689b      	ldr	r3, [r3, #8]
 8007350:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007358:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	68ba      	ldr	r2, [r7, #8]
 8007360:	609a      	str	r2, [r3, #8]
      break;
 8007362:	e04f      	b.n	8007404 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6818      	ldr	r0, [r3, #0]
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	6899      	ldr	r1, [r3, #8]
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	685a      	ldr	r2, [r3, #4]
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	68db      	ldr	r3, [r3, #12]
 8007374:	f000 fb46 	bl	8007a04 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	689a      	ldr	r2, [r3, #8]
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007386:	609a      	str	r2, [r3, #8]
      break;
 8007388:	e03c      	b.n	8007404 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6818      	ldr	r0, [r3, #0]
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	6859      	ldr	r1, [r3, #4]
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	68db      	ldr	r3, [r3, #12]
 8007396:	461a      	mov	r2, r3
 8007398:	f000 faba 	bl	8007910 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	2150      	movs	r1, #80	; 0x50
 80073a2:	4618      	mov	r0, r3
 80073a4:	f000 fb13 	bl	80079ce <TIM_ITRx_SetConfig>
      break;
 80073a8:	e02c      	b.n	8007404 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6818      	ldr	r0, [r3, #0]
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	6859      	ldr	r1, [r3, #4]
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	68db      	ldr	r3, [r3, #12]
 80073b6:	461a      	mov	r2, r3
 80073b8:	f000 fad9 	bl	800796e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	2160      	movs	r1, #96	; 0x60
 80073c2:	4618      	mov	r0, r3
 80073c4:	f000 fb03 	bl	80079ce <TIM_ITRx_SetConfig>
      break;
 80073c8:	e01c      	b.n	8007404 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6818      	ldr	r0, [r3, #0]
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	6859      	ldr	r1, [r3, #4]
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	68db      	ldr	r3, [r3, #12]
 80073d6:	461a      	mov	r2, r3
 80073d8:	f000 fa9a 	bl	8007910 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	2140      	movs	r1, #64	; 0x40
 80073e2:	4618      	mov	r0, r3
 80073e4:	f000 faf3 	bl	80079ce <TIM_ITRx_SetConfig>
      break;
 80073e8:	e00c      	b.n	8007404 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681a      	ldr	r2, [r3, #0]
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4619      	mov	r1, r3
 80073f4:	4610      	mov	r0, r2
 80073f6:	f000 faea 	bl	80079ce <TIM_ITRx_SetConfig>
      break;
 80073fa:	e003      	b.n	8007404 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80073fc:	2301      	movs	r3, #1
 80073fe:	73fb      	strb	r3, [r7, #15]
      break;
 8007400:	e000      	b.n	8007404 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007402:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2201      	movs	r2, #1
 8007408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2200      	movs	r2, #0
 8007410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007414:	7bfb      	ldrb	r3, [r7, #15]
}
 8007416:	4618      	mov	r0, r3
 8007418:	3710      	adds	r7, #16
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}

0800741e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800741e:	b480      	push	{r7}
 8007420:	b083      	sub	sp, #12
 8007422:	af00      	add	r7, sp, #0
 8007424:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007426:	bf00      	nop
 8007428:	370c      	adds	r7, #12
 800742a:	46bd      	mov	sp, r7
 800742c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007430:	4770      	bx	lr

08007432 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007432:	b480      	push	{r7}
 8007434:	b083      	sub	sp, #12
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800743a:	bf00      	nop
 800743c:	370c      	adds	r7, #12
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr

08007446 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007446:	b480      	push	{r7}
 8007448:	b083      	sub	sp, #12
 800744a:	af00      	add	r7, sp, #0
 800744c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800744e:	bf00      	nop
 8007450:	370c      	adds	r7, #12
 8007452:	46bd      	mov	sp, r7
 8007454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007458:	4770      	bx	lr

0800745a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800745a:	b480      	push	{r7}
 800745c:	b083      	sub	sp, #12
 800745e:	af00      	add	r7, sp, #0
 8007460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007462:	bf00      	nop
 8007464:	370c      	adds	r7, #12
 8007466:	46bd      	mov	sp, r7
 8007468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746c:	4770      	bx	lr
	...

08007470 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007470:	b480      	push	{r7}
 8007472:	b085      	sub	sp, #20
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
 8007478:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	4a40      	ldr	r2, [pc, #256]	; (8007584 <TIM_Base_SetConfig+0x114>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d013      	beq.n	80074b0 <TIM_Base_SetConfig+0x40>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800748e:	d00f      	beq.n	80074b0 <TIM_Base_SetConfig+0x40>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	4a3d      	ldr	r2, [pc, #244]	; (8007588 <TIM_Base_SetConfig+0x118>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d00b      	beq.n	80074b0 <TIM_Base_SetConfig+0x40>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	4a3c      	ldr	r2, [pc, #240]	; (800758c <TIM_Base_SetConfig+0x11c>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d007      	beq.n	80074b0 <TIM_Base_SetConfig+0x40>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	4a3b      	ldr	r2, [pc, #236]	; (8007590 <TIM_Base_SetConfig+0x120>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d003      	beq.n	80074b0 <TIM_Base_SetConfig+0x40>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	4a3a      	ldr	r2, [pc, #232]	; (8007594 <TIM_Base_SetConfig+0x124>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d108      	bne.n	80074c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	68fa      	ldr	r2, [r7, #12]
 80074be:	4313      	orrs	r3, r2
 80074c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	4a2f      	ldr	r2, [pc, #188]	; (8007584 <TIM_Base_SetConfig+0x114>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d02b      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074d0:	d027      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	4a2c      	ldr	r2, [pc, #176]	; (8007588 <TIM_Base_SetConfig+0x118>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d023      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	4a2b      	ldr	r2, [pc, #172]	; (800758c <TIM_Base_SetConfig+0x11c>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	d01f      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	4a2a      	ldr	r2, [pc, #168]	; (8007590 <TIM_Base_SetConfig+0x120>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d01b      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	4a29      	ldr	r2, [pc, #164]	; (8007594 <TIM_Base_SetConfig+0x124>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d017      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	4a28      	ldr	r2, [pc, #160]	; (8007598 <TIM_Base_SetConfig+0x128>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d013      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	4a27      	ldr	r2, [pc, #156]	; (800759c <TIM_Base_SetConfig+0x12c>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d00f      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	4a26      	ldr	r2, [pc, #152]	; (80075a0 <TIM_Base_SetConfig+0x130>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d00b      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	4a25      	ldr	r2, [pc, #148]	; (80075a4 <TIM_Base_SetConfig+0x134>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d007      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	4a24      	ldr	r2, [pc, #144]	; (80075a8 <TIM_Base_SetConfig+0x138>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d003      	beq.n	8007522 <TIM_Base_SetConfig+0xb2>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	4a23      	ldr	r2, [pc, #140]	; (80075ac <TIM_Base_SetConfig+0x13c>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d108      	bne.n	8007534 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007528:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	68db      	ldr	r3, [r3, #12]
 800752e:	68fa      	ldr	r2, [r7, #12]
 8007530:	4313      	orrs	r3, r2
 8007532:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	695b      	ldr	r3, [r3, #20]
 800753e:	4313      	orrs	r3, r2
 8007540:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	68fa      	ldr	r2, [r7, #12]
 8007546:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	689a      	ldr	r2, [r3, #8]
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	681a      	ldr	r2, [r3, #0]
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	4a0a      	ldr	r2, [pc, #40]	; (8007584 <TIM_Base_SetConfig+0x114>)
 800755c:	4293      	cmp	r3, r2
 800755e:	d003      	beq.n	8007568 <TIM_Base_SetConfig+0xf8>
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	4a0c      	ldr	r2, [pc, #48]	; (8007594 <TIM_Base_SetConfig+0x124>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d103      	bne.n	8007570 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	691a      	ldr	r2, [r3, #16]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2201      	movs	r2, #1
 8007574:	615a      	str	r2, [r3, #20]
}
 8007576:	bf00      	nop
 8007578:	3714      	adds	r7, #20
 800757a:	46bd      	mov	sp, r7
 800757c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007580:	4770      	bx	lr
 8007582:	bf00      	nop
 8007584:	40010000 	.word	0x40010000
 8007588:	40000400 	.word	0x40000400
 800758c:	40000800 	.word	0x40000800
 8007590:	40000c00 	.word	0x40000c00
 8007594:	40010400 	.word	0x40010400
 8007598:	40014000 	.word	0x40014000
 800759c:	40014400 	.word	0x40014400
 80075a0:	40014800 	.word	0x40014800
 80075a4:	40001800 	.word	0x40001800
 80075a8:	40001c00 	.word	0x40001c00
 80075ac:	40002000 	.word	0x40002000

080075b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b087      	sub	sp, #28
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6a1b      	ldr	r3, [r3, #32]
 80075be:	f023 0201 	bic.w	r2, r3, #1
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6a1b      	ldr	r3, [r3, #32]
 80075ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	699b      	ldr	r3, [r3, #24]
 80075d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f023 0303 	bic.w	r3, r3, #3
 80075e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	68fa      	ldr	r2, [r7, #12]
 80075ee:	4313      	orrs	r3, r2
 80075f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	f023 0302 	bic.w	r3, r3, #2
 80075f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	689b      	ldr	r3, [r3, #8]
 80075fe:	697a      	ldr	r2, [r7, #20]
 8007600:	4313      	orrs	r3, r2
 8007602:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	4a20      	ldr	r2, [pc, #128]	; (8007688 <TIM_OC1_SetConfig+0xd8>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d003      	beq.n	8007614 <TIM_OC1_SetConfig+0x64>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	4a1f      	ldr	r2, [pc, #124]	; (800768c <TIM_OC1_SetConfig+0xdc>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d10c      	bne.n	800762e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007614:	697b      	ldr	r3, [r7, #20]
 8007616:	f023 0308 	bic.w	r3, r3, #8
 800761a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	68db      	ldr	r3, [r3, #12]
 8007620:	697a      	ldr	r2, [r7, #20]
 8007622:	4313      	orrs	r3, r2
 8007624:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	f023 0304 	bic.w	r3, r3, #4
 800762c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4a15      	ldr	r2, [pc, #84]	; (8007688 <TIM_OC1_SetConfig+0xd8>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d003      	beq.n	800763e <TIM_OC1_SetConfig+0x8e>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a14      	ldr	r2, [pc, #80]	; (800768c <TIM_OC1_SetConfig+0xdc>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d111      	bne.n	8007662 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007644:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800764c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	695b      	ldr	r3, [r3, #20]
 8007652:	693a      	ldr	r2, [r7, #16]
 8007654:	4313      	orrs	r3, r2
 8007656:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	699b      	ldr	r3, [r3, #24]
 800765c:	693a      	ldr	r2, [r7, #16]
 800765e:	4313      	orrs	r3, r2
 8007660:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	693a      	ldr	r2, [r7, #16]
 8007666:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	68fa      	ldr	r2, [r7, #12]
 800766c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	685a      	ldr	r2, [r3, #4]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	697a      	ldr	r2, [r7, #20]
 800767a:	621a      	str	r2, [r3, #32]
}
 800767c:	bf00      	nop
 800767e:	371c      	adds	r7, #28
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr
 8007688:	40010000 	.word	0x40010000
 800768c:	40010400 	.word	0x40010400

08007690 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007690:	b480      	push	{r7}
 8007692:	b087      	sub	sp, #28
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
 8007698:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6a1b      	ldr	r3, [r3, #32]
 800769e:	f023 0210 	bic.w	r2, r3, #16
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6a1b      	ldr	r3, [r3, #32]
 80076aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	685b      	ldr	r3, [r3, #4]
 80076b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	699b      	ldr	r3, [r3, #24]
 80076b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	021b      	lsls	r3, r3, #8
 80076ce:	68fa      	ldr	r2, [r7, #12]
 80076d0:	4313      	orrs	r3, r2
 80076d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	f023 0320 	bic.w	r3, r3, #32
 80076da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	689b      	ldr	r3, [r3, #8]
 80076e0:	011b      	lsls	r3, r3, #4
 80076e2:	697a      	ldr	r2, [r7, #20]
 80076e4:	4313      	orrs	r3, r2
 80076e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	4a22      	ldr	r2, [pc, #136]	; (8007774 <TIM_OC2_SetConfig+0xe4>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d003      	beq.n	80076f8 <TIM_OC2_SetConfig+0x68>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	4a21      	ldr	r2, [pc, #132]	; (8007778 <TIM_OC2_SetConfig+0xe8>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d10d      	bne.n	8007714 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80076fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	68db      	ldr	r3, [r3, #12]
 8007704:	011b      	lsls	r3, r3, #4
 8007706:	697a      	ldr	r2, [r7, #20]
 8007708:	4313      	orrs	r3, r2
 800770a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800770c:	697b      	ldr	r3, [r7, #20]
 800770e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007712:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	4a17      	ldr	r2, [pc, #92]	; (8007774 <TIM_OC2_SetConfig+0xe4>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d003      	beq.n	8007724 <TIM_OC2_SetConfig+0x94>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	4a16      	ldr	r2, [pc, #88]	; (8007778 <TIM_OC2_SetConfig+0xe8>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d113      	bne.n	800774c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800772a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800772c:	693b      	ldr	r3, [r7, #16]
 800772e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007732:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	695b      	ldr	r3, [r3, #20]
 8007738:	009b      	lsls	r3, r3, #2
 800773a:	693a      	ldr	r2, [r7, #16]
 800773c:	4313      	orrs	r3, r2
 800773e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	699b      	ldr	r3, [r3, #24]
 8007744:	009b      	lsls	r3, r3, #2
 8007746:	693a      	ldr	r2, [r7, #16]
 8007748:	4313      	orrs	r3, r2
 800774a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	693a      	ldr	r2, [r7, #16]
 8007750:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	68fa      	ldr	r2, [r7, #12]
 8007756:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	685a      	ldr	r2, [r3, #4]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	697a      	ldr	r2, [r7, #20]
 8007764:	621a      	str	r2, [r3, #32]
}
 8007766:	bf00      	nop
 8007768:	371c      	adds	r7, #28
 800776a:	46bd      	mov	sp, r7
 800776c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007770:	4770      	bx	lr
 8007772:	bf00      	nop
 8007774:	40010000 	.word	0x40010000
 8007778:	40010400 	.word	0x40010400

0800777c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800777c:	b480      	push	{r7}
 800777e:	b087      	sub	sp, #28
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6a1b      	ldr	r3, [r3, #32]
 800778a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6a1b      	ldr	r3, [r3, #32]
 8007796:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	69db      	ldr	r3, [r3, #28]
 80077a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f023 0303 	bic.w	r3, r3, #3
 80077b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	68fa      	ldr	r2, [r7, #12]
 80077ba:	4313      	orrs	r3, r2
 80077bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80077c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	021b      	lsls	r3, r3, #8
 80077cc:	697a      	ldr	r2, [r7, #20]
 80077ce:	4313      	orrs	r3, r2
 80077d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	4a21      	ldr	r2, [pc, #132]	; (800785c <TIM_OC3_SetConfig+0xe0>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d003      	beq.n	80077e2 <TIM_OC3_SetConfig+0x66>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	4a20      	ldr	r2, [pc, #128]	; (8007860 <TIM_OC3_SetConfig+0xe4>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d10d      	bne.n	80077fe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80077e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	68db      	ldr	r3, [r3, #12]
 80077ee:	021b      	lsls	r3, r3, #8
 80077f0:	697a      	ldr	r2, [r7, #20]
 80077f2:	4313      	orrs	r3, r2
 80077f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80077fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	4a16      	ldr	r2, [pc, #88]	; (800785c <TIM_OC3_SetConfig+0xe0>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d003      	beq.n	800780e <TIM_OC3_SetConfig+0x92>
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	4a15      	ldr	r2, [pc, #84]	; (8007860 <TIM_OC3_SetConfig+0xe4>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d113      	bne.n	8007836 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007814:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800781c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	695b      	ldr	r3, [r3, #20]
 8007822:	011b      	lsls	r3, r3, #4
 8007824:	693a      	ldr	r2, [r7, #16]
 8007826:	4313      	orrs	r3, r2
 8007828:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	699b      	ldr	r3, [r3, #24]
 800782e:	011b      	lsls	r3, r3, #4
 8007830:	693a      	ldr	r2, [r7, #16]
 8007832:	4313      	orrs	r3, r2
 8007834:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	693a      	ldr	r2, [r7, #16]
 800783a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	68fa      	ldr	r2, [r7, #12]
 8007840:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	685a      	ldr	r2, [r3, #4]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	697a      	ldr	r2, [r7, #20]
 800784e:	621a      	str	r2, [r3, #32]
}
 8007850:	bf00      	nop
 8007852:	371c      	adds	r7, #28
 8007854:	46bd      	mov	sp, r7
 8007856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785a:	4770      	bx	lr
 800785c:	40010000 	.word	0x40010000
 8007860:	40010400 	.word	0x40010400

08007864 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007864:	b480      	push	{r7}
 8007866:	b087      	sub	sp, #28
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
 800786c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6a1b      	ldr	r3, [r3, #32]
 8007872:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6a1b      	ldr	r3, [r3, #32]
 800787e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	69db      	ldr	r3, [r3, #28]
 800788a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007892:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800789a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	021b      	lsls	r3, r3, #8
 80078a2:	68fa      	ldr	r2, [r7, #12]
 80078a4:	4313      	orrs	r3, r2
 80078a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80078a8:	693b      	ldr	r3, [r7, #16]
 80078aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80078ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	689b      	ldr	r3, [r3, #8]
 80078b4:	031b      	lsls	r3, r3, #12
 80078b6:	693a      	ldr	r2, [r7, #16]
 80078b8:	4313      	orrs	r3, r2
 80078ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	4a12      	ldr	r2, [pc, #72]	; (8007908 <TIM_OC4_SetConfig+0xa4>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d003      	beq.n	80078cc <TIM_OC4_SetConfig+0x68>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	4a11      	ldr	r2, [pc, #68]	; (800790c <TIM_OC4_SetConfig+0xa8>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d109      	bne.n	80078e0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80078d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	695b      	ldr	r3, [r3, #20]
 80078d8:	019b      	lsls	r3, r3, #6
 80078da:	697a      	ldr	r2, [r7, #20]
 80078dc:	4313      	orrs	r3, r2
 80078de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	697a      	ldr	r2, [r7, #20]
 80078e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	68fa      	ldr	r2, [r7, #12]
 80078ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	685a      	ldr	r2, [r3, #4]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	693a      	ldr	r2, [r7, #16]
 80078f8:	621a      	str	r2, [r3, #32]
}
 80078fa:	bf00      	nop
 80078fc:	371c      	adds	r7, #28
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr
 8007906:	bf00      	nop
 8007908:	40010000 	.word	0x40010000
 800790c:	40010400 	.word	0x40010400

08007910 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007910:	b480      	push	{r7}
 8007912:	b087      	sub	sp, #28
 8007914:	af00      	add	r7, sp, #0
 8007916:	60f8      	str	r0, [r7, #12]
 8007918:	60b9      	str	r1, [r7, #8]
 800791a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	6a1b      	ldr	r3, [r3, #32]
 8007920:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	6a1b      	ldr	r3, [r3, #32]
 8007926:	f023 0201 	bic.w	r2, r3, #1
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	699b      	ldr	r3, [r3, #24]
 8007932:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800793a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	011b      	lsls	r3, r3, #4
 8007940:	693a      	ldr	r2, [r7, #16]
 8007942:	4313      	orrs	r3, r2
 8007944:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007946:	697b      	ldr	r3, [r7, #20]
 8007948:	f023 030a 	bic.w	r3, r3, #10
 800794c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800794e:	697a      	ldr	r2, [r7, #20]
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	4313      	orrs	r3, r2
 8007954:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	693a      	ldr	r2, [r7, #16]
 800795a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	697a      	ldr	r2, [r7, #20]
 8007960:	621a      	str	r2, [r3, #32]
}
 8007962:	bf00      	nop
 8007964:	371c      	adds	r7, #28
 8007966:	46bd      	mov	sp, r7
 8007968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796c:	4770      	bx	lr

0800796e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800796e:	b480      	push	{r7}
 8007970:	b087      	sub	sp, #28
 8007972:	af00      	add	r7, sp, #0
 8007974:	60f8      	str	r0, [r7, #12]
 8007976:	60b9      	str	r1, [r7, #8]
 8007978:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	6a1b      	ldr	r3, [r3, #32]
 800797e:	f023 0210 	bic.w	r2, r3, #16
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	699b      	ldr	r3, [r3, #24]
 800798a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	6a1b      	ldr	r3, [r3, #32]
 8007990:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007998:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	031b      	lsls	r3, r3, #12
 800799e:	697a      	ldr	r2, [r7, #20]
 80079a0:	4313      	orrs	r3, r2
 80079a2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079a4:	693b      	ldr	r3, [r7, #16]
 80079a6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80079aa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	011b      	lsls	r3, r3, #4
 80079b0:	693a      	ldr	r2, [r7, #16]
 80079b2:	4313      	orrs	r3, r2
 80079b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	697a      	ldr	r2, [r7, #20]
 80079ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	693a      	ldr	r2, [r7, #16]
 80079c0:	621a      	str	r2, [r3, #32]
}
 80079c2:	bf00      	nop
 80079c4:	371c      	adds	r7, #28
 80079c6:	46bd      	mov	sp, r7
 80079c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079cc:	4770      	bx	lr

080079ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80079ce:	b480      	push	{r7}
 80079d0:	b085      	sub	sp, #20
 80079d2:	af00      	add	r7, sp, #0
 80079d4:	6078      	str	r0, [r7, #4]
 80079d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	689b      	ldr	r3, [r3, #8]
 80079dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80079e6:	683a      	ldr	r2, [r7, #0]
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	f043 0307 	orr.w	r3, r3, #7
 80079f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	68fa      	ldr	r2, [r7, #12]
 80079f6:	609a      	str	r2, [r3, #8]
}
 80079f8:	bf00      	nop
 80079fa:	3714      	adds	r7, #20
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr

08007a04 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b087      	sub	sp, #28
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	60f8      	str	r0, [r7, #12]
 8007a0c:	60b9      	str	r1, [r7, #8]
 8007a0e:	607a      	str	r2, [r7, #4]
 8007a10:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	689b      	ldr	r3, [r3, #8]
 8007a16:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007a1e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	021a      	lsls	r2, r3, #8
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	431a      	orrs	r2, r3
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	697a      	ldr	r2, [r7, #20]
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	697a      	ldr	r2, [r7, #20]
 8007a36:	609a      	str	r2, [r3, #8]
}
 8007a38:	bf00      	nop
 8007a3a:	371c      	adds	r7, #28
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a42:	4770      	bx	lr

08007a44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b085      	sub	sp, #20
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
 8007a4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a54:	2b01      	cmp	r3, #1
 8007a56:	d101      	bne.n	8007a5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a58:	2302      	movs	r3, #2
 8007a5a:	e05a      	b.n	8007b12 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2201      	movs	r2, #1
 8007a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2202      	movs	r2, #2
 8007a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	68fa      	ldr	r2, [r7, #12]
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	68fa      	ldr	r2, [r7, #12]
 8007a94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4a21      	ldr	r2, [pc, #132]	; (8007b20 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d022      	beq.n	8007ae6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007aa8:	d01d      	beq.n	8007ae6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4a1d      	ldr	r2, [pc, #116]	; (8007b24 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d018      	beq.n	8007ae6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4a1b      	ldr	r2, [pc, #108]	; (8007b28 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d013      	beq.n	8007ae6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	4a1a      	ldr	r2, [pc, #104]	; (8007b2c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d00e      	beq.n	8007ae6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a18      	ldr	r2, [pc, #96]	; (8007b30 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d009      	beq.n	8007ae6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a17      	ldr	r2, [pc, #92]	; (8007b34 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d004      	beq.n	8007ae6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a15      	ldr	r2, [pc, #84]	; (8007b38 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d10c      	bne.n	8007b00 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007aec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	685b      	ldr	r3, [r3, #4]
 8007af2:	68ba      	ldr	r2, [r7, #8]
 8007af4:	4313      	orrs	r3, r2
 8007af6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	68ba      	ldr	r2, [r7, #8]
 8007afe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2201      	movs	r2, #1
 8007b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b10:	2300      	movs	r3, #0
}
 8007b12:	4618      	mov	r0, r3
 8007b14:	3714      	adds	r7, #20
 8007b16:	46bd      	mov	sp, r7
 8007b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1c:	4770      	bx	lr
 8007b1e:	bf00      	nop
 8007b20:	40010000 	.word	0x40010000
 8007b24:	40000400 	.word	0x40000400
 8007b28:	40000800 	.word	0x40000800
 8007b2c:	40000c00 	.word	0x40000c00
 8007b30:	40010400 	.word	0x40010400
 8007b34:	40014000 	.word	0x40014000
 8007b38:	40001800 	.word	0x40001800

08007b3c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b083      	sub	sp, #12
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007b44:	bf00      	nop
 8007b46:	370c      	adds	r7, #12
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr

08007b50 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b083      	sub	sp, #12
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b58:	bf00      	nop
 8007b5a:	370c      	adds	r7, #12
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b62:	4770      	bx	lr

08007b64 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b082      	sub	sp, #8
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d101      	bne.n	8007b76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b72:	2301      	movs	r3, #1
 8007b74:	e03f      	b.n	8007bf6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b7c:	b2db      	uxtb	r3, r3
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d106      	bne.n	8007b90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2200      	movs	r2, #0
 8007b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f7fb f8ec 	bl	8002d68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2224      	movs	r2, #36	; 0x24
 8007b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	68da      	ldr	r2, [r3, #12]
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007ba6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	f000 fddf 	bl	800876c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	691a      	ldr	r2, [r3, #16]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007bbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	695a      	ldr	r2, [r3, #20]
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007bcc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	68da      	ldr	r2, [r3, #12]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007bdc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2200      	movs	r2, #0
 8007be2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2220      	movs	r2, #32
 8007be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2220      	movs	r2, #32
 8007bf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007bf4:	2300      	movs	r3, #0
}
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	3708      	adds	r7, #8
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bd80      	pop	{r7, pc}

08007bfe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007bfe:	b580      	push	{r7, lr}
 8007c00:	b08a      	sub	sp, #40	; 0x28
 8007c02:	af02      	add	r7, sp, #8
 8007c04:	60f8      	str	r0, [r7, #12]
 8007c06:	60b9      	str	r1, [r7, #8]
 8007c08:	603b      	str	r3, [r7, #0]
 8007c0a:	4613      	mov	r3, r2
 8007c0c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c18:	b2db      	uxtb	r3, r3
 8007c1a:	2b20      	cmp	r3, #32
 8007c1c:	d17c      	bne.n	8007d18 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d002      	beq.n	8007c2a <HAL_UART_Transmit+0x2c>
 8007c24:	88fb      	ldrh	r3, [r7, #6]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d101      	bne.n	8007c2e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	e075      	b.n	8007d1a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d101      	bne.n	8007c3c <HAL_UART_Transmit+0x3e>
 8007c38:	2302      	movs	r3, #2
 8007c3a:	e06e      	b.n	8007d1a <HAL_UART_Transmit+0x11c>
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	2201      	movs	r2, #1
 8007c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	2200      	movs	r2, #0
 8007c48:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	2221      	movs	r2, #33	; 0x21
 8007c4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007c52:	f7fb fa9d 	bl	8003190 <HAL_GetTick>
 8007c56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	88fa      	ldrh	r2, [r7, #6]
 8007c5c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	88fa      	ldrh	r2, [r7, #6]
 8007c62:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	689b      	ldr	r3, [r3, #8]
 8007c68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c6c:	d108      	bne.n	8007c80 <HAL_UART_Transmit+0x82>
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	691b      	ldr	r3, [r3, #16]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d104      	bne.n	8007c80 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007c76:	2300      	movs	r3, #0
 8007c78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007c7a:	68bb      	ldr	r3, [r7, #8]
 8007c7c:	61bb      	str	r3, [r7, #24]
 8007c7e:	e003      	b.n	8007c88 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007c84:	2300      	movs	r3, #0
 8007c86:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007c90:	e02a      	b.n	8007ce8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	9300      	str	r3, [sp, #0]
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	2180      	movs	r1, #128	; 0x80
 8007c9c:	68f8      	ldr	r0, [r7, #12]
 8007c9e:	f000 fb1f 	bl	80082e0 <UART_WaitOnFlagUntilTimeout>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d001      	beq.n	8007cac <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007ca8:	2303      	movs	r3, #3
 8007caa:	e036      	b.n	8007d1a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007cac:	69fb      	ldr	r3, [r7, #28]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d10b      	bne.n	8007cca <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007cb2:	69bb      	ldr	r3, [r7, #24]
 8007cb4:	881b      	ldrh	r3, [r3, #0]
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007cc0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007cc2:	69bb      	ldr	r3, [r7, #24]
 8007cc4:	3302      	adds	r3, #2
 8007cc6:	61bb      	str	r3, [r7, #24]
 8007cc8:	e007      	b.n	8007cda <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007cca:	69fb      	ldr	r3, [r7, #28]
 8007ccc:	781a      	ldrb	r2, [r3, #0]
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007cd4:	69fb      	ldr	r3, [r7, #28]
 8007cd6:	3301      	adds	r3, #1
 8007cd8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	3b01      	subs	r3, #1
 8007ce2:	b29a      	uxth	r2, r3
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007cec:	b29b      	uxth	r3, r3
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d1cf      	bne.n	8007c92 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	9300      	str	r3, [sp, #0]
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	2140      	movs	r1, #64	; 0x40
 8007cfc:	68f8      	ldr	r0, [r7, #12]
 8007cfe:	f000 faef 	bl	80082e0 <UART_WaitOnFlagUntilTimeout>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d001      	beq.n	8007d0c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007d08:	2303      	movs	r3, #3
 8007d0a:	e006      	b.n	8007d1a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	2220      	movs	r2, #32
 8007d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007d14:	2300      	movs	r3, #0
 8007d16:	e000      	b.n	8007d1a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007d18:	2302      	movs	r3, #2
  }
}
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	3720      	adds	r7, #32
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	bd80      	pop	{r7, pc}

08007d22 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d22:	b580      	push	{r7, lr}
 8007d24:	b084      	sub	sp, #16
 8007d26:	af00      	add	r7, sp, #0
 8007d28:	60f8      	str	r0, [r7, #12]
 8007d2a:	60b9      	str	r1, [r7, #8]
 8007d2c:	4613      	mov	r3, r2
 8007d2e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d36:	b2db      	uxtb	r3, r3
 8007d38:	2b20      	cmp	r3, #32
 8007d3a:	d11d      	bne.n	8007d78 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d002      	beq.n	8007d48 <HAL_UART_Receive_IT+0x26>
 8007d42:	88fb      	ldrh	r3, [r7, #6]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d101      	bne.n	8007d4c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007d48:	2301      	movs	r3, #1
 8007d4a:	e016      	b.n	8007d7a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d52:	2b01      	cmp	r3, #1
 8007d54:	d101      	bne.n	8007d5a <HAL_UART_Receive_IT+0x38>
 8007d56:	2302      	movs	r3, #2
 8007d58:	e00f      	b.n	8007d7a <HAL_UART_Receive_IT+0x58>
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2201      	movs	r2, #1
 8007d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	2200      	movs	r2, #0
 8007d66:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007d68:	88fb      	ldrh	r3, [r7, #6]
 8007d6a:	461a      	mov	r2, r3
 8007d6c:	68b9      	ldr	r1, [r7, #8]
 8007d6e:	68f8      	ldr	r0, [r7, #12]
 8007d70:	f000 fb24 	bl	80083bc <UART_Start_Receive_IT>
 8007d74:	4603      	mov	r3, r0
 8007d76:	e000      	b.n	8007d7a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007d78:	2302      	movs	r3, #2
  }
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3710      	adds	r7, #16
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	bd80      	pop	{r7, pc}
	...

08007d84 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b0ba      	sub	sp, #232	; 0xe8
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	68db      	ldr	r3, [r3, #12]
 8007d9c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	695b      	ldr	r3, [r3, #20]
 8007da6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007daa:	2300      	movs	r3, #0
 8007dac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007db0:	2300      	movs	r3, #0
 8007db2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dba:	f003 030f 	and.w	r3, r3, #15
 8007dbe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007dc2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d10f      	bne.n	8007dea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007dca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dce:	f003 0320 	and.w	r3, r3, #32
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d009      	beq.n	8007dea <HAL_UART_IRQHandler+0x66>
 8007dd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007dda:	f003 0320 	and.w	r3, r3, #32
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d003      	beq.n	8007dea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f000 fc07 	bl	80085f6 <UART_Receive_IT>
      return;
 8007de8:	e256      	b.n	8008298 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007dea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	f000 80de 	beq.w	8007fb0 <HAL_UART_IRQHandler+0x22c>
 8007df4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007df8:	f003 0301 	and.w	r3, r3, #1
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d106      	bne.n	8007e0e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007e00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e04:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	f000 80d1 	beq.w	8007fb0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007e0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e12:	f003 0301 	and.w	r3, r3, #1
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d00b      	beq.n	8007e32 <HAL_UART_IRQHandler+0xae>
 8007e1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d005      	beq.n	8007e32 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e2a:	f043 0201 	orr.w	r2, r3, #1
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007e32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e36:	f003 0304 	and.w	r3, r3, #4
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d00b      	beq.n	8007e56 <HAL_UART_IRQHandler+0xd2>
 8007e3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e42:	f003 0301 	and.w	r3, r3, #1
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d005      	beq.n	8007e56 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e4e:	f043 0202 	orr.w	r2, r3, #2
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007e56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e5a:	f003 0302 	and.w	r3, r3, #2
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d00b      	beq.n	8007e7a <HAL_UART_IRQHandler+0xf6>
 8007e62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e66:	f003 0301 	and.w	r3, r3, #1
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d005      	beq.n	8007e7a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e72:	f043 0204 	orr.w	r2, r3, #4
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007e7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e7e:	f003 0308 	and.w	r3, r3, #8
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d011      	beq.n	8007eaa <HAL_UART_IRQHandler+0x126>
 8007e86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e8a:	f003 0320 	and.w	r3, r3, #32
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d105      	bne.n	8007e9e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007e92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e96:	f003 0301 	and.w	r3, r3, #1
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d005      	beq.n	8007eaa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ea2:	f043 0208 	orr.w	r2, r3, #8
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	f000 81ed 	beq.w	800828e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007eb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007eb8:	f003 0320 	and.w	r3, r3, #32
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d008      	beq.n	8007ed2 <HAL_UART_IRQHandler+0x14e>
 8007ec0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ec4:	f003 0320 	and.w	r3, r3, #32
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d002      	beq.n	8007ed2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f000 fb92 	bl	80085f6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	695b      	ldr	r3, [r3, #20]
 8007ed8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007edc:	2b40      	cmp	r3, #64	; 0x40
 8007ede:	bf0c      	ite	eq
 8007ee0:	2301      	moveq	r3, #1
 8007ee2:	2300      	movne	r3, #0
 8007ee4:	b2db      	uxtb	r3, r3
 8007ee6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eee:	f003 0308 	and.w	r3, r3, #8
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d103      	bne.n	8007efe <HAL_UART_IRQHandler+0x17a>
 8007ef6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d04f      	beq.n	8007f9e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f000 fa9a 	bl	8008438 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	695b      	ldr	r3, [r3, #20]
 8007f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f0e:	2b40      	cmp	r3, #64	; 0x40
 8007f10:	d141      	bne.n	8007f96 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	3314      	adds	r3, #20
 8007f18:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007f20:	e853 3f00 	ldrex	r3, [r3]
 8007f24:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007f28:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007f2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f30:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	3314      	adds	r3, #20
 8007f3a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007f3e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007f42:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f46:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007f4a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007f4e:	e841 2300 	strex	r3, r2, [r1]
 8007f52:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007f56:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d1d9      	bne.n	8007f12 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d013      	beq.n	8007f8e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f6a:	4a7d      	ldr	r2, [pc, #500]	; (8008160 <HAL_UART_IRQHandler+0x3dc>)
 8007f6c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f72:	4618      	mov	r0, r3
 8007f74:	f7fb fe26 	bl	8003bc4 <HAL_DMA_Abort_IT>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d016      	beq.n	8007fac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f84:	687a      	ldr	r2, [r7, #4]
 8007f86:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007f88:	4610      	mov	r0, r2
 8007f8a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f8c:	e00e      	b.n	8007fac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f000 f990 	bl	80082b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f94:	e00a      	b.n	8007fac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f000 f98c 	bl	80082b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f9c:	e006      	b.n	8007fac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f000 f988 	bl	80082b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007faa:	e170      	b.n	800828e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fac:	bf00      	nop
    return;
 8007fae:	e16e      	b.n	800828e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fb4:	2b01      	cmp	r3, #1
 8007fb6:	f040 814a 	bne.w	800824e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007fba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007fbe:	f003 0310 	and.w	r3, r3, #16
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	f000 8143 	beq.w	800824e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007fc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007fcc:	f003 0310 	and.w	r3, r3, #16
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	f000 813c 	beq.w	800824e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	60bb      	str	r3, [r7, #8]
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	60bb      	str	r3, [r7, #8]
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	60bb      	str	r3, [r7, #8]
 8007fea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	695b      	ldr	r3, [r3, #20]
 8007ff2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ff6:	2b40      	cmp	r3, #64	; 0x40
 8007ff8:	f040 80b4 	bne.w	8008164 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008008:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800800c:	2b00      	cmp	r3, #0
 800800e:	f000 8140 	beq.w	8008292 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008016:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800801a:	429a      	cmp	r2, r3
 800801c:	f080 8139 	bcs.w	8008292 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008026:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800802c:	69db      	ldr	r3, [r3, #28]
 800802e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008032:	f000 8088 	beq.w	8008146 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	330c      	adds	r3, #12
 800803c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008040:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008044:	e853 3f00 	ldrex	r3, [r3]
 8008048:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800804c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008050:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008054:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	330c      	adds	r3, #12
 800805e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008062:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008066:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800806a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800806e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008072:	e841 2300 	strex	r3, r2, [r1]
 8008076:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800807a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800807e:	2b00      	cmp	r3, #0
 8008080:	d1d9      	bne.n	8008036 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	3314      	adds	r3, #20
 8008088:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800808a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800808c:	e853 3f00 	ldrex	r3, [r3]
 8008090:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008092:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008094:	f023 0301 	bic.w	r3, r3, #1
 8008098:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	3314      	adds	r3, #20
 80080a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80080a6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80080aa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80080ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80080b2:	e841 2300 	strex	r3, r2, [r1]
 80080b6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80080b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d1e1      	bne.n	8008082 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	3314      	adds	r3, #20
 80080c4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80080c8:	e853 3f00 	ldrex	r3, [r3]
 80080cc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80080ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80080d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80080d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	3314      	adds	r3, #20
 80080de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80080e2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80080e4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080e6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80080e8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80080ea:	e841 2300 	strex	r3, r2, [r1]
 80080ee:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80080f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d1e3      	bne.n	80080be <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2220      	movs	r2, #32
 80080fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2200      	movs	r2, #0
 8008102:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	330c      	adds	r3, #12
 800810a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800810c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800810e:	e853 3f00 	ldrex	r3, [r3]
 8008112:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008114:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008116:	f023 0310 	bic.w	r3, r3, #16
 800811a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	330c      	adds	r3, #12
 8008124:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008128:	65ba      	str	r2, [r7, #88]	; 0x58
 800812a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800812c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800812e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008130:	e841 2300 	strex	r3, r2, [r1]
 8008134:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008136:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008138:	2b00      	cmp	r3, #0
 800813a:	d1e3      	bne.n	8008104 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008140:	4618      	mov	r0, r3
 8008142:	f7fb fccf 	bl	8003ae4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800814e:	b29b      	uxth	r3, r3
 8008150:	1ad3      	subs	r3, r2, r3
 8008152:	b29b      	uxth	r3, r3
 8008154:	4619      	mov	r1, r3
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f000 f8b6 	bl	80082c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800815c:	e099      	b.n	8008292 <HAL_UART_IRQHandler+0x50e>
 800815e:	bf00      	nop
 8008160:	080084ff 	.word	0x080084ff
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800816c:	b29b      	uxth	r3, r3
 800816e:	1ad3      	subs	r3, r2, r3
 8008170:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008178:	b29b      	uxth	r3, r3
 800817a:	2b00      	cmp	r3, #0
 800817c:	f000 808b 	beq.w	8008296 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008180:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008184:	2b00      	cmp	r3, #0
 8008186:	f000 8086 	beq.w	8008296 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	330c      	adds	r3, #12
 8008190:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008194:	e853 3f00 	ldrex	r3, [r3]
 8008198:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800819a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800819c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80081a0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	330c      	adds	r3, #12
 80081aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80081ae:	647a      	str	r2, [r7, #68]	; 0x44
 80081b0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081b2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80081b4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80081b6:	e841 2300 	strex	r3, r2, [r1]
 80081ba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80081bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d1e3      	bne.n	800818a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	3314      	adds	r3, #20
 80081c8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081cc:	e853 3f00 	ldrex	r3, [r3]
 80081d0:	623b      	str	r3, [r7, #32]
   return(result);
 80081d2:	6a3b      	ldr	r3, [r7, #32]
 80081d4:	f023 0301 	bic.w	r3, r3, #1
 80081d8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	3314      	adds	r3, #20
 80081e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80081e6:	633a      	str	r2, [r7, #48]	; 0x30
 80081e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80081ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081ee:	e841 2300 	strex	r3, r2, [r1]
 80081f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80081f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d1e3      	bne.n	80081c2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2220      	movs	r2, #32
 80081fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2200      	movs	r2, #0
 8008206:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	330c      	adds	r3, #12
 800820e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008210:	693b      	ldr	r3, [r7, #16]
 8008212:	e853 3f00 	ldrex	r3, [r3]
 8008216:	60fb      	str	r3, [r7, #12]
   return(result);
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	f023 0310 	bic.w	r3, r3, #16
 800821e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	330c      	adds	r3, #12
 8008228:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800822c:	61fa      	str	r2, [r7, #28]
 800822e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008230:	69b9      	ldr	r1, [r7, #24]
 8008232:	69fa      	ldr	r2, [r7, #28]
 8008234:	e841 2300 	strex	r3, r2, [r1]
 8008238:	617b      	str	r3, [r7, #20]
   return(result);
 800823a:	697b      	ldr	r3, [r7, #20]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d1e3      	bne.n	8008208 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008240:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008244:	4619      	mov	r1, r3
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	f000 f83e 	bl	80082c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800824c:	e023      	b.n	8008296 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800824e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008252:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008256:	2b00      	cmp	r3, #0
 8008258:	d009      	beq.n	800826e <HAL_UART_IRQHandler+0x4ea>
 800825a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800825e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008262:	2b00      	cmp	r3, #0
 8008264:	d003      	beq.n	800826e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	f000 f95d 	bl	8008526 <UART_Transmit_IT>
    return;
 800826c:	e014      	b.n	8008298 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800826e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008272:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008276:	2b00      	cmp	r3, #0
 8008278:	d00e      	beq.n	8008298 <HAL_UART_IRQHandler+0x514>
 800827a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800827e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008282:	2b00      	cmp	r3, #0
 8008284:	d008      	beq.n	8008298 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f000 f99d 	bl	80085c6 <UART_EndTransmit_IT>
    return;
 800828c:	e004      	b.n	8008298 <HAL_UART_IRQHandler+0x514>
    return;
 800828e:	bf00      	nop
 8008290:	e002      	b.n	8008298 <HAL_UART_IRQHandler+0x514>
      return;
 8008292:	bf00      	nop
 8008294:	e000      	b.n	8008298 <HAL_UART_IRQHandler+0x514>
      return;
 8008296:	bf00      	nop
  }
}
 8008298:	37e8      	adds	r7, #232	; 0xe8
 800829a:	46bd      	mov	sp, r7
 800829c:	bd80      	pop	{r7, pc}
 800829e:	bf00      	nop

080082a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b083      	sub	sp, #12
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80082a8:	bf00      	nop
 80082aa:	370c      	adds	r7, #12
 80082ac:	46bd      	mov	sp, r7
 80082ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b2:	4770      	bx	lr

080082b4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80082b4:	b480      	push	{r7}
 80082b6:	b083      	sub	sp, #12
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80082bc:	bf00      	nop
 80082be:	370c      	adds	r7, #12
 80082c0:	46bd      	mov	sp, r7
 80082c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c6:	4770      	bx	lr

080082c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80082c8:	b480      	push	{r7}
 80082ca:	b083      	sub	sp, #12
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
 80082d0:	460b      	mov	r3, r1
 80082d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80082d4:	bf00      	nop
 80082d6:	370c      	adds	r7, #12
 80082d8:	46bd      	mov	sp, r7
 80082da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082de:	4770      	bx	lr

080082e0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b090      	sub	sp, #64	; 0x40
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	60f8      	str	r0, [r7, #12]
 80082e8:	60b9      	str	r1, [r7, #8]
 80082ea:	603b      	str	r3, [r7, #0]
 80082ec:	4613      	mov	r3, r2
 80082ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082f0:	e050      	b.n	8008394 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80082f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082f8:	d04c      	beq.n	8008394 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80082fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d007      	beq.n	8008310 <UART_WaitOnFlagUntilTimeout+0x30>
 8008300:	f7fa ff46 	bl	8003190 <HAL_GetTick>
 8008304:	4602      	mov	r2, r0
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	1ad3      	subs	r3, r2, r3
 800830a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800830c:	429a      	cmp	r2, r3
 800830e:	d241      	bcs.n	8008394 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	330c      	adds	r3, #12
 8008316:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800831a:	e853 3f00 	ldrex	r3, [r3]
 800831e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008322:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008326:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	330c      	adds	r3, #12
 800832e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008330:	637a      	str	r2, [r7, #52]	; 0x34
 8008332:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008334:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008336:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008338:	e841 2300 	strex	r3, r2, [r1]
 800833c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800833e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008340:	2b00      	cmp	r3, #0
 8008342:	d1e5      	bne.n	8008310 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	3314      	adds	r3, #20
 800834a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800834c:	697b      	ldr	r3, [r7, #20]
 800834e:	e853 3f00 	ldrex	r3, [r3]
 8008352:	613b      	str	r3, [r7, #16]
   return(result);
 8008354:	693b      	ldr	r3, [r7, #16]
 8008356:	f023 0301 	bic.w	r3, r3, #1
 800835a:	63bb      	str	r3, [r7, #56]	; 0x38
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	3314      	adds	r3, #20
 8008362:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008364:	623a      	str	r2, [r7, #32]
 8008366:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008368:	69f9      	ldr	r1, [r7, #28]
 800836a:	6a3a      	ldr	r2, [r7, #32]
 800836c:	e841 2300 	strex	r3, r2, [r1]
 8008370:	61bb      	str	r3, [r7, #24]
   return(result);
 8008372:	69bb      	ldr	r3, [r7, #24]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d1e5      	bne.n	8008344 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	2220      	movs	r2, #32
 800837c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2220      	movs	r2, #32
 8008384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2200      	movs	r2, #0
 800838c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008390:	2303      	movs	r3, #3
 8008392:	e00f      	b.n	80083b4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	681a      	ldr	r2, [r3, #0]
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	4013      	ands	r3, r2
 800839e:	68ba      	ldr	r2, [r7, #8]
 80083a0:	429a      	cmp	r2, r3
 80083a2:	bf0c      	ite	eq
 80083a4:	2301      	moveq	r3, #1
 80083a6:	2300      	movne	r3, #0
 80083a8:	b2db      	uxtb	r3, r3
 80083aa:	461a      	mov	r2, r3
 80083ac:	79fb      	ldrb	r3, [r7, #7]
 80083ae:	429a      	cmp	r2, r3
 80083b0:	d09f      	beq.n	80082f2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80083b2:	2300      	movs	r3, #0
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	3740      	adds	r7, #64	; 0x40
 80083b8:	46bd      	mov	sp, r7
 80083ba:	bd80      	pop	{r7, pc}

080083bc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80083bc:	b480      	push	{r7}
 80083be:	b085      	sub	sp, #20
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	60f8      	str	r0, [r7, #12]
 80083c4:	60b9      	str	r1, [r7, #8]
 80083c6:	4613      	mov	r3, r2
 80083c8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	68ba      	ldr	r2, [r7, #8]
 80083ce:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	88fa      	ldrh	r2, [r7, #6]
 80083d4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	88fa      	ldrh	r2, [r7, #6]
 80083da:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	2200      	movs	r2, #0
 80083e0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2222      	movs	r2, #34	; 0x22
 80083e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	2200      	movs	r2, #0
 80083ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	691b      	ldr	r3, [r3, #16]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d007      	beq.n	800840a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	68da      	ldr	r2, [r3, #12]
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008408:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	695a      	ldr	r2, [r3, #20]
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f042 0201 	orr.w	r2, r2, #1
 8008418:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	68da      	ldr	r2, [r3, #12]
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f042 0220 	orr.w	r2, r2, #32
 8008428:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800842a:	2300      	movs	r3, #0
}
 800842c:	4618      	mov	r0, r3
 800842e:	3714      	adds	r7, #20
 8008430:	46bd      	mov	sp, r7
 8008432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008436:	4770      	bx	lr

08008438 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008438:	b480      	push	{r7}
 800843a:	b095      	sub	sp, #84	; 0x54
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	330c      	adds	r3, #12
 8008446:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008448:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800844a:	e853 3f00 	ldrex	r3, [r3]
 800844e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008452:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008456:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	330c      	adds	r3, #12
 800845e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008460:	643a      	str	r2, [r7, #64]	; 0x40
 8008462:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008464:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008466:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008468:	e841 2300 	strex	r3, r2, [r1]
 800846c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800846e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008470:	2b00      	cmp	r3, #0
 8008472:	d1e5      	bne.n	8008440 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	3314      	adds	r3, #20
 800847a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800847c:	6a3b      	ldr	r3, [r7, #32]
 800847e:	e853 3f00 	ldrex	r3, [r3]
 8008482:	61fb      	str	r3, [r7, #28]
   return(result);
 8008484:	69fb      	ldr	r3, [r7, #28]
 8008486:	f023 0301 	bic.w	r3, r3, #1
 800848a:	64bb      	str	r3, [r7, #72]	; 0x48
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	3314      	adds	r3, #20
 8008492:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008494:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008496:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008498:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800849a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800849c:	e841 2300 	strex	r3, r2, [r1]
 80084a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80084a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d1e5      	bne.n	8008474 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	d119      	bne.n	80084e4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	330c      	adds	r3, #12
 80084b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	e853 3f00 	ldrex	r3, [r3]
 80084be:	60bb      	str	r3, [r7, #8]
   return(result);
 80084c0:	68bb      	ldr	r3, [r7, #8]
 80084c2:	f023 0310 	bic.w	r3, r3, #16
 80084c6:	647b      	str	r3, [r7, #68]	; 0x44
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	330c      	adds	r3, #12
 80084ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80084d0:	61ba      	str	r2, [r7, #24]
 80084d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084d4:	6979      	ldr	r1, [r7, #20]
 80084d6:	69ba      	ldr	r2, [r7, #24]
 80084d8:	e841 2300 	strex	r3, r2, [r1]
 80084dc:	613b      	str	r3, [r7, #16]
   return(result);
 80084de:	693b      	ldr	r3, [r7, #16]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d1e5      	bne.n	80084b0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2220      	movs	r2, #32
 80084e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2200      	movs	r2, #0
 80084f0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80084f2:	bf00      	nop
 80084f4:	3754      	adds	r7, #84	; 0x54
 80084f6:	46bd      	mov	sp, r7
 80084f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fc:	4770      	bx	lr

080084fe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80084fe:	b580      	push	{r7, lr}
 8008500:	b084      	sub	sp, #16
 8008502:	af00      	add	r7, sp, #0
 8008504:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800850a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	2200      	movs	r2, #0
 8008510:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	2200      	movs	r2, #0
 8008516:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008518:	68f8      	ldr	r0, [r7, #12]
 800851a:	f7ff fecb 	bl	80082b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800851e:	bf00      	nop
 8008520:	3710      	adds	r7, #16
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}

08008526 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008526:	b480      	push	{r7}
 8008528:	b085      	sub	sp, #20
 800852a:	af00      	add	r7, sp, #0
 800852c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008534:	b2db      	uxtb	r3, r3
 8008536:	2b21      	cmp	r3, #33	; 0x21
 8008538:	d13e      	bne.n	80085b8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	689b      	ldr	r3, [r3, #8]
 800853e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008542:	d114      	bne.n	800856e <UART_Transmit_IT+0x48>
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	691b      	ldr	r3, [r3, #16]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d110      	bne.n	800856e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	6a1b      	ldr	r3, [r3, #32]
 8008550:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	881b      	ldrh	r3, [r3, #0]
 8008556:	461a      	mov	r2, r3
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008560:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6a1b      	ldr	r3, [r3, #32]
 8008566:	1c9a      	adds	r2, r3, #2
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	621a      	str	r2, [r3, #32]
 800856c:	e008      	b.n	8008580 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6a1b      	ldr	r3, [r3, #32]
 8008572:	1c59      	adds	r1, r3, #1
 8008574:	687a      	ldr	r2, [r7, #4]
 8008576:	6211      	str	r1, [r2, #32]
 8008578:	781a      	ldrb	r2, [r3, #0]
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008584:	b29b      	uxth	r3, r3
 8008586:	3b01      	subs	r3, #1
 8008588:	b29b      	uxth	r3, r3
 800858a:	687a      	ldr	r2, [r7, #4]
 800858c:	4619      	mov	r1, r3
 800858e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008590:	2b00      	cmp	r3, #0
 8008592:	d10f      	bne.n	80085b4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	68da      	ldr	r2, [r3, #12]
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80085a2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	68da      	ldr	r2, [r3, #12]
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80085b2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80085b4:	2300      	movs	r3, #0
 80085b6:	e000      	b.n	80085ba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80085b8:	2302      	movs	r3, #2
  }
}
 80085ba:	4618      	mov	r0, r3
 80085bc:	3714      	adds	r7, #20
 80085be:	46bd      	mov	sp, r7
 80085c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c4:	4770      	bx	lr

080085c6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80085c6:	b580      	push	{r7, lr}
 80085c8:	b082      	sub	sp, #8
 80085ca:	af00      	add	r7, sp, #0
 80085cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	68da      	ldr	r2, [r3, #12]
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80085dc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2220      	movs	r2, #32
 80085e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f7ff fe5a 	bl	80082a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80085ec:	2300      	movs	r3, #0
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	3708      	adds	r7, #8
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}

080085f6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80085f6:	b580      	push	{r7, lr}
 80085f8:	b08c      	sub	sp, #48	; 0x30
 80085fa:	af00      	add	r7, sp, #0
 80085fc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008604:	b2db      	uxtb	r3, r3
 8008606:	2b22      	cmp	r3, #34	; 0x22
 8008608:	f040 80ab 	bne.w	8008762 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	689b      	ldr	r3, [r3, #8]
 8008610:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008614:	d117      	bne.n	8008646 <UART_Receive_IT+0x50>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	691b      	ldr	r3, [r3, #16]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d113      	bne.n	8008646 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800861e:	2300      	movs	r3, #0
 8008620:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008626:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	685b      	ldr	r3, [r3, #4]
 800862e:	b29b      	uxth	r3, r3
 8008630:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008634:	b29a      	uxth	r2, r3
 8008636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008638:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800863e:	1c9a      	adds	r2, r3, #2
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	629a      	str	r2, [r3, #40]	; 0x28
 8008644:	e026      	b.n	8008694 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800864a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800864c:	2300      	movs	r3, #0
 800864e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	689b      	ldr	r3, [r3, #8]
 8008654:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008658:	d007      	beq.n	800866a <UART_Receive_IT+0x74>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	689b      	ldr	r3, [r3, #8]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d10a      	bne.n	8008678 <UART_Receive_IT+0x82>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	691b      	ldr	r3, [r3, #16]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d106      	bne.n	8008678 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	685b      	ldr	r3, [r3, #4]
 8008670:	b2da      	uxtb	r2, r3
 8008672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008674:	701a      	strb	r2, [r3, #0]
 8008676:	e008      	b.n	800868a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	b2db      	uxtb	r3, r3
 8008680:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008684:	b2da      	uxtb	r2, r3
 8008686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008688:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800868e:	1c5a      	adds	r2, r3, #1
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008698:	b29b      	uxth	r3, r3
 800869a:	3b01      	subs	r3, #1
 800869c:	b29b      	uxth	r3, r3
 800869e:	687a      	ldr	r2, [r7, #4]
 80086a0:	4619      	mov	r1, r3
 80086a2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d15a      	bne.n	800875e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	68da      	ldr	r2, [r3, #12]
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	f022 0220 	bic.w	r2, r2, #32
 80086b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	68da      	ldr	r2, [r3, #12]
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80086c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	695a      	ldr	r2, [r3, #20]
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f022 0201 	bic.w	r2, r2, #1
 80086d6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2220      	movs	r2, #32
 80086dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086e4:	2b01      	cmp	r3, #1
 80086e6:	d135      	bne.n	8008754 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2200      	movs	r2, #0
 80086ec:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	330c      	adds	r3, #12
 80086f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	e853 3f00 	ldrex	r3, [r3]
 80086fc:	613b      	str	r3, [r7, #16]
   return(result);
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	f023 0310 	bic.w	r3, r3, #16
 8008704:	627b      	str	r3, [r7, #36]	; 0x24
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	330c      	adds	r3, #12
 800870c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800870e:	623a      	str	r2, [r7, #32]
 8008710:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008712:	69f9      	ldr	r1, [r7, #28]
 8008714:	6a3a      	ldr	r2, [r7, #32]
 8008716:	e841 2300 	strex	r3, r2, [r1]
 800871a:	61bb      	str	r3, [r7, #24]
   return(result);
 800871c:	69bb      	ldr	r3, [r7, #24]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d1e5      	bne.n	80086ee <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f003 0310 	and.w	r3, r3, #16
 800872c:	2b10      	cmp	r3, #16
 800872e:	d10a      	bne.n	8008746 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008730:	2300      	movs	r3, #0
 8008732:	60fb      	str	r3, [r7, #12]
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	60fb      	str	r3, [r7, #12]
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	60fb      	str	r3, [r7, #12]
 8008744:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800874a:	4619      	mov	r1, r3
 800874c:	6878      	ldr	r0, [r7, #4]
 800874e:	f7ff fdbb 	bl	80082c8 <HAL_UARTEx_RxEventCallback>
 8008752:	e002      	b.n	800875a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	f7f9 f85d 	bl	8001814 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800875a:	2300      	movs	r3, #0
 800875c:	e002      	b.n	8008764 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800875e:	2300      	movs	r3, #0
 8008760:	e000      	b.n	8008764 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008762:	2302      	movs	r3, #2
  }
}
 8008764:	4618      	mov	r0, r3
 8008766:	3730      	adds	r7, #48	; 0x30
 8008768:	46bd      	mov	sp, r7
 800876a:	bd80      	pop	{r7, pc}

0800876c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800876c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008770:	b0c0      	sub	sp, #256	; 0x100
 8008772:	af00      	add	r7, sp, #0
 8008774:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	691b      	ldr	r3, [r3, #16]
 8008780:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008788:	68d9      	ldr	r1, [r3, #12]
 800878a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800878e:	681a      	ldr	r2, [r3, #0]
 8008790:	ea40 0301 	orr.w	r3, r0, r1
 8008794:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008796:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800879a:	689a      	ldr	r2, [r3, #8]
 800879c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087a0:	691b      	ldr	r3, [r3, #16]
 80087a2:	431a      	orrs	r2, r3
 80087a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087a8:	695b      	ldr	r3, [r3, #20]
 80087aa:	431a      	orrs	r2, r3
 80087ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087b0:	69db      	ldr	r3, [r3, #28]
 80087b2:	4313      	orrs	r3, r2
 80087b4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80087b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	68db      	ldr	r3, [r3, #12]
 80087c0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80087c4:	f021 010c 	bic.w	r1, r1, #12
 80087c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087cc:	681a      	ldr	r2, [r3, #0]
 80087ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80087d2:	430b      	orrs	r3, r1
 80087d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80087d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	695b      	ldr	r3, [r3, #20]
 80087de:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80087e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087e6:	6999      	ldr	r1, [r3, #24]
 80087e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087ec:	681a      	ldr	r2, [r3, #0]
 80087ee:	ea40 0301 	orr.w	r3, r0, r1
 80087f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80087f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087f8:	681a      	ldr	r2, [r3, #0]
 80087fa:	4b8f      	ldr	r3, [pc, #572]	; (8008a38 <UART_SetConfig+0x2cc>)
 80087fc:	429a      	cmp	r2, r3
 80087fe:	d005      	beq.n	800880c <UART_SetConfig+0xa0>
 8008800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008804:	681a      	ldr	r2, [r3, #0]
 8008806:	4b8d      	ldr	r3, [pc, #564]	; (8008a3c <UART_SetConfig+0x2d0>)
 8008808:	429a      	cmp	r2, r3
 800880a:	d104      	bne.n	8008816 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800880c:	f7fc fc20 	bl	8005050 <HAL_RCC_GetPCLK2Freq>
 8008810:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008814:	e003      	b.n	800881e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008816:	f7fc fc07 	bl	8005028 <HAL_RCC_GetPCLK1Freq>
 800881a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800881e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008822:	69db      	ldr	r3, [r3, #28]
 8008824:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008828:	f040 810c 	bne.w	8008a44 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800882c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008830:	2200      	movs	r2, #0
 8008832:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008836:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800883a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800883e:	4622      	mov	r2, r4
 8008840:	462b      	mov	r3, r5
 8008842:	1891      	adds	r1, r2, r2
 8008844:	65b9      	str	r1, [r7, #88]	; 0x58
 8008846:	415b      	adcs	r3, r3
 8008848:	65fb      	str	r3, [r7, #92]	; 0x5c
 800884a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800884e:	4621      	mov	r1, r4
 8008850:	eb12 0801 	adds.w	r8, r2, r1
 8008854:	4629      	mov	r1, r5
 8008856:	eb43 0901 	adc.w	r9, r3, r1
 800885a:	f04f 0200 	mov.w	r2, #0
 800885e:	f04f 0300 	mov.w	r3, #0
 8008862:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008866:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800886a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800886e:	4690      	mov	r8, r2
 8008870:	4699      	mov	r9, r3
 8008872:	4623      	mov	r3, r4
 8008874:	eb18 0303 	adds.w	r3, r8, r3
 8008878:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800887c:	462b      	mov	r3, r5
 800887e:	eb49 0303 	adc.w	r3, r9, r3
 8008882:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008886:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800888a:	685b      	ldr	r3, [r3, #4]
 800888c:	2200      	movs	r2, #0
 800888e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008892:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008896:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800889a:	460b      	mov	r3, r1
 800889c:	18db      	adds	r3, r3, r3
 800889e:	653b      	str	r3, [r7, #80]	; 0x50
 80088a0:	4613      	mov	r3, r2
 80088a2:	eb42 0303 	adc.w	r3, r2, r3
 80088a6:	657b      	str	r3, [r7, #84]	; 0x54
 80088a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80088ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80088b0:	f7f8 f97a 	bl	8000ba8 <__aeabi_uldivmod>
 80088b4:	4602      	mov	r2, r0
 80088b6:	460b      	mov	r3, r1
 80088b8:	4b61      	ldr	r3, [pc, #388]	; (8008a40 <UART_SetConfig+0x2d4>)
 80088ba:	fba3 2302 	umull	r2, r3, r3, r2
 80088be:	095b      	lsrs	r3, r3, #5
 80088c0:	011c      	lsls	r4, r3, #4
 80088c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80088c6:	2200      	movs	r2, #0
 80088c8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80088cc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80088d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80088d4:	4642      	mov	r2, r8
 80088d6:	464b      	mov	r3, r9
 80088d8:	1891      	adds	r1, r2, r2
 80088da:	64b9      	str	r1, [r7, #72]	; 0x48
 80088dc:	415b      	adcs	r3, r3
 80088de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80088e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80088e4:	4641      	mov	r1, r8
 80088e6:	eb12 0a01 	adds.w	sl, r2, r1
 80088ea:	4649      	mov	r1, r9
 80088ec:	eb43 0b01 	adc.w	fp, r3, r1
 80088f0:	f04f 0200 	mov.w	r2, #0
 80088f4:	f04f 0300 	mov.w	r3, #0
 80088f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80088fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008900:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008904:	4692      	mov	sl, r2
 8008906:	469b      	mov	fp, r3
 8008908:	4643      	mov	r3, r8
 800890a:	eb1a 0303 	adds.w	r3, sl, r3
 800890e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008912:	464b      	mov	r3, r9
 8008914:	eb4b 0303 	adc.w	r3, fp, r3
 8008918:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800891c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008920:	685b      	ldr	r3, [r3, #4]
 8008922:	2200      	movs	r2, #0
 8008924:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008928:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800892c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008930:	460b      	mov	r3, r1
 8008932:	18db      	adds	r3, r3, r3
 8008934:	643b      	str	r3, [r7, #64]	; 0x40
 8008936:	4613      	mov	r3, r2
 8008938:	eb42 0303 	adc.w	r3, r2, r3
 800893c:	647b      	str	r3, [r7, #68]	; 0x44
 800893e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008942:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008946:	f7f8 f92f 	bl	8000ba8 <__aeabi_uldivmod>
 800894a:	4602      	mov	r2, r0
 800894c:	460b      	mov	r3, r1
 800894e:	4611      	mov	r1, r2
 8008950:	4b3b      	ldr	r3, [pc, #236]	; (8008a40 <UART_SetConfig+0x2d4>)
 8008952:	fba3 2301 	umull	r2, r3, r3, r1
 8008956:	095b      	lsrs	r3, r3, #5
 8008958:	2264      	movs	r2, #100	; 0x64
 800895a:	fb02 f303 	mul.w	r3, r2, r3
 800895e:	1acb      	subs	r3, r1, r3
 8008960:	00db      	lsls	r3, r3, #3
 8008962:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008966:	4b36      	ldr	r3, [pc, #216]	; (8008a40 <UART_SetConfig+0x2d4>)
 8008968:	fba3 2302 	umull	r2, r3, r3, r2
 800896c:	095b      	lsrs	r3, r3, #5
 800896e:	005b      	lsls	r3, r3, #1
 8008970:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008974:	441c      	add	r4, r3
 8008976:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800897a:	2200      	movs	r2, #0
 800897c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008980:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008984:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008988:	4642      	mov	r2, r8
 800898a:	464b      	mov	r3, r9
 800898c:	1891      	adds	r1, r2, r2
 800898e:	63b9      	str	r1, [r7, #56]	; 0x38
 8008990:	415b      	adcs	r3, r3
 8008992:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008994:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008998:	4641      	mov	r1, r8
 800899a:	1851      	adds	r1, r2, r1
 800899c:	6339      	str	r1, [r7, #48]	; 0x30
 800899e:	4649      	mov	r1, r9
 80089a0:	414b      	adcs	r3, r1
 80089a2:	637b      	str	r3, [r7, #52]	; 0x34
 80089a4:	f04f 0200 	mov.w	r2, #0
 80089a8:	f04f 0300 	mov.w	r3, #0
 80089ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80089b0:	4659      	mov	r1, fp
 80089b2:	00cb      	lsls	r3, r1, #3
 80089b4:	4651      	mov	r1, sl
 80089b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80089ba:	4651      	mov	r1, sl
 80089bc:	00ca      	lsls	r2, r1, #3
 80089be:	4610      	mov	r0, r2
 80089c0:	4619      	mov	r1, r3
 80089c2:	4603      	mov	r3, r0
 80089c4:	4642      	mov	r2, r8
 80089c6:	189b      	adds	r3, r3, r2
 80089c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80089cc:	464b      	mov	r3, r9
 80089ce:	460a      	mov	r2, r1
 80089d0:	eb42 0303 	adc.w	r3, r2, r3
 80089d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80089d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	2200      	movs	r2, #0
 80089e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80089e4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80089e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80089ec:	460b      	mov	r3, r1
 80089ee:	18db      	adds	r3, r3, r3
 80089f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80089f2:	4613      	mov	r3, r2
 80089f4:	eb42 0303 	adc.w	r3, r2, r3
 80089f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80089fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80089fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008a02:	f7f8 f8d1 	bl	8000ba8 <__aeabi_uldivmod>
 8008a06:	4602      	mov	r2, r0
 8008a08:	460b      	mov	r3, r1
 8008a0a:	4b0d      	ldr	r3, [pc, #52]	; (8008a40 <UART_SetConfig+0x2d4>)
 8008a0c:	fba3 1302 	umull	r1, r3, r3, r2
 8008a10:	095b      	lsrs	r3, r3, #5
 8008a12:	2164      	movs	r1, #100	; 0x64
 8008a14:	fb01 f303 	mul.w	r3, r1, r3
 8008a18:	1ad3      	subs	r3, r2, r3
 8008a1a:	00db      	lsls	r3, r3, #3
 8008a1c:	3332      	adds	r3, #50	; 0x32
 8008a1e:	4a08      	ldr	r2, [pc, #32]	; (8008a40 <UART_SetConfig+0x2d4>)
 8008a20:	fba2 2303 	umull	r2, r3, r2, r3
 8008a24:	095b      	lsrs	r3, r3, #5
 8008a26:	f003 0207 	and.w	r2, r3, #7
 8008a2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	4422      	add	r2, r4
 8008a32:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008a34:	e106      	b.n	8008c44 <UART_SetConfig+0x4d8>
 8008a36:	bf00      	nop
 8008a38:	40011000 	.word	0x40011000
 8008a3c:	40011400 	.word	0x40011400
 8008a40:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008a44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008a48:	2200      	movs	r2, #0
 8008a4a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008a4e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008a52:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008a56:	4642      	mov	r2, r8
 8008a58:	464b      	mov	r3, r9
 8008a5a:	1891      	adds	r1, r2, r2
 8008a5c:	6239      	str	r1, [r7, #32]
 8008a5e:	415b      	adcs	r3, r3
 8008a60:	627b      	str	r3, [r7, #36]	; 0x24
 8008a62:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008a66:	4641      	mov	r1, r8
 8008a68:	1854      	adds	r4, r2, r1
 8008a6a:	4649      	mov	r1, r9
 8008a6c:	eb43 0501 	adc.w	r5, r3, r1
 8008a70:	f04f 0200 	mov.w	r2, #0
 8008a74:	f04f 0300 	mov.w	r3, #0
 8008a78:	00eb      	lsls	r3, r5, #3
 8008a7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008a7e:	00e2      	lsls	r2, r4, #3
 8008a80:	4614      	mov	r4, r2
 8008a82:	461d      	mov	r5, r3
 8008a84:	4643      	mov	r3, r8
 8008a86:	18e3      	adds	r3, r4, r3
 8008a88:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008a8c:	464b      	mov	r3, r9
 8008a8e:	eb45 0303 	adc.w	r3, r5, r3
 8008a92:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008a96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a9a:	685b      	ldr	r3, [r3, #4]
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008aa2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008aa6:	f04f 0200 	mov.w	r2, #0
 8008aaa:	f04f 0300 	mov.w	r3, #0
 8008aae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008ab2:	4629      	mov	r1, r5
 8008ab4:	008b      	lsls	r3, r1, #2
 8008ab6:	4621      	mov	r1, r4
 8008ab8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008abc:	4621      	mov	r1, r4
 8008abe:	008a      	lsls	r2, r1, #2
 8008ac0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008ac4:	f7f8 f870 	bl	8000ba8 <__aeabi_uldivmod>
 8008ac8:	4602      	mov	r2, r0
 8008aca:	460b      	mov	r3, r1
 8008acc:	4b60      	ldr	r3, [pc, #384]	; (8008c50 <UART_SetConfig+0x4e4>)
 8008ace:	fba3 2302 	umull	r2, r3, r3, r2
 8008ad2:	095b      	lsrs	r3, r3, #5
 8008ad4:	011c      	lsls	r4, r3, #4
 8008ad6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008ada:	2200      	movs	r2, #0
 8008adc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008ae0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008ae4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008ae8:	4642      	mov	r2, r8
 8008aea:	464b      	mov	r3, r9
 8008aec:	1891      	adds	r1, r2, r2
 8008aee:	61b9      	str	r1, [r7, #24]
 8008af0:	415b      	adcs	r3, r3
 8008af2:	61fb      	str	r3, [r7, #28]
 8008af4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008af8:	4641      	mov	r1, r8
 8008afa:	1851      	adds	r1, r2, r1
 8008afc:	6139      	str	r1, [r7, #16]
 8008afe:	4649      	mov	r1, r9
 8008b00:	414b      	adcs	r3, r1
 8008b02:	617b      	str	r3, [r7, #20]
 8008b04:	f04f 0200 	mov.w	r2, #0
 8008b08:	f04f 0300 	mov.w	r3, #0
 8008b0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008b10:	4659      	mov	r1, fp
 8008b12:	00cb      	lsls	r3, r1, #3
 8008b14:	4651      	mov	r1, sl
 8008b16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008b1a:	4651      	mov	r1, sl
 8008b1c:	00ca      	lsls	r2, r1, #3
 8008b1e:	4610      	mov	r0, r2
 8008b20:	4619      	mov	r1, r3
 8008b22:	4603      	mov	r3, r0
 8008b24:	4642      	mov	r2, r8
 8008b26:	189b      	adds	r3, r3, r2
 8008b28:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008b2c:	464b      	mov	r3, r9
 8008b2e:	460a      	mov	r2, r1
 8008b30:	eb42 0303 	adc.w	r3, r2, r3
 8008b34:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b3c:	685b      	ldr	r3, [r3, #4]
 8008b3e:	2200      	movs	r2, #0
 8008b40:	67bb      	str	r3, [r7, #120]	; 0x78
 8008b42:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008b44:	f04f 0200 	mov.w	r2, #0
 8008b48:	f04f 0300 	mov.w	r3, #0
 8008b4c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008b50:	4649      	mov	r1, r9
 8008b52:	008b      	lsls	r3, r1, #2
 8008b54:	4641      	mov	r1, r8
 8008b56:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008b5a:	4641      	mov	r1, r8
 8008b5c:	008a      	lsls	r2, r1, #2
 8008b5e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008b62:	f7f8 f821 	bl	8000ba8 <__aeabi_uldivmod>
 8008b66:	4602      	mov	r2, r0
 8008b68:	460b      	mov	r3, r1
 8008b6a:	4611      	mov	r1, r2
 8008b6c:	4b38      	ldr	r3, [pc, #224]	; (8008c50 <UART_SetConfig+0x4e4>)
 8008b6e:	fba3 2301 	umull	r2, r3, r3, r1
 8008b72:	095b      	lsrs	r3, r3, #5
 8008b74:	2264      	movs	r2, #100	; 0x64
 8008b76:	fb02 f303 	mul.w	r3, r2, r3
 8008b7a:	1acb      	subs	r3, r1, r3
 8008b7c:	011b      	lsls	r3, r3, #4
 8008b7e:	3332      	adds	r3, #50	; 0x32
 8008b80:	4a33      	ldr	r2, [pc, #204]	; (8008c50 <UART_SetConfig+0x4e4>)
 8008b82:	fba2 2303 	umull	r2, r3, r2, r3
 8008b86:	095b      	lsrs	r3, r3, #5
 8008b88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008b8c:	441c      	add	r4, r3
 8008b8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008b92:	2200      	movs	r2, #0
 8008b94:	673b      	str	r3, [r7, #112]	; 0x70
 8008b96:	677a      	str	r2, [r7, #116]	; 0x74
 8008b98:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008b9c:	4642      	mov	r2, r8
 8008b9e:	464b      	mov	r3, r9
 8008ba0:	1891      	adds	r1, r2, r2
 8008ba2:	60b9      	str	r1, [r7, #8]
 8008ba4:	415b      	adcs	r3, r3
 8008ba6:	60fb      	str	r3, [r7, #12]
 8008ba8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008bac:	4641      	mov	r1, r8
 8008bae:	1851      	adds	r1, r2, r1
 8008bb0:	6039      	str	r1, [r7, #0]
 8008bb2:	4649      	mov	r1, r9
 8008bb4:	414b      	adcs	r3, r1
 8008bb6:	607b      	str	r3, [r7, #4]
 8008bb8:	f04f 0200 	mov.w	r2, #0
 8008bbc:	f04f 0300 	mov.w	r3, #0
 8008bc0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008bc4:	4659      	mov	r1, fp
 8008bc6:	00cb      	lsls	r3, r1, #3
 8008bc8:	4651      	mov	r1, sl
 8008bca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008bce:	4651      	mov	r1, sl
 8008bd0:	00ca      	lsls	r2, r1, #3
 8008bd2:	4610      	mov	r0, r2
 8008bd4:	4619      	mov	r1, r3
 8008bd6:	4603      	mov	r3, r0
 8008bd8:	4642      	mov	r2, r8
 8008bda:	189b      	adds	r3, r3, r2
 8008bdc:	66bb      	str	r3, [r7, #104]	; 0x68
 8008bde:	464b      	mov	r3, r9
 8008be0:	460a      	mov	r2, r1
 8008be2:	eb42 0303 	adc.w	r3, r2, r3
 8008be6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bec:	685b      	ldr	r3, [r3, #4]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	663b      	str	r3, [r7, #96]	; 0x60
 8008bf2:	667a      	str	r2, [r7, #100]	; 0x64
 8008bf4:	f04f 0200 	mov.w	r2, #0
 8008bf8:	f04f 0300 	mov.w	r3, #0
 8008bfc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008c00:	4649      	mov	r1, r9
 8008c02:	008b      	lsls	r3, r1, #2
 8008c04:	4641      	mov	r1, r8
 8008c06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008c0a:	4641      	mov	r1, r8
 8008c0c:	008a      	lsls	r2, r1, #2
 8008c0e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008c12:	f7f7 ffc9 	bl	8000ba8 <__aeabi_uldivmod>
 8008c16:	4602      	mov	r2, r0
 8008c18:	460b      	mov	r3, r1
 8008c1a:	4b0d      	ldr	r3, [pc, #52]	; (8008c50 <UART_SetConfig+0x4e4>)
 8008c1c:	fba3 1302 	umull	r1, r3, r3, r2
 8008c20:	095b      	lsrs	r3, r3, #5
 8008c22:	2164      	movs	r1, #100	; 0x64
 8008c24:	fb01 f303 	mul.w	r3, r1, r3
 8008c28:	1ad3      	subs	r3, r2, r3
 8008c2a:	011b      	lsls	r3, r3, #4
 8008c2c:	3332      	adds	r3, #50	; 0x32
 8008c2e:	4a08      	ldr	r2, [pc, #32]	; (8008c50 <UART_SetConfig+0x4e4>)
 8008c30:	fba2 2303 	umull	r2, r3, r2, r3
 8008c34:	095b      	lsrs	r3, r3, #5
 8008c36:	f003 020f 	and.w	r2, r3, #15
 8008c3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	4422      	add	r2, r4
 8008c42:	609a      	str	r2, [r3, #8]
}
 8008c44:	bf00      	nop
 8008c46:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008c50:	51eb851f 	.word	0x51eb851f

08008c54 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8008c54:	b084      	sub	sp, #16
 8008c56:	b480      	push	{r7}
 8008c58:	b085      	sub	sp, #20
 8008c5a:	af00      	add	r7, sp, #0
 8008c5c:	6078      	str	r0, [r7, #4]
 8008c5e:	f107 001c 	add.w	r0, r7, #28
 8008c62:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8008c66:	2300      	movs	r3, #0
 8008c68:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8008c6a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8008c6c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8008c6e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8008c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8008c72:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8008c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8008c76:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8008c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8008c7a:	431a      	orrs	r2, r3
             Init.ClockDiv
 8008c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8008c7e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8008c80:	68fa      	ldr	r2, [r7, #12]
 8008c82:	4313      	orrs	r3, r2
 8008c84:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	685b      	ldr	r3, [r3, #4]
 8008c8a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8008c8e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008c92:	68fa      	ldr	r2, [r7, #12]
 8008c94:	431a      	orrs	r2, r3
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008c9a:	2300      	movs	r3, #0
}
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	3714      	adds	r7, #20
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca6:	b004      	add	sp, #16
 8008ca8:	4770      	bx	lr

08008caa <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8008caa:	b480      	push	{r7}
 8008cac:	b083      	sub	sp, #12
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8008cb8:	4618      	mov	r0, r3
 8008cba:	370c      	adds	r7, #12
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc2:	4770      	bx	lr

08008cc4 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8008cc4:	b480      	push	{r7}
 8008cc6:	b083      	sub	sp, #12
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
 8008ccc:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	681a      	ldr	r2, [r3, #0]
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008cd8:	2300      	movs	r3, #0
}
 8008cda:	4618      	mov	r0, r3
 8008cdc:	370c      	adds	r7, #12
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce4:	4770      	bx	lr

08008ce6 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8008ce6:	b480      	push	{r7}
 8008ce8:	b083      	sub	sp, #12
 8008cea:	af00      	add	r7, sp, #0
 8008cec:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2203      	movs	r2, #3
 8008cf2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8008cf4:	2300      	movs	r3, #0
}
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	370c      	adds	r7, #12
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d00:	4770      	bx	lr

08008d02 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8008d02:	b480      	push	{r7}
 8008d04:	b083      	sub	sp, #12
 8008d06:	af00      	add	r7, sp, #0
 8008d08:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f003 0303 	and.w	r3, r3, #3
}
 8008d12:	4618      	mov	r0, r3
 8008d14:	370c      	adds	r7, #12
 8008d16:	46bd      	mov	sp, r7
 8008d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1c:	4770      	bx	lr

08008d1e <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8008d1e:	b480      	push	{r7}
 8008d20:	b085      	sub	sp, #20
 8008d22:	af00      	add	r7, sp, #0
 8008d24:	6078      	str	r0, [r7, #4]
 8008d26:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008d28:	2300      	movs	r3, #0
 8008d2a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	681a      	ldr	r2, [r3, #0]
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008d3c:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8008d42:	431a      	orrs	r2, r3
                       Command->CPSM);
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8008d48:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008d4a:	68fa      	ldr	r2, [r7, #12]
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	68db      	ldr	r3, [r3, #12]
 8008d54:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8008d58:	f023 030f 	bic.w	r3, r3, #15
 8008d5c:	68fa      	ldr	r2, [r7, #12]
 8008d5e:	431a      	orrs	r2, r3
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8008d64:	2300      	movs	r3, #0
}
 8008d66:	4618      	mov	r0, r3
 8008d68:	3714      	adds	r7, #20
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d70:	4770      	bx	lr

08008d72 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8008d72:	b480      	push	{r7}
 8008d74:	b083      	sub	sp, #12
 8008d76:	af00      	add	r7, sp, #0
 8008d78:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	691b      	ldr	r3, [r3, #16]
 8008d7e:	b2db      	uxtb	r3, r3
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	370c      	adds	r7, #12
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr

08008d8c <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b085      	sub	sp, #20
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
 8008d94:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	3314      	adds	r3, #20
 8008d9a:	461a      	mov	r2, r3
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	4413      	add	r3, r2
 8008da0:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	681b      	ldr	r3, [r3, #0]
}  
 8008da6:	4618      	mov	r0, r3
 8008da8:	3714      	adds	r7, #20
 8008daa:	46bd      	mov	sp, r7
 8008dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db0:	4770      	bx	lr

08008db2 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8008db2:	b480      	push	{r7}
 8008db4:	b085      	sub	sp, #20
 8008db6:	af00      	add	r7, sp, #0
 8008db8:	6078      	str	r0, [r7, #4]
 8008dba:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	681a      	ldr	r2, [r3, #0]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	685a      	ldr	r2, [r3, #4]
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008dd8:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8008dde:	431a      	orrs	r2, r3
                       Data->DPSM);
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8008de4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008de6:	68fa      	ldr	r2, [r7, #12]
 8008de8:	4313      	orrs	r3, r2
 8008dea:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008df0:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	431a      	orrs	r2, r3
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8008dfc:	2300      	movs	r3, #0

}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3714      	adds	r7, #20
 8008e02:	46bd      	mov	sp, r7
 8008e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e08:	4770      	bx	lr

08008e0a <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8008e0a:	b580      	push	{r7, lr}
 8008e0c:	b088      	sub	sp, #32
 8008e0e:	af00      	add	r7, sp, #0
 8008e10:	6078      	str	r0, [r7, #4]
 8008e12:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8008e18:	2310      	movs	r3, #16
 8008e1a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008e1c:	2340      	movs	r3, #64	; 0x40
 8008e1e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008e20:	2300      	movs	r3, #0
 8008e22:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008e24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e28:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008e2a:	f107 0308 	add.w	r3, r7, #8
 8008e2e:	4619      	mov	r1, r3
 8008e30:	6878      	ldr	r0, [r7, #4]
 8008e32:	f7ff ff74 	bl	8008d1e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8008e36:	f241 3288 	movw	r2, #5000	; 0x1388
 8008e3a:	2110      	movs	r1, #16
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f000 fa19 	bl	8009274 <SDMMC_GetCmdResp1>
 8008e42:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008e44:	69fb      	ldr	r3, [r7, #28]
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3720      	adds	r7, #32
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bd80      	pop	{r7, pc}

08008e4e <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8008e4e:	b580      	push	{r7, lr}
 8008e50:	b088      	sub	sp, #32
 8008e52:	af00      	add	r7, sp, #0
 8008e54:	6078      	str	r0, [r7, #4]
 8008e56:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8008e5c:	2311      	movs	r3, #17
 8008e5e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008e60:	2340      	movs	r3, #64	; 0x40
 8008e62:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008e64:	2300      	movs	r3, #0
 8008e66:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008e68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e6c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008e6e:	f107 0308 	add.w	r3, r7, #8
 8008e72:	4619      	mov	r1, r3
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f7ff ff52 	bl	8008d1e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8008e7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008e7e:	2111      	movs	r1, #17
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f000 f9f7 	bl	8009274 <SDMMC_GetCmdResp1>
 8008e86:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008e88:	69fb      	ldr	r3, [r7, #28]
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3720      	adds	r7, #32
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}

08008e92 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8008e92:	b580      	push	{r7, lr}
 8008e94:	b088      	sub	sp, #32
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	6078      	str	r0, [r7, #4]
 8008e9a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8008ea0:	2312      	movs	r3, #18
 8008ea2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008ea4:	2340      	movs	r3, #64	; 0x40
 8008ea6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008eac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008eb0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008eb2:	f107 0308 	add.w	r3, r7, #8
 8008eb6:	4619      	mov	r1, r3
 8008eb8:	6878      	ldr	r0, [r7, #4]
 8008eba:	f7ff ff30 	bl	8008d1e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8008ebe:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ec2:	2112      	movs	r1, #18
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	f000 f9d5 	bl	8009274 <SDMMC_GetCmdResp1>
 8008eca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008ecc:	69fb      	ldr	r3, [r7, #28]
}
 8008ece:	4618      	mov	r0, r3
 8008ed0:	3720      	adds	r7, #32
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	bd80      	pop	{r7, pc}

08008ed6 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008ed6:	b580      	push	{r7, lr}
 8008ed8:	b088      	sub	sp, #32
 8008eda:	af00      	add	r7, sp, #0
 8008edc:	6078      	str	r0, [r7, #4]
 8008ede:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008ee0:	683b      	ldr	r3, [r7, #0]
 8008ee2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8008ee4:	2318      	movs	r3, #24
 8008ee6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008ee8:	2340      	movs	r3, #64	; 0x40
 8008eea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008eec:	2300      	movs	r3, #0
 8008eee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008ef0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008ef4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008ef6:	f107 0308 	add.w	r3, r7, #8
 8008efa:	4619      	mov	r1, r3
 8008efc:	6878      	ldr	r0, [r7, #4]
 8008efe:	f7ff ff0e 	bl	8008d1e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8008f02:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f06:	2118      	movs	r1, #24
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f000 f9b3 	bl	8009274 <SDMMC_GetCmdResp1>
 8008f0e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008f10:	69fb      	ldr	r3, [r7, #28]
}
 8008f12:	4618      	mov	r0, r3
 8008f14:	3720      	adds	r7, #32
 8008f16:	46bd      	mov	sp, r7
 8008f18:	bd80      	pop	{r7, pc}

08008f1a <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008f1a:	b580      	push	{r7, lr}
 8008f1c:	b088      	sub	sp, #32
 8008f1e:	af00      	add	r7, sp, #0
 8008f20:	6078      	str	r0, [r7, #4]
 8008f22:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8008f28:	2319      	movs	r3, #25
 8008f2a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008f2c:	2340      	movs	r3, #64	; 0x40
 8008f2e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008f30:	2300      	movs	r3, #0
 8008f32:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008f34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f38:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008f3a:	f107 0308 	add.w	r3, r7, #8
 8008f3e:	4619      	mov	r1, r3
 8008f40:	6878      	ldr	r0, [r7, #4]
 8008f42:	f7ff feec 	bl	8008d1e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8008f46:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f4a:	2119      	movs	r1, #25
 8008f4c:	6878      	ldr	r0, [r7, #4]
 8008f4e:	f000 f991 	bl	8009274 <SDMMC_GetCmdResp1>
 8008f52:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008f54:	69fb      	ldr	r3, [r7, #28]
}
 8008f56:	4618      	mov	r0, r3
 8008f58:	3720      	adds	r7, #32
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	bd80      	pop	{r7, pc}
	...

08008f60 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b088      	sub	sp, #32
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8008f68:	2300      	movs	r3, #0
 8008f6a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8008f6c:	230c      	movs	r3, #12
 8008f6e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008f70:	2340      	movs	r3, #64	; 0x40
 8008f72:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008f74:	2300      	movs	r3, #0
 8008f76:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008f78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f7c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008f7e:	f107 0308 	add.w	r3, r7, #8
 8008f82:	4619      	mov	r1, r3
 8008f84:	6878      	ldr	r0, [r7, #4]
 8008f86:	f7ff feca 	bl	8008d1e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8008f8a:	4a05      	ldr	r2, [pc, #20]	; (8008fa0 <SDMMC_CmdStopTransfer+0x40>)
 8008f8c:	210c      	movs	r1, #12
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f000 f970 	bl	8009274 <SDMMC_GetCmdResp1>
 8008f94:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008f96:	69fb      	ldr	r3, [r7, #28]
}
 8008f98:	4618      	mov	r0, r3
 8008f9a:	3720      	adds	r7, #32
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	bd80      	pop	{r7, pc}
 8008fa0:	05f5e100 	.word	0x05f5e100

08008fa4 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b08a      	sub	sp, #40	; 0x28
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	60f8      	str	r0, [r7, #12]
 8008fac:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8008fb4:	2307      	movs	r3, #7
 8008fb6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008fb8:	2340      	movs	r3, #64	; 0x40
 8008fba:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008fc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008fc4:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008fc6:	f107 0310 	add.w	r3, r7, #16
 8008fca:	4619      	mov	r1, r3
 8008fcc:	68f8      	ldr	r0, [r7, #12]
 8008fce:	f7ff fea6 	bl	8008d1e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8008fd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8008fd6:	2107      	movs	r1, #7
 8008fd8:	68f8      	ldr	r0, [r7, #12]
 8008fda:	f000 f94b 	bl	8009274 <SDMMC_GetCmdResp1>
 8008fde:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8008fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	3728      	adds	r7, #40	; 0x28
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	bd80      	pop	{r7, pc}

08008fea <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8008fea:	b580      	push	{r7, lr}
 8008fec:	b088      	sub	sp, #32
 8008fee:	af00      	add	r7, sp, #0
 8008ff0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008ffe:	2300      	movs	r3, #0
 8009000:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009002:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009006:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009008:	f107 0308 	add.w	r3, r7, #8
 800900c:	4619      	mov	r1, r3
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f7ff fe85 	bl	8008d1e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8009014:	6878      	ldr	r0, [r7, #4]
 8009016:	f000 fb65 	bl	80096e4 <SDMMC_GetCmdError>
 800901a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800901c:	69fb      	ldr	r3, [r7, #28]
}
 800901e:	4618      	mov	r0, r3
 8009020:	3720      	adds	r7, #32
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}

08009026 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8009026:	b580      	push	{r7, lr}
 8009028:	b088      	sub	sp, #32
 800902a:	af00      	add	r7, sp, #0
 800902c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800902e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8009032:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009034:	2308      	movs	r3, #8
 8009036:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009038:	2340      	movs	r3, #64	; 0x40
 800903a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800903c:	2300      	movs	r3, #0
 800903e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009040:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009044:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009046:	f107 0308 	add.w	r3, r7, #8
 800904a:	4619      	mov	r1, r3
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f7ff fe66 	bl	8008d1e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	f000 faf8 	bl	8009648 <SDMMC_GetCmdResp7>
 8009058:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800905a:	69fb      	ldr	r3, [r7, #28]
}
 800905c:	4618      	mov	r0, r3
 800905e:	3720      	adds	r7, #32
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}

08009064 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b088      	sub	sp, #32
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
 800906c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009072:	2337      	movs	r3, #55	; 0x37
 8009074:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009076:	2340      	movs	r3, #64	; 0x40
 8009078:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800907a:	2300      	movs	r3, #0
 800907c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800907e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009082:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009084:	f107 0308 	add.w	r3, r7, #8
 8009088:	4619      	mov	r1, r3
 800908a:	6878      	ldr	r0, [r7, #4]
 800908c:	f7ff fe47 	bl	8008d1e <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8009090:	f241 3288 	movw	r2, #5000	; 0x1388
 8009094:	2137      	movs	r1, #55	; 0x37
 8009096:	6878      	ldr	r0, [r7, #4]
 8009098:	f000 f8ec 	bl	8009274 <SDMMC_GetCmdResp1>
 800909c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800909e:	69fb      	ldr	r3, [r7, #28]
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3720      	adds	r7, #32
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}

080090a8 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b088      	sub	sp, #32
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
 80090b0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80090b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80090bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80090be:	2329      	movs	r3, #41	; 0x29
 80090c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80090c2:	2340      	movs	r3, #64	; 0x40
 80090c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80090c6:	2300      	movs	r3, #0
 80090c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80090ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090ce:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80090d0:	f107 0308 	add.w	r3, r7, #8
 80090d4:	4619      	mov	r1, r3
 80090d6:	6878      	ldr	r0, [r7, #4]
 80090d8:	f7ff fe21 	bl	8008d1e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80090dc:	6878      	ldr	r0, [r7, #4]
 80090de:	f000 f9ff 	bl	80094e0 <SDMMC_GetCmdResp3>
 80090e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80090e4:	69fb      	ldr	r3, [r7, #28]
}
 80090e6:	4618      	mov	r0, r3
 80090e8:	3720      	adds	r7, #32
 80090ea:	46bd      	mov	sp, r7
 80090ec:	bd80      	pop	{r7, pc}

080090ee <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 80090ee:	b580      	push	{r7, lr}
 80090f0:	b088      	sub	sp, #32
 80090f2:	af00      	add	r7, sp, #0
 80090f4:	6078      	str	r0, [r7, #4]
 80090f6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80090fc:	2306      	movs	r3, #6
 80090fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009100:	2340      	movs	r3, #64	; 0x40
 8009102:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009104:	2300      	movs	r3, #0
 8009106:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009108:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800910c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800910e:	f107 0308 	add.w	r3, r7, #8
 8009112:	4619      	mov	r1, r3
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f7ff fe02 	bl	8008d1e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800911a:	f241 3288 	movw	r2, #5000	; 0x1388
 800911e:	2106      	movs	r1, #6
 8009120:	6878      	ldr	r0, [r7, #4]
 8009122:	f000 f8a7 	bl	8009274 <SDMMC_GetCmdResp1>
 8009126:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009128:	69fb      	ldr	r3, [r7, #28]
}
 800912a:	4618      	mov	r0, r3
 800912c:	3720      	adds	r7, #32
 800912e:	46bd      	mov	sp, r7
 8009130:	bd80      	pop	{r7, pc}

08009132 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8009132:	b580      	push	{r7, lr}
 8009134:	b088      	sub	sp, #32
 8009136:	af00      	add	r7, sp, #0
 8009138:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800913a:	2300      	movs	r3, #0
 800913c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800913e:	2333      	movs	r3, #51	; 0x33
 8009140:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009142:	2340      	movs	r3, #64	; 0x40
 8009144:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009146:	2300      	movs	r3, #0
 8009148:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800914a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800914e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009150:	f107 0308 	add.w	r3, r7, #8
 8009154:	4619      	mov	r1, r3
 8009156:	6878      	ldr	r0, [r7, #4]
 8009158:	f7ff fde1 	bl	8008d1e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800915c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009160:	2133      	movs	r1, #51	; 0x33
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f000 f886 	bl	8009274 <SDMMC_GetCmdResp1>
 8009168:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800916a:	69fb      	ldr	r3, [r7, #28]
}
 800916c:	4618      	mov	r0, r3
 800916e:	3720      	adds	r7, #32
 8009170:	46bd      	mov	sp, r7
 8009172:	bd80      	pop	{r7, pc}

08009174 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b088      	sub	sp, #32
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800917c:	2300      	movs	r3, #0
 800917e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009180:	2302      	movs	r3, #2
 8009182:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009184:	23c0      	movs	r3, #192	; 0xc0
 8009186:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009188:	2300      	movs	r3, #0
 800918a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800918c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009190:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009192:	f107 0308 	add.w	r3, r7, #8
 8009196:	4619      	mov	r1, r3
 8009198:	6878      	ldr	r0, [r7, #4]
 800919a:	f7ff fdc0 	bl	8008d1e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800919e:	6878      	ldr	r0, [r7, #4]
 80091a0:	f000 f956 	bl	8009450 <SDMMC_GetCmdResp2>
 80091a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80091a6:	69fb      	ldr	r3, [r7, #28]
}
 80091a8:	4618      	mov	r0, r3
 80091aa:	3720      	adds	r7, #32
 80091ac:	46bd      	mov	sp, r7
 80091ae:	bd80      	pop	{r7, pc}

080091b0 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b088      	sub	sp, #32
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
 80091b8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80091be:	2309      	movs	r3, #9
 80091c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80091c2:	23c0      	movs	r3, #192	; 0xc0
 80091c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80091c6:	2300      	movs	r3, #0
 80091c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80091ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80091ce:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80091d0:	f107 0308 	add.w	r3, r7, #8
 80091d4:	4619      	mov	r1, r3
 80091d6:	6878      	ldr	r0, [r7, #4]
 80091d8:	f7ff fda1 	bl	8008d1e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f000 f937 	bl	8009450 <SDMMC_GetCmdResp2>
 80091e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80091e4:	69fb      	ldr	r3, [r7, #28]
}
 80091e6:	4618      	mov	r0, r3
 80091e8:	3720      	adds	r7, #32
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}

080091ee <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 80091ee:	b580      	push	{r7, lr}
 80091f0:	b088      	sub	sp, #32
 80091f2:	af00      	add	r7, sp, #0
 80091f4:	6078      	str	r0, [r7, #4]
 80091f6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80091f8:	2300      	movs	r3, #0
 80091fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80091fc:	2303      	movs	r3, #3
 80091fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009200:	2340      	movs	r3, #64	; 0x40
 8009202:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009204:	2300      	movs	r3, #0
 8009206:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009208:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800920c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800920e:	f107 0308 	add.w	r3, r7, #8
 8009212:	4619      	mov	r1, r3
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f7ff fd82 	bl	8008d1e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800921a:	683a      	ldr	r2, [r7, #0]
 800921c:	2103      	movs	r1, #3
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f000 f99c 	bl	800955c <SDMMC_GetCmdResp6>
 8009224:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009226:	69fb      	ldr	r3, [r7, #28]
}
 8009228:	4618      	mov	r0, r3
 800922a:	3720      	adds	r7, #32
 800922c:	46bd      	mov	sp, r7
 800922e:	bd80      	pop	{r7, pc}

08009230 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b088      	sub	sp, #32
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
 8009238:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800923e:	230d      	movs	r3, #13
 8009240:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009242:	2340      	movs	r3, #64	; 0x40
 8009244:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009246:	2300      	movs	r3, #0
 8009248:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800924a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800924e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009250:	f107 0308 	add.w	r3, r7, #8
 8009254:	4619      	mov	r1, r3
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	f7ff fd61 	bl	8008d1e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800925c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009260:	210d      	movs	r1, #13
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f000 f806 	bl	8009274 <SDMMC_GetCmdResp1>
 8009268:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800926a:	69fb      	ldr	r3, [r7, #28]
}
 800926c:	4618      	mov	r0, r3
 800926e:	3720      	adds	r7, #32
 8009270:	46bd      	mov	sp, r7
 8009272:	bd80      	pop	{r7, pc}

08009274 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b088      	sub	sp, #32
 8009278:	af00      	add	r7, sp, #0
 800927a:	60f8      	str	r0, [r7, #12]
 800927c:	460b      	mov	r3, r1
 800927e:	607a      	str	r2, [r7, #4]
 8009280:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8009282:	4b70      	ldr	r3, [pc, #448]	; (8009444 <SDMMC_GetCmdResp1+0x1d0>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	4a70      	ldr	r2, [pc, #448]	; (8009448 <SDMMC_GetCmdResp1+0x1d4>)
 8009288:	fba2 2303 	umull	r2, r3, r2, r3
 800928c:	0a5a      	lsrs	r2, r3, #9
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	fb02 f303 	mul.w	r3, r2, r3
 8009294:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8009296:	69fb      	ldr	r3, [r7, #28]
 8009298:	1e5a      	subs	r2, r3, #1
 800929a:	61fa      	str	r2, [r7, #28]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d102      	bne.n	80092a6 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80092a0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80092a4:	e0c9      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092aa:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80092ac:	69bb      	ldr	r3, [r7, #24]
 80092ae:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d0ef      	beq.n	8009296 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80092b6:	69bb      	ldr	r3, [r7, #24]
 80092b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d1ea      	bne.n	8009296 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092c4:	f003 0304 	and.w	r3, r3, #4
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d004      	beq.n	80092d6 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	2204      	movs	r2, #4
 80092d0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80092d2:	2304      	movs	r3, #4
 80092d4:	e0b1      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092da:	f003 0301 	and.w	r3, r3, #1
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d004      	beq.n	80092ec <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	2201      	movs	r2, #1
 80092e6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80092e8:	2301      	movs	r3, #1
 80092ea:	e0a6      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	22c5      	movs	r2, #197	; 0xc5
 80092f0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80092f2:	68f8      	ldr	r0, [r7, #12]
 80092f4:	f7ff fd3d 	bl	8008d72 <SDIO_GetCommandResponse>
 80092f8:	4603      	mov	r3, r0
 80092fa:	461a      	mov	r2, r3
 80092fc:	7afb      	ldrb	r3, [r7, #11]
 80092fe:	4293      	cmp	r3, r2
 8009300:	d001      	beq.n	8009306 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009302:	2301      	movs	r3, #1
 8009304:	e099      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009306:	2100      	movs	r1, #0
 8009308:	68f8      	ldr	r0, [r7, #12]
 800930a:	f7ff fd3f 	bl	8008d8c <SDIO_GetResponse>
 800930e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009310:	697a      	ldr	r2, [r7, #20]
 8009312:	4b4e      	ldr	r3, [pc, #312]	; (800944c <SDMMC_GetCmdResp1+0x1d8>)
 8009314:	4013      	ands	r3, r2
 8009316:	2b00      	cmp	r3, #0
 8009318:	d101      	bne.n	800931e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800931a:	2300      	movs	r3, #0
 800931c:	e08d      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800931e:	697b      	ldr	r3, [r7, #20]
 8009320:	2b00      	cmp	r3, #0
 8009322:	da02      	bge.n	800932a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8009324:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009328:	e087      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800932a:	697b      	ldr	r3, [r7, #20]
 800932c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009330:	2b00      	cmp	r3, #0
 8009332:	d001      	beq.n	8009338 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009334:	2340      	movs	r3, #64	; 0x40
 8009336:	e080      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8009338:	697b      	ldr	r3, [r7, #20]
 800933a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800933e:	2b00      	cmp	r3, #0
 8009340:	d001      	beq.n	8009346 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8009342:	2380      	movs	r3, #128	; 0x80
 8009344:	e079      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8009346:	697b      	ldr	r3, [r7, #20]
 8009348:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800934c:	2b00      	cmp	r3, #0
 800934e:	d002      	beq.n	8009356 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8009350:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009354:	e071      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8009356:	697b      	ldr	r3, [r7, #20]
 8009358:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800935c:	2b00      	cmp	r3, #0
 800935e:	d002      	beq.n	8009366 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8009360:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009364:	e069      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8009366:	697b      	ldr	r3, [r7, #20]
 8009368:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800936c:	2b00      	cmp	r3, #0
 800936e:	d002      	beq.n	8009376 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8009370:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009374:	e061      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8009376:	697b      	ldr	r3, [r7, #20]
 8009378:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800937c:	2b00      	cmp	r3, #0
 800937e:	d002      	beq.n	8009386 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8009380:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009384:	e059      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8009386:	697b      	ldr	r3, [r7, #20]
 8009388:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800938c:	2b00      	cmp	r3, #0
 800938e:	d002      	beq.n	8009396 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009390:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009394:	e051      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8009396:	697b      	ldr	r3, [r7, #20]
 8009398:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800939c:	2b00      	cmp	r3, #0
 800939e:	d002      	beq.n	80093a6 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80093a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80093a4:	e049      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d002      	beq.n	80093b6 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80093b0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80093b4:	e041      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80093b6:	697b      	ldr	r3, [r7, #20]
 80093b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d002      	beq.n	80093c6 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80093c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80093c4:	e039      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d002      	beq.n	80093d6 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80093d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80093d4:	e031      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80093d6:	697b      	ldr	r3, [r7, #20]
 80093d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d002      	beq.n	80093e6 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80093e0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80093e4:	e029      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80093e6:	697b      	ldr	r3, [r7, #20]
 80093e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d002      	beq.n	80093f6 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80093f0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80093f4:	e021      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80093f6:	697b      	ldr	r3, [r7, #20]
 80093f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d002      	beq.n	8009406 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009400:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009404:	e019      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8009406:	697b      	ldr	r3, [r7, #20]
 8009408:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800940c:	2b00      	cmp	r3, #0
 800940e:	d002      	beq.n	8009416 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009410:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009414:	e011      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8009416:	697b      	ldr	r3, [r7, #20]
 8009418:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800941c:	2b00      	cmp	r3, #0
 800941e:	d002      	beq.n	8009426 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009420:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009424:	e009      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8009426:	697b      	ldr	r3, [r7, #20]
 8009428:	f003 0308 	and.w	r3, r3, #8
 800942c:	2b00      	cmp	r3, #0
 800942e:	d002      	beq.n	8009436 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009430:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009434:	e001      	b.n	800943a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009436:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800943a:	4618      	mov	r0, r3
 800943c:	3720      	adds	r7, #32
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}
 8009442:	bf00      	nop
 8009444:	20000064 	.word	0x20000064
 8009448:	10624dd3 	.word	0x10624dd3
 800944c:	fdffe008 	.word	0xfdffe008

08009450 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8009450:	b480      	push	{r7}
 8009452:	b085      	sub	sp, #20
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009458:	4b1f      	ldr	r3, [pc, #124]	; (80094d8 <SDMMC_GetCmdResp2+0x88>)
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	4a1f      	ldr	r2, [pc, #124]	; (80094dc <SDMMC_GetCmdResp2+0x8c>)
 800945e:	fba2 2303 	umull	r2, r3, r2, r3
 8009462:	0a5b      	lsrs	r3, r3, #9
 8009464:	f241 3288 	movw	r2, #5000	; 0x1388
 8009468:	fb02 f303 	mul.w	r3, r2, r3
 800946c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	1e5a      	subs	r2, r3, #1
 8009472:	60fa      	str	r2, [r7, #12]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d102      	bne.n	800947e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009478:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800947c:	e026      	b.n	80094cc <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009482:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800948a:	2b00      	cmp	r3, #0
 800948c:	d0ef      	beq.n	800946e <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009494:	2b00      	cmp	r3, #0
 8009496:	d1ea      	bne.n	800946e <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800949c:	f003 0304 	and.w	r3, r3, #4
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d004      	beq.n	80094ae <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2204      	movs	r2, #4
 80094a8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80094aa:	2304      	movs	r3, #4
 80094ac:	e00e      	b.n	80094cc <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094b2:	f003 0301 	and.w	r3, r3, #1
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d004      	beq.n	80094c4 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2201      	movs	r2, #1
 80094be:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80094c0:	2301      	movs	r3, #1
 80094c2:	e003      	b.n	80094cc <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	22c5      	movs	r2, #197	; 0xc5
 80094c8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80094ca:	2300      	movs	r3, #0
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	3714      	adds	r7, #20
 80094d0:	46bd      	mov	sp, r7
 80094d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d6:	4770      	bx	lr
 80094d8:	20000064 	.word	0x20000064
 80094dc:	10624dd3 	.word	0x10624dd3

080094e0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 80094e0:	b480      	push	{r7}
 80094e2:	b085      	sub	sp, #20
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80094e8:	4b1a      	ldr	r3, [pc, #104]	; (8009554 <SDMMC_GetCmdResp3+0x74>)
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	4a1a      	ldr	r2, [pc, #104]	; (8009558 <SDMMC_GetCmdResp3+0x78>)
 80094ee:	fba2 2303 	umull	r2, r3, r2, r3
 80094f2:	0a5b      	lsrs	r3, r3, #9
 80094f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80094f8:	fb02 f303 	mul.w	r3, r2, r3
 80094fc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	1e5a      	subs	r2, r3, #1
 8009502:	60fa      	str	r2, [r7, #12]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d102      	bne.n	800950e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009508:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800950c:	e01b      	b.n	8009546 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009512:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800951a:	2b00      	cmp	r3, #0
 800951c:	d0ef      	beq.n	80094fe <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800951e:	68bb      	ldr	r3, [r7, #8]
 8009520:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009524:	2b00      	cmp	r3, #0
 8009526:	d1ea      	bne.n	80094fe <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800952c:	f003 0304 	and.w	r3, r3, #4
 8009530:	2b00      	cmp	r3, #0
 8009532:	d004      	beq.n	800953e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2204      	movs	r2, #4
 8009538:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800953a:	2304      	movs	r3, #4
 800953c:	e003      	b.n	8009546 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	22c5      	movs	r2, #197	; 0xc5
 8009542:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009544:	2300      	movs	r3, #0
}
 8009546:	4618      	mov	r0, r3
 8009548:	3714      	adds	r7, #20
 800954a:	46bd      	mov	sp, r7
 800954c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009550:	4770      	bx	lr
 8009552:	bf00      	nop
 8009554:	20000064 	.word	0x20000064
 8009558:	10624dd3 	.word	0x10624dd3

0800955c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800955c:	b580      	push	{r7, lr}
 800955e:	b088      	sub	sp, #32
 8009560:	af00      	add	r7, sp, #0
 8009562:	60f8      	str	r0, [r7, #12]
 8009564:	460b      	mov	r3, r1
 8009566:	607a      	str	r2, [r7, #4]
 8009568:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800956a:	4b35      	ldr	r3, [pc, #212]	; (8009640 <SDMMC_GetCmdResp6+0xe4>)
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	4a35      	ldr	r2, [pc, #212]	; (8009644 <SDMMC_GetCmdResp6+0xe8>)
 8009570:	fba2 2303 	umull	r2, r3, r2, r3
 8009574:	0a5b      	lsrs	r3, r3, #9
 8009576:	f241 3288 	movw	r2, #5000	; 0x1388
 800957a:	fb02 f303 	mul.w	r3, r2, r3
 800957e:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8009580:	69fb      	ldr	r3, [r7, #28]
 8009582:	1e5a      	subs	r2, r3, #1
 8009584:	61fa      	str	r2, [r7, #28]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d102      	bne.n	8009590 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800958a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800958e:	e052      	b.n	8009636 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009594:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009596:	69bb      	ldr	r3, [r7, #24]
 8009598:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800959c:	2b00      	cmp	r3, #0
 800959e:	d0ef      	beq.n	8009580 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80095a0:	69bb      	ldr	r3, [r7, #24]
 80095a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d1ea      	bne.n	8009580 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095ae:	f003 0304 	and.w	r3, r3, #4
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d004      	beq.n	80095c0 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	2204      	movs	r2, #4
 80095ba:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80095bc:	2304      	movs	r3, #4
 80095be:	e03a      	b.n	8009636 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095c4:	f003 0301 	and.w	r3, r3, #1
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d004      	beq.n	80095d6 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	2201      	movs	r2, #1
 80095d0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80095d2:	2301      	movs	r3, #1
 80095d4:	e02f      	b.n	8009636 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80095d6:	68f8      	ldr	r0, [r7, #12]
 80095d8:	f7ff fbcb 	bl	8008d72 <SDIO_GetCommandResponse>
 80095dc:	4603      	mov	r3, r0
 80095de:	461a      	mov	r2, r3
 80095e0:	7afb      	ldrb	r3, [r7, #11]
 80095e2:	4293      	cmp	r3, r2
 80095e4:	d001      	beq.n	80095ea <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80095e6:	2301      	movs	r3, #1
 80095e8:	e025      	b.n	8009636 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	22c5      	movs	r2, #197	; 0xc5
 80095ee:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80095f0:	2100      	movs	r1, #0
 80095f2:	68f8      	ldr	r0, [r7, #12]
 80095f4:	f7ff fbca 	bl	8008d8c <SDIO_GetResponse>
 80095f8:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80095fa:	697b      	ldr	r3, [r7, #20]
 80095fc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009600:	2b00      	cmp	r3, #0
 8009602:	d106      	bne.n	8009612 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8009604:	697b      	ldr	r3, [r7, #20]
 8009606:	0c1b      	lsrs	r3, r3, #16
 8009608:	b29a      	uxth	r2, r3
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800960e:	2300      	movs	r3, #0
 8009610:	e011      	b.n	8009636 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8009612:	697b      	ldr	r3, [r7, #20]
 8009614:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009618:	2b00      	cmp	r3, #0
 800961a:	d002      	beq.n	8009622 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800961c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009620:	e009      	b.n	8009636 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8009622:	697b      	ldr	r3, [r7, #20]
 8009624:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009628:	2b00      	cmp	r3, #0
 800962a:	d002      	beq.n	8009632 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800962c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009630:	e001      	b.n	8009636 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009632:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009636:	4618      	mov	r0, r3
 8009638:	3720      	adds	r7, #32
 800963a:	46bd      	mov	sp, r7
 800963c:	bd80      	pop	{r7, pc}
 800963e:	bf00      	nop
 8009640:	20000064 	.word	0x20000064
 8009644:	10624dd3 	.word	0x10624dd3

08009648 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8009648:	b480      	push	{r7}
 800964a:	b085      	sub	sp, #20
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009650:	4b22      	ldr	r3, [pc, #136]	; (80096dc <SDMMC_GetCmdResp7+0x94>)
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	4a22      	ldr	r2, [pc, #136]	; (80096e0 <SDMMC_GetCmdResp7+0x98>)
 8009656:	fba2 2303 	umull	r2, r3, r2, r3
 800965a:	0a5b      	lsrs	r3, r3, #9
 800965c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009660:	fb02 f303 	mul.w	r3, r2, r3
 8009664:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	1e5a      	subs	r2, r3, #1
 800966a:	60fa      	str	r2, [r7, #12]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d102      	bne.n	8009676 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009670:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009674:	e02c      	b.n	80096d0 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800967a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800967c:	68bb      	ldr	r3, [r7, #8]
 800967e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8009682:	2b00      	cmp	r3, #0
 8009684:	d0ef      	beq.n	8009666 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800968c:	2b00      	cmp	r3, #0
 800968e:	d1ea      	bne.n	8009666 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009694:	f003 0304 	and.w	r3, r3, #4
 8009698:	2b00      	cmp	r3, #0
 800969a:	d004      	beq.n	80096a6 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2204      	movs	r2, #4
 80096a0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80096a2:	2304      	movs	r3, #4
 80096a4:	e014      	b.n	80096d0 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096aa:	f003 0301 	and.w	r3, r3, #1
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d004      	beq.n	80096bc <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2201      	movs	r2, #1
 80096b6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80096b8:	2301      	movs	r3, #1
 80096ba:	e009      	b.n	80096d0 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d002      	beq.n	80096ce <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2240      	movs	r2, #64	; 0x40
 80096cc:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80096ce:	2300      	movs	r3, #0
  
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	3714      	adds	r7, #20
 80096d4:	46bd      	mov	sp, r7
 80096d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096da:	4770      	bx	lr
 80096dc:	20000064 	.word	0x20000064
 80096e0:	10624dd3 	.word	0x10624dd3

080096e4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80096e4:	b480      	push	{r7}
 80096e6:	b085      	sub	sp, #20
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80096ec:	4b11      	ldr	r3, [pc, #68]	; (8009734 <SDMMC_GetCmdError+0x50>)
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	4a11      	ldr	r2, [pc, #68]	; (8009738 <SDMMC_GetCmdError+0x54>)
 80096f2:	fba2 2303 	umull	r2, r3, r2, r3
 80096f6:	0a5b      	lsrs	r3, r3, #9
 80096f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80096fc:	fb02 f303 	mul.w	r3, r2, r3
 8009700:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	1e5a      	subs	r2, r3, #1
 8009706:	60fa      	str	r2, [r7, #12]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d102      	bne.n	8009712 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800970c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009710:	e009      	b.n	8009726 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009716:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800971a:	2b00      	cmp	r3, #0
 800971c:	d0f1      	beq.n	8009702 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	22c5      	movs	r2, #197	; 0xc5
 8009722:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8009724:	2300      	movs	r3, #0
}
 8009726:	4618      	mov	r0, r3
 8009728:	3714      	adds	r7, #20
 800972a:	46bd      	mov	sp, r7
 800972c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009730:	4770      	bx	lr
 8009732:	bf00      	nop
 8009734:	20000064 	.word	0x20000064
 8009738:	10624dd3 	.word	0x10624dd3

0800973c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800973c:	b580      	push	{r7, lr}
 800973e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8009740:	4904      	ldr	r1, [pc, #16]	; (8009754 <MX_FATFS_Init+0x18>)
 8009742:	4805      	ldr	r0, [pc, #20]	; (8009758 <MX_FATFS_Init+0x1c>)
 8009744:	f002 fe24 	bl	800c390 <FATFS_LinkDriver>
 8009748:	4603      	mov	r3, r0
 800974a:	461a      	mov	r2, r3
 800974c:	4b03      	ldr	r3, [pc, #12]	; (800975c <MX_FATFS_Init+0x20>)
 800974e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8009750:	bf00      	nop
 8009752:	bd80      	pop	{r7, pc}
 8009754:	20000748 	.word	0x20000748
 8009758:	0800f34c 	.word	0x0800f34c
 800975c:	20000744 	.word	0x20000744

08009760 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8009760:	b480      	push	{r7}
 8009762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8009764:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8009766:	4618      	mov	r0, r3
 8009768:	46bd      	mov	sp, r7
 800976a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976e:	4770      	bx	lr

08009770 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b082      	sub	sp, #8
 8009774:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8009776:	2300      	movs	r3, #0
 8009778:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800977a:	f000 f896 	bl	80098aa <BSP_SD_IsDetected>
 800977e:	4603      	mov	r3, r0
 8009780:	2b01      	cmp	r3, #1
 8009782:	d001      	beq.n	8009788 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8009784:	2301      	movs	r3, #1
 8009786:	e012      	b.n	80097ae <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8009788:	480b      	ldr	r0, [pc, #44]	; (80097b8 <BSP_SD_Init+0x48>)
 800978a:	f7fb fc75 	bl	8005078 <HAL_SD_Init>
 800978e:	4603      	mov	r3, r0
 8009790:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8009792:	79fb      	ldrb	r3, [r7, #7]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d109      	bne.n	80097ac <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8009798:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800979c:	4806      	ldr	r0, [pc, #24]	; (80097b8 <BSP_SD_Init+0x48>)
 800979e:	f7fc fa43 	bl	8005c28 <HAL_SD_ConfigWideBusOperation>
 80097a2:	4603      	mov	r3, r0
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d001      	beq.n	80097ac <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80097a8:	2301      	movs	r3, #1
 80097aa:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 80097ac:	79fb      	ldrb	r3, [r7, #7]
}
 80097ae:	4618      	mov	r0, r3
 80097b0:	3708      	adds	r7, #8
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bd80      	pop	{r7, pc}
 80097b6:	bf00      	nop
 80097b8:	200003a8 	.word	0x200003a8

080097bc <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b086      	sub	sp, #24
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	60f8      	str	r0, [r7, #12]
 80097c4:	60b9      	str	r1, [r7, #8]
 80097c6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80097c8:	2300      	movs	r3, #0
 80097ca:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	68ba      	ldr	r2, [r7, #8]
 80097d0:	68f9      	ldr	r1, [r7, #12]
 80097d2:	4806      	ldr	r0, [pc, #24]	; (80097ec <BSP_SD_ReadBlocks_DMA+0x30>)
 80097d4:	f7fb fd00 	bl	80051d8 <HAL_SD_ReadBlocks_DMA>
 80097d8:	4603      	mov	r3, r0
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d001      	beq.n	80097e2 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80097de:	2301      	movs	r3, #1
 80097e0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80097e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80097e4:	4618      	mov	r0, r3
 80097e6:	3718      	adds	r7, #24
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}
 80097ec:	200003a8 	.word	0x200003a8

080097f0 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b086      	sub	sp, #24
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	60f8      	str	r0, [r7, #12]
 80097f8:	60b9      	str	r1, [r7, #8]
 80097fa:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80097fc:	2300      	movs	r3, #0
 80097fe:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	68ba      	ldr	r2, [r7, #8]
 8009804:	68f9      	ldr	r1, [r7, #12]
 8009806:	4806      	ldr	r0, [pc, #24]	; (8009820 <BSP_SD_WriteBlocks_DMA+0x30>)
 8009808:	f7fb fdc8 	bl	800539c <HAL_SD_WriteBlocks_DMA>
 800980c:	4603      	mov	r3, r0
 800980e:	2b00      	cmp	r3, #0
 8009810:	d001      	beq.n	8009816 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8009812:	2301      	movs	r3, #1
 8009814:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8009816:	7dfb      	ldrb	r3, [r7, #23]
}
 8009818:	4618      	mov	r0, r3
 800981a:	3718      	adds	r7, #24
 800981c:	46bd      	mov	sp, r7
 800981e:	bd80      	pop	{r7, pc}
 8009820:	200003a8 	.word	0x200003a8

08009824 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8009824:	b580      	push	{r7, lr}
 8009826:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8009828:	4805      	ldr	r0, [pc, #20]	; (8009840 <BSP_SD_GetCardState+0x1c>)
 800982a:	f7fc fa97 	bl	8005d5c <HAL_SD_GetCardState>
 800982e:	4603      	mov	r3, r0
 8009830:	2b04      	cmp	r3, #4
 8009832:	bf14      	ite	ne
 8009834:	2301      	movne	r3, #1
 8009836:	2300      	moveq	r3, #0
 8009838:	b2db      	uxtb	r3, r3
}
 800983a:	4618      	mov	r0, r3
 800983c:	bd80      	pop	{r7, pc}
 800983e:	bf00      	nop
 8009840:	200003a8 	.word	0x200003a8

08009844 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b082      	sub	sp, #8
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800984c:	6879      	ldr	r1, [r7, #4]
 800984e:	4803      	ldr	r0, [pc, #12]	; (800985c <BSP_SD_GetCardInfo+0x18>)
 8009850:	f7fc f9be 	bl	8005bd0 <HAL_SD_GetCardInfo>
}
 8009854:	bf00      	nop
 8009856:	3708      	adds	r7, #8
 8009858:	46bd      	mov	sp, r7
 800985a:	bd80      	pop	{r7, pc}
 800985c:	200003a8 	.word	0x200003a8

08009860 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b082      	sub	sp, #8
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8009868:	f000 f818 	bl	800989c <BSP_SD_AbortCallback>
}
 800986c:	bf00      	nop
 800986e:	3708      	adds	r7, #8
 8009870:	46bd      	mov	sp, r7
 8009872:	bd80      	pop	{r7, pc}

08009874 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b082      	sub	sp, #8
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800987c:	f000 f98c 	bl	8009b98 <BSP_SD_WriteCpltCallback>
}
 8009880:	bf00      	nop
 8009882:	3708      	adds	r7, #8
 8009884:	46bd      	mov	sp, r7
 8009886:	bd80      	pop	{r7, pc}

08009888 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b082      	sub	sp, #8
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8009890:	f000 f98e 	bl	8009bb0 <BSP_SD_ReadCpltCallback>
}
 8009894:	bf00      	nop
 8009896:	3708      	adds	r7, #8
 8009898:	46bd      	mov	sp, r7
 800989a:	bd80      	pop	{r7, pc}

0800989c <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800989c:	b480      	push	{r7}
 800989e:	af00      	add	r7, sp, #0

}
 80098a0:	bf00      	nop
 80098a2:	46bd      	mov	sp, r7
 80098a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a8:	4770      	bx	lr

080098aa <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80098aa:	b480      	push	{r7}
 80098ac:	b083      	sub	sp, #12
 80098ae:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80098b0:	2301      	movs	r3, #1
 80098b2:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 80098b4:	79fb      	ldrb	r3, [r7, #7]
 80098b6:	b2db      	uxtb	r3, r3
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	370c      	adds	r7, #12
 80098bc:	46bd      	mov	sp, r7
 80098be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c2:	4770      	bx	lr

080098c4 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b084      	sub	sp, #16
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 80098cc:	f7f9 fc60 	bl	8003190 <HAL_GetTick>
 80098d0:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 80098d2:	e006      	b.n	80098e2 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80098d4:	f7ff ffa6 	bl	8009824 <BSP_SD_GetCardState>
 80098d8:	4603      	mov	r3, r0
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d101      	bne.n	80098e2 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 80098de:	2300      	movs	r3, #0
 80098e0:	e009      	b.n	80098f6 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 80098e2:	f7f9 fc55 	bl	8003190 <HAL_GetTick>
 80098e6:	4602      	mov	r2, r0
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	1ad3      	subs	r3, r2, r3
 80098ec:	687a      	ldr	r2, [r7, #4]
 80098ee:	429a      	cmp	r2, r3
 80098f0:	d8f0      	bhi.n	80098d4 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 80098f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80098f6:	4618      	mov	r0, r3
 80098f8:	3710      	adds	r7, #16
 80098fa:	46bd      	mov	sp, r7
 80098fc:	bd80      	pop	{r7, pc}
	...

08009900 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8009900:	b580      	push	{r7, lr}
 8009902:	b082      	sub	sp, #8
 8009904:	af00      	add	r7, sp, #0
 8009906:	4603      	mov	r3, r0
 8009908:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800990a:	4b0b      	ldr	r3, [pc, #44]	; (8009938 <SD_CheckStatus+0x38>)
 800990c:	2201      	movs	r2, #1
 800990e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8009910:	f7ff ff88 	bl	8009824 <BSP_SD_GetCardState>
 8009914:	4603      	mov	r3, r0
 8009916:	2b00      	cmp	r3, #0
 8009918:	d107      	bne.n	800992a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800991a:	4b07      	ldr	r3, [pc, #28]	; (8009938 <SD_CheckStatus+0x38>)
 800991c:	781b      	ldrb	r3, [r3, #0]
 800991e:	b2db      	uxtb	r3, r3
 8009920:	f023 0301 	bic.w	r3, r3, #1
 8009924:	b2da      	uxtb	r2, r3
 8009926:	4b04      	ldr	r3, [pc, #16]	; (8009938 <SD_CheckStatus+0x38>)
 8009928:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800992a:	4b03      	ldr	r3, [pc, #12]	; (8009938 <SD_CheckStatus+0x38>)
 800992c:	781b      	ldrb	r3, [r3, #0]
 800992e:	b2db      	uxtb	r3, r3
}
 8009930:	4618      	mov	r0, r3
 8009932:	3708      	adds	r7, #8
 8009934:	46bd      	mov	sp, r7
 8009936:	bd80      	pop	{r7, pc}
 8009938:	2000006d 	.word	0x2000006d

0800993c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b082      	sub	sp, #8
 8009940:	af00      	add	r7, sp, #0
 8009942:	4603      	mov	r3, r0
 8009944:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8009946:	f7ff ff13 	bl	8009770 <BSP_SD_Init>
 800994a:	4603      	mov	r3, r0
 800994c:	2b00      	cmp	r3, #0
 800994e:	d107      	bne.n	8009960 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8009950:	79fb      	ldrb	r3, [r7, #7]
 8009952:	4618      	mov	r0, r3
 8009954:	f7ff ffd4 	bl	8009900 <SD_CheckStatus>
 8009958:	4603      	mov	r3, r0
 800995a:	461a      	mov	r2, r3
 800995c:	4b04      	ldr	r3, [pc, #16]	; (8009970 <SD_initialize+0x34>)
 800995e:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8009960:	4b03      	ldr	r3, [pc, #12]	; (8009970 <SD_initialize+0x34>)
 8009962:	781b      	ldrb	r3, [r3, #0]
 8009964:	b2db      	uxtb	r3, r3
}
 8009966:	4618      	mov	r0, r3
 8009968:	3708      	adds	r7, #8
 800996a:	46bd      	mov	sp, r7
 800996c:	bd80      	pop	{r7, pc}
 800996e:	bf00      	nop
 8009970:	2000006d 	.word	0x2000006d

08009974 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b082      	sub	sp, #8
 8009978:	af00      	add	r7, sp, #0
 800997a:	4603      	mov	r3, r0
 800997c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800997e:	79fb      	ldrb	r3, [r7, #7]
 8009980:	4618      	mov	r0, r3
 8009982:	f7ff ffbd 	bl	8009900 <SD_CheckStatus>
 8009986:	4603      	mov	r3, r0
}
 8009988:	4618      	mov	r0, r3
 800998a:	3708      	adds	r7, #8
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}

08009990 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b086      	sub	sp, #24
 8009994:	af00      	add	r7, sp, #0
 8009996:	60b9      	str	r1, [r7, #8]
 8009998:	607a      	str	r2, [r7, #4]
 800999a:	603b      	str	r3, [r7, #0]
 800999c:	4603      	mov	r3, r0
 800999e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80099a0:	2301      	movs	r3, #1
 80099a2:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80099a4:	f247 5030 	movw	r0, #30000	; 0x7530
 80099a8:	f7ff ff8c 	bl	80098c4 <SD_CheckStatusWithTimeout>
 80099ac:	4603      	mov	r3, r0
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	da01      	bge.n	80099b6 <SD_read+0x26>
  {
    return res;
 80099b2:	7dfb      	ldrb	r3, [r7, #23]
 80099b4:	e03b      	b.n	8009a2e <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 80099b6:	683a      	ldr	r2, [r7, #0]
 80099b8:	6879      	ldr	r1, [r7, #4]
 80099ba:	68b8      	ldr	r0, [r7, #8]
 80099bc:	f7ff fefe 	bl	80097bc <BSP_SD_ReadBlocks_DMA>
 80099c0:	4603      	mov	r3, r0
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d132      	bne.n	8009a2c <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 80099c6:	4b1c      	ldr	r3, [pc, #112]	; (8009a38 <SD_read+0xa8>)
 80099c8:	2200      	movs	r2, #0
 80099ca:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 80099cc:	f7f9 fbe0 	bl	8003190 <HAL_GetTick>
 80099d0:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80099d2:	bf00      	nop
 80099d4:	4b18      	ldr	r3, [pc, #96]	; (8009a38 <SD_read+0xa8>)
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d108      	bne.n	80099ee <SD_read+0x5e>
 80099dc:	f7f9 fbd8 	bl	8003190 <HAL_GetTick>
 80099e0:	4602      	mov	r2, r0
 80099e2:	693b      	ldr	r3, [r7, #16]
 80099e4:	1ad3      	subs	r3, r2, r3
 80099e6:	f247 522f 	movw	r2, #29999	; 0x752f
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d9f2      	bls.n	80099d4 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 80099ee:	4b12      	ldr	r3, [pc, #72]	; (8009a38 <SD_read+0xa8>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d102      	bne.n	80099fc <SD_read+0x6c>
      {
        res = RES_ERROR;
 80099f6:	2301      	movs	r3, #1
 80099f8:	75fb      	strb	r3, [r7, #23]
 80099fa:	e017      	b.n	8009a2c <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 80099fc:	4b0e      	ldr	r3, [pc, #56]	; (8009a38 <SD_read+0xa8>)
 80099fe:	2200      	movs	r2, #0
 8009a00:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8009a02:	f7f9 fbc5 	bl	8003190 <HAL_GetTick>
 8009a06:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8009a08:	e007      	b.n	8009a1a <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8009a0a:	f7ff ff0b 	bl	8009824 <BSP_SD_GetCardState>
 8009a0e:	4603      	mov	r3, r0
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d102      	bne.n	8009a1a <SD_read+0x8a>
          {
            res = RES_OK;
 8009a14:	2300      	movs	r3, #0
 8009a16:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8009a18:	e008      	b.n	8009a2c <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8009a1a:	f7f9 fbb9 	bl	8003190 <HAL_GetTick>
 8009a1e:	4602      	mov	r2, r0
 8009a20:	693b      	ldr	r3, [r7, #16]
 8009a22:	1ad3      	subs	r3, r2, r3
 8009a24:	f247 522f 	movw	r2, #29999	; 0x752f
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d9ee      	bls.n	8009a0a <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8009a2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	3718      	adds	r7, #24
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bd80      	pop	{r7, pc}
 8009a36:	bf00      	nop
 8009a38:	20000bb4 	.word	0x20000bb4

08009a3c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b086      	sub	sp, #24
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	60b9      	str	r1, [r7, #8]
 8009a44:	607a      	str	r2, [r7, #4]
 8009a46:	603b      	str	r3, [r7, #0]
 8009a48:	4603      	mov	r3, r0
 8009a4a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8009a4c:	2301      	movs	r3, #1
 8009a4e:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8009a50:	4b24      	ldr	r3, [pc, #144]	; (8009ae4 <SD_write+0xa8>)
 8009a52:	2200      	movs	r2, #0
 8009a54:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8009a56:	f247 5030 	movw	r0, #30000	; 0x7530
 8009a5a:	f7ff ff33 	bl	80098c4 <SD_CheckStatusWithTimeout>
 8009a5e:	4603      	mov	r3, r0
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	da01      	bge.n	8009a68 <SD_write+0x2c>
  {
    return res;
 8009a64:	7dfb      	ldrb	r3, [r7, #23]
 8009a66:	e038      	b.n	8009ada <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8009a68:	683a      	ldr	r2, [r7, #0]
 8009a6a:	6879      	ldr	r1, [r7, #4]
 8009a6c:	68b8      	ldr	r0, [r7, #8]
 8009a6e:	f7ff febf 	bl	80097f0 <BSP_SD_WriteBlocks_DMA>
 8009a72:	4603      	mov	r3, r0
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d12f      	bne.n	8009ad8 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8009a78:	f7f9 fb8a 	bl	8003190 <HAL_GetTick>
 8009a7c:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8009a7e:	bf00      	nop
 8009a80:	4b18      	ldr	r3, [pc, #96]	; (8009ae4 <SD_write+0xa8>)
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d108      	bne.n	8009a9a <SD_write+0x5e>
 8009a88:	f7f9 fb82 	bl	8003190 <HAL_GetTick>
 8009a8c:	4602      	mov	r2, r0
 8009a8e:	693b      	ldr	r3, [r7, #16]
 8009a90:	1ad3      	subs	r3, r2, r3
 8009a92:	f247 522f 	movw	r2, #29999	; 0x752f
 8009a96:	4293      	cmp	r3, r2
 8009a98:	d9f2      	bls.n	8009a80 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8009a9a:	4b12      	ldr	r3, [pc, #72]	; (8009ae4 <SD_write+0xa8>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d102      	bne.n	8009aa8 <SD_write+0x6c>
      {
        res = RES_ERROR;
 8009aa2:	2301      	movs	r3, #1
 8009aa4:	75fb      	strb	r3, [r7, #23]
 8009aa6:	e017      	b.n	8009ad8 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8009aa8:	4b0e      	ldr	r3, [pc, #56]	; (8009ae4 <SD_write+0xa8>)
 8009aaa:	2200      	movs	r2, #0
 8009aac:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8009aae:	f7f9 fb6f 	bl	8003190 <HAL_GetTick>
 8009ab2:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8009ab4:	e007      	b.n	8009ac6 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8009ab6:	f7ff feb5 	bl	8009824 <BSP_SD_GetCardState>
 8009aba:	4603      	mov	r3, r0
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d102      	bne.n	8009ac6 <SD_write+0x8a>
          {
            res = RES_OK;
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	75fb      	strb	r3, [r7, #23]
            break;
 8009ac4:	e008      	b.n	8009ad8 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8009ac6:	f7f9 fb63 	bl	8003190 <HAL_GetTick>
 8009aca:	4602      	mov	r2, r0
 8009acc:	693b      	ldr	r3, [r7, #16]
 8009ace:	1ad3      	subs	r3, r2, r3
 8009ad0:	f247 522f 	movw	r2, #29999	; 0x752f
 8009ad4:	4293      	cmp	r3, r2
 8009ad6:	d9ee      	bls.n	8009ab6 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8009ad8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ada:	4618      	mov	r0, r3
 8009adc:	3718      	adds	r7, #24
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}
 8009ae2:	bf00      	nop
 8009ae4:	20000bb0 	.word	0x20000bb0

08009ae8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b08c      	sub	sp, #48	; 0x30
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	4603      	mov	r3, r0
 8009af0:	603a      	str	r2, [r7, #0]
 8009af2:	71fb      	strb	r3, [r7, #7]
 8009af4:	460b      	mov	r3, r1
 8009af6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8009af8:	2301      	movs	r3, #1
 8009afa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8009afe:	4b25      	ldr	r3, [pc, #148]	; (8009b94 <SD_ioctl+0xac>)
 8009b00:	781b      	ldrb	r3, [r3, #0]
 8009b02:	b2db      	uxtb	r3, r3
 8009b04:	f003 0301 	and.w	r3, r3, #1
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d001      	beq.n	8009b10 <SD_ioctl+0x28>
 8009b0c:	2303      	movs	r3, #3
 8009b0e:	e03c      	b.n	8009b8a <SD_ioctl+0xa2>

  switch (cmd)
 8009b10:	79bb      	ldrb	r3, [r7, #6]
 8009b12:	2b03      	cmp	r3, #3
 8009b14:	d834      	bhi.n	8009b80 <SD_ioctl+0x98>
 8009b16:	a201      	add	r2, pc, #4	; (adr r2, 8009b1c <SD_ioctl+0x34>)
 8009b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b1c:	08009b2d 	.word	0x08009b2d
 8009b20:	08009b35 	.word	0x08009b35
 8009b24:	08009b4d 	.word	0x08009b4d
 8009b28:	08009b67 	.word	0x08009b67
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009b32:	e028      	b.n	8009b86 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8009b34:	f107 030c 	add.w	r3, r7, #12
 8009b38:	4618      	mov	r0, r3
 8009b3a:	f7ff fe83 	bl	8009844 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8009b3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8009b44:	2300      	movs	r3, #0
 8009b46:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009b4a:	e01c      	b.n	8009b86 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8009b4c:	f107 030c 	add.w	r3, r7, #12
 8009b50:	4618      	mov	r0, r3
 8009b52:	f7ff fe77 	bl	8009844 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8009b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b58:	b29a      	uxth	r2, r3
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8009b5e:	2300      	movs	r3, #0
 8009b60:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009b64:	e00f      	b.n	8009b86 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8009b66:	f107 030c 	add.w	r3, r7, #12
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	f7ff fe6a 	bl	8009844 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8009b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b72:	0a5a      	lsrs	r2, r3, #9
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8009b78:	2300      	movs	r3, #0
 8009b7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009b7e:	e002      	b.n	8009b86 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8009b80:	2304      	movs	r3, #4
 8009b82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8009b86:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	3730      	adds	r7, #48	; 0x30
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}
 8009b92:	bf00      	nop
 8009b94:	2000006d 	.word	0x2000006d

08009b98 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8009b98:	b480      	push	{r7}
 8009b9a:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8009b9c:	4b03      	ldr	r3, [pc, #12]	; (8009bac <BSP_SD_WriteCpltCallback+0x14>)
 8009b9e:	2201      	movs	r2, #1
 8009ba0:	601a      	str	r2, [r3, #0]
}
 8009ba2:	bf00      	nop
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009baa:	4770      	bx	lr
 8009bac:	20000bb0 	.word	0x20000bb0

08009bb0 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8009bb0:	b480      	push	{r7}
 8009bb2:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8009bb4:	4b03      	ldr	r3, [pc, #12]	; (8009bc4 <BSP_SD_ReadCpltCallback+0x14>)
 8009bb6:	2201      	movs	r2, #1
 8009bb8:	601a      	str	r2, [r3, #0]
}
 8009bba:	bf00      	nop
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc2:	4770      	bx	lr
 8009bc4:	20000bb4 	.word	0x20000bb4

08009bc8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b084      	sub	sp, #16
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	4603      	mov	r3, r0
 8009bd0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8009bd2:	79fb      	ldrb	r3, [r7, #7]
 8009bd4:	4a08      	ldr	r2, [pc, #32]	; (8009bf8 <disk_status+0x30>)
 8009bd6:	009b      	lsls	r3, r3, #2
 8009bd8:	4413      	add	r3, r2
 8009bda:	685b      	ldr	r3, [r3, #4]
 8009bdc:	685b      	ldr	r3, [r3, #4]
 8009bde:	79fa      	ldrb	r2, [r7, #7]
 8009be0:	4905      	ldr	r1, [pc, #20]	; (8009bf8 <disk_status+0x30>)
 8009be2:	440a      	add	r2, r1
 8009be4:	7a12      	ldrb	r2, [r2, #8]
 8009be6:	4610      	mov	r0, r2
 8009be8:	4798      	blx	r3
 8009bea:	4603      	mov	r3, r0
 8009bec:	73fb      	strb	r3, [r7, #15]
  return stat;
 8009bee:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	3710      	adds	r7, #16
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}
 8009bf8:	20000de0 	.word	0x20000de0

08009bfc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b084      	sub	sp, #16
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	4603      	mov	r3, r0
 8009c04:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8009c06:	2300      	movs	r3, #0
 8009c08:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8009c0a:	79fb      	ldrb	r3, [r7, #7]
 8009c0c:	4a0d      	ldr	r2, [pc, #52]	; (8009c44 <disk_initialize+0x48>)
 8009c0e:	5cd3      	ldrb	r3, [r2, r3]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d111      	bne.n	8009c38 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8009c14:	79fb      	ldrb	r3, [r7, #7]
 8009c16:	4a0b      	ldr	r2, [pc, #44]	; (8009c44 <disk_initialize+0x48>)
 8009c18:	2101      	movs	r1, #1
 8009c1a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8009c1c:	79fb      	ldrb	r3, [r7, #7]
 8009c1e:	4a09      	ldr	r2, [pc, #36]	; (8009c44 <disk_initialize+0x48>)
 8009c20:	009b      	lsls	r3, r3, #2
 8009c22:	4413      	add	r3, r2
 8009c24:	685b      	ldr	r3, [r3, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	79fa      	ldrb	r2, [r7, #7]
 8009c2a:	4906      	ldr	r1, [pc, #24]	; (8009c44 <disk_initialize+0x48>)
 8009c2c:	440a      	add	r2, r1
 8009c2e:	7a12      	ldrb	r2, [r2, #8]
 8009c30:	4610      	mov	r0, r2
 8009c32:	4798      	blx	r3
 8009c34:	4603      	mov	r3, r0
 8009c36:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8009c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	3710      	adds	r7, #16
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}
 8009c42:	bf00      	nop
 8009c44:	20000de0 	.word	0x20000de0

08009c48 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8009c48:	b590      	push	{r4, r7, lr}
 8009c4a:	b087      	sub	sp, #28
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	60b9      	str	r1, [r7, #8]
 8009c50:	607a      	str	r2, [r7, #4]
 8009c52:	603b      	str	r3, [r7, #0]
 8009c54:	4603      	mov	r3, r0
 8009c56:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8009c58:	7bfb      	ldrb	r3, [r7, #15]
 8009c5a:	4a0a      	ldr	r2, [pc, #40]	; (8009c84 <disk_read+0x3c>)
 8009c5c:	009b      	lsls	r3, r3, #2
 8009c5e:	4413      	add	r3, r2
 8009c60:	685b      	ldr	r3, [r3, #4]
 8009c62:	689c      	ldr	r4, [r3, #8]
 8009c64:	7bfb      	ldrb	r3, [r7, #15]
 8009c66:	4a07      	ldr	r2, [pc, #28]	; (8009c84 <disk_read+0x3c>)
 8009c68:	4413      	add	r3, r2
 8009c6a:	7a18      	ldrb	r0, [r3, #8]
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	687a      	ldr	r2, [r7, #4]
 8009c70:	68b9      	ldr	r1, [r7, #8]
 8009c72:	47a0      	blx	r4
 8009c74:	4603      	mov	r3, r0
 8009c76:	75fb      	strb	r3, [r7, #23]
  return res;
 8009c78:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	371c      	adds	r7, #28
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	bd90      	pop	{r4, r7, pc}
 8009c82:	bf00      	nop
 8009c84:	20000de0 	.word	0x20000de0

08009c88 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8009c88:	b590      	push	{r4, r7, lr}
 8009c8a:	b087      	sub	sp, #28
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	60b9      	str	r1, [r7, #8]
 8009c90:	607a      	str	r2, [r7, #4]
 8009c92:	603b      	str	r3, [r7, #0]
 8009c94:	4603      	mov	r3, r0
 8009c96:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8009c98:	7bfb      	ldrb	r3, [r7, #15]
 8009c9a:	4a0a      	ldr	r2, [pc, #40]	; (8009cc4 <disk_write+0x3c>)
 8009c9c:	009b      	lsls	r3, r3, #2
 8009c9e:	4413      	add	r3, r2
 8009ca0:	685b      	ldr	r3, [r3, #4]
 8009ca2:	68dc      	ldr	r4, [r3, #12]
 8009ca4:	7bfb      	ldrb	r3, [r7, #15]
 8009ca6:	4a07      	ldr	r2, [pc, #28]	; (8009cc4 <disk_write+0x3c>)
 8009ca8:	4413      	add	r3, r2
 8009caa:	7a18      	ldrb	r0, [r3, #8]
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	687a      	ldr	r2, [r7, #4]
 8009cb0:	68b9      	ldr	r1, [r7, #8]
 8009cb2:	47a0      	blx	r4
 8009cb4:	4603      	mov	r3, r0
 8009cb6:	75fb      	strb	r3, [r7, #23]
  return res;
 8009cb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	371c      	adds	r7, #28
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bd90      	pop	{r4, r7, pc}
 8009cc2:	bf00      	nop
 8009cc4:	20000de0 	.word	0x20000de0

08009cc8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8009cc8:	b480      	push	{r7}
 8009cca:	b085      	sub	sp, #20
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	3301      	adds	r3, #1
 8009cd4:	781b      	ldrb	r3, [r3, #0]
 8009cd6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8009cd8:	89fb      	ldrh	r3, [r7, #14]
 8009cda:	021b      	lsls	r3, r3, #8
 8009cdc:	b21a      	sxth	r2, r3
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	781b      	ldrb	r3, [r3, #0]
 8009ce2:	b21b      	sxth	r3, r3
 8009ce4:	4313      	orrs	r3, r2
 8009ce6:	b21b      	sxth	r3, r3
 8009ce8:	81fb      	strh	r3, [r7, #14]
	return rv;
 8009cea:	89fb      	ldrh	r3, [r7, #14]
}
 8009cec:	4618      	mov	r0, r3
 8009cee:	3714      	adds	r7, #20
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf6:	4770      	bx	lr

08009cf8 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b085      	sub	sp, #20
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	3303      	adds	r3, #3
 8009d04:	781b      	ldrb	r3, [r3, #0]
 8009d06:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	021b      	lsls	r3, r3, #8
 8009d0c:	687a      	ldr	r2, [r7, #4]
 8009d0e:	3202      	adds	r2, #2
 8009d10:	7812      	ldrb	r2, [r2, #0]
 8009d12:	4313      	orrs	r3, r2
 8009d14:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	021b      	lsls	r3, r3, #8
 8009d1a:	687a      	ldr	r2, [r7, #4]
 8009d1c:	3201      	adds	r2, #1
 8009d1e:	7812      	ldrb	r2, [r2, #0]
 8009d20:	4313      	orrs	r3, r2
 8009d22:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	021b      	lsls	r3, r3, #8
 8009d28:	687a      	ldr	r2, [r7, #4]
 8009d2a:	7812      	ldrb	r2, [r2, #0]
 8009d2c:	4313      	orrs	r3, r2
 8009d2e:	60fb      	str	r3, [r7, #12]
	return rv;
 8009d30:	68fb      	ldr	r3, [r7, #12]
}
 8009d32:	4618      	mov	r0, r3
 8009d34:	3714      	adds	r7, #20
 8009d36:	46bd      	mov	sp, r7
 8009d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3c:	4770      	bx	lr

08009d3e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8009d3e:	b480      	push	{r7}
 8009d40:	b083      	sub	sp, #12
 8009d42:	af00      	add	r7, sp, #0
 8009d44:	6078      	str	r0, [r7, #4]
 8009d46:	460b      	mov	r3, r1
 8009d48:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	1c5a      	adds	r2, r3, #1
 8009d4e:	607a      	str	r2, [r7, #4]
 8009d50:	887a      	ldrh	r2, [r7, #2]
 8009d52:	b2d2      	uxtb	r2, r2
 8009d54:	701a      	strb	r2, [r3, #0]
 8009d56:	887b      	ldrh	r3, [r7, #2]
 8009d58:	0a1b      	lsrs	r3, r3, #8
 8009d5a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	1c5a      	adds	r2, r3, #1
 8009d60:	607a      	str	r2, [r7, #4]
 8009d62:	887a      	ldrh	r2, [r7, #2]
 8009d64:	b2d2      	uxtb	r2, r2
 8009d66:	701a      	strb	r2, [r3, #0]
}
 8009d68:	bf00      	nop
 8009d6a:	370c      	adds	r7, #12
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d72:	4770      	bx	lr

08009d74 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8009d74:	b480      	push	{r7}
 8009d76:	b083      	sub	sp, #12
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
 8009d7c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	1c5a      	adds	r2, r3, #1
 8009d82:	607a      	str	r2, [r7, #4]
 8009d84:	683a      	ldr	r2, [r7, #0]
 8009d86:	b2d2      	uxtb	r2, r2
 8009d88:	701a      	strb	r2, [r3, #0]
 8009d8a:	683b      	ldr	r3, [r7, #0]
 8009d8c:	0a1b      	lsrs	r3, r3, #8
 8009d8e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	1c5a      	adds	r2, r3, #1
 8009d94:	607a      	str	r2, [r7, #4]
 8009d96:	683a      	ldr	r2, [r7, #0]
 8009d98:	b2d2      	uxtb	r2, r2
 8009d9a:	701a      	strb	r2, [r3, #0]
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	0a1b      	lsrs	r3, r3, #8
 8009da0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	1c5a      	adds	r2, r3, #1
 8009da6:	607a      	str	r2, [r7, #4]
 8009da8:	683a      	ldr	r2, [r7, #0]
 8009daa:	b2d2      	uxtb	r2, r2
 8009dac:	701a      	strb	r2, [r3, #0]
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	0a1b      	lsrs	r3, r3, #8
 8009db2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	1c5a      	adds	r2, r3, #1
 8009db8:	607a      	str	r2, [r7, #4]
 8009dba:	683a      	ldr	r2, [r7, #0]
 8009dbc:	b2d2      	uxtb	r2, r2
 8009dbe:	701a      	strb	r2, [r3, #0]
}
 8009dc0:	bf00      	nop
 8009dc2:	370c      	adds	r7, #12
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dca:	4770      	bx	lr

08009dcc <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8009dcc:	b480      	push	{r7}
 8009dce:	b087      	sub	sp, #28
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	60f8      	str	r0, [r7, #12]
 8009dd4:	60b9      	str	r1, [r7, #8]
 8009dd6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8009ddc:	68bb      	ldr	r3, [r7, #8]
 8009dde:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d00d      	beq.n	8009e02 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8009de6:	693a      	ldr	r2, [r7, #16]
 8009de8:	1c53      	adds	r3, r2, #1
 8009dea:	613b      	str	r3, [r7, #16]
 8009dec:	697b      	ldr	r3, [r7, #20]
 8009dee:	1c59      	adds	r1, r3, #1
 8009df0:	6179      	str	r1, [r7, #20]
 8009df2:	7812      	ldrb	r2, [r2, #0]
 8009df4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	3b01      	subs	r3, #1
 8009dfa:	607b      	str	r3, [r7, #4]
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d1f1      	bne.n	8009de6 <mem_cpy+0x1a>
	}
}
 8009e02:	bf00      	nop
 8009e04:	371c      	adds	r7, #28
 8009e06:	46bd      	mov	sp, r7
 8009e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0c:	4770      	bx	lr

08009e0e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8009e0e:	b480      	push	{r7}
 8009e10:	b087      	sub	sp, #28
 8009e12:	af00      	add	r7, sp, #0
 8009e14:	60f8      	str	r0, [r7, #12]
 8009e16:	60b9      	str	r1, [r7, #8]
 8009e18:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8009e1e:	697b      	ldr	r3, [r7, #20]
 8009e20:	1c5a      	adds	r2, r3, #1
 8009e22:	617a      	str	r2, [r7, #20]
 8009e24:	68ba      	ldr	r2, [r7, #8]
 8009e26:	b2d2      	uxtb	r2, r2
 8009e28:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	3b01      	subs	r3, #1
 8009e2e:	607b      	str	r3, [r7, #4]
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d1f3      	bne.n	8009e1e <mem_set+0x10>
}
 8009e36:	bf00      	nop
 8009e38:	bf00      	nop
 8009e3a:	371c      	adds	r7, #28
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e42:	4770      	bx	lr

08009e44 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8009e44:	b480      	push	{r7}
 8009e46:	b089      	sub	sp, #36	; 0x24
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	60f8      	str	r0, [r7, #12]
 8009e4c:	60b9      	str	r1, [r7, #8]
 8009e4e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	61fb      	str	r3, [r7, #28]
 8009e54:	68bb      	ldr	r3, [r7, #8]
 8009e56:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8009e58:	2300      	movs	r3, #0
 8009e5a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8009e5c:	69fb      	ldr	r3, [r7, #28]
 8009e5e:	1c5a      	adds	r2, r3, #1
 8009e60:	61fa      	str	r2, [r7, #28]
 8009e62:	781b      	ldrb	r3, [r3, #0]
 8009e64:	4619      	mov	r1, r3
 8009e66:	69bb      	ldr	r3, [r7, #24]
 8009e68:	1c5a      	adds	r2, r3, #1
 8009e6a:	61ba      	str	r2, [r7, #24]
 8009e6c:	781b      	ldrb	r3, [r3, #0]
 8009e6e:	1acb      	subs	r3, r1, r3
 8009e70:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	3b01      	subs	r3, #1
 8009e76:	607b      	str	r3, [r7, #4]
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d002      	beq.n	8009e84 <mem_cmp+0x40>
 8009e7e:	697b      	ldr	r3, [r7, #20]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d0eb      	beq.n	8009e5c <mem_cmp+0x18>

	return r;
 8009e84:	697b      	ldr	r3, [r7, #20]
}
 8009e86:	4618      	mov	r0, r3
 8009e88:	3724      	adds	r7, #36	; 0x24
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e90:	4770      	bx	lr

08009e92 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8009e92:	b480      	push	{r7}
 8009e94:	b083      	sub	sp, #12
 8009e96:	af00      	add	r7, sp, #0
 8009e98:	6078      	str	r0, [r7, #4]
 8009e9a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8009e9c:	e002      	b.n	8009ea4 <chk_chr+0x12>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	3301      	adds	r3, #1
 8009ea2:	607b      	str	r3, [r7, #4]
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	781b      	ldrb	r3, [r3, #0]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d005      	beq.n	8009eb8 <chk_chr+0x26>
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	781b      	ldrb	r3, [r3, #0]
 8009eb0:	461a      	mov	r2, r3
 8009eb2:	683b      	ldr	r3, [r7, #0]
 8009eb4:	4293      	cmp	r3, r2
 8009eb6:	d1f2      	bne.n	8009e9e <chk_chr+0xc>
	return *str;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	781b      	ldrb	r3, [r3, #0]
}
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	370c      	adds	r7, #12
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec6:	4770      	bx	lr

08009ec8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009ec8:	b480      	push	{r7}
 8009eca:	b085      	sub	sp, #20
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
 8009ed0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	60bb      	str	r3, [r7, #8]
 8009ed6:	68bb      	ldr	r3, [r7, #8]
 8009ed8:	60fb      	str	r3, [r7, #12]
 8009eda:	e029      	b.n	8009f30 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8009edc:	4a27      	ldr	r2, [pc, #156]	; (8009f7c <chk_lock+0xb4>)
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	011b      	lsls	r3, r3, #4
 8009ee2:	4413      	add	r3, r2
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d01d      	beq.n	8009f26 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009eea:	4a24      	ldr	r2, [pc, #144]	; (8009f7c <chk_lock+0xb4>)
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	011b      	lsls	r3, r3, #4
 8009ef0:	4413      	add	r3, r2
 8009ef2:	681a      	ldr	r2, [r3, #0]
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	429a      	cmp	r2, r3
 8009efa:	d116      	bne.n	8009f2a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8009efc:	4a1f      	ldr	r2, [pc, #124]	; (8009f7c <chk_lock+0xb4>)
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	011b      	lsls	r3, r3, #4
 8009f02:	4413      	add	r3, r2
 8009f04:	3304      	adds	r3, #4
 8009f06:	681a      	ldr	r2, [r3, #0]
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009f0c:	429a      	cmp	r2, r3
 8009f0e:	d10c      	bne.n	8009f2a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009f10:	4a1a      	ldr	r2, [pc, #104]	; (8009f7c <chk_lock+0xb4>)
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	011b      	lsls	r3, r3, #4
 8009f16:	4413      	add	r3, r2
 8009f18:	3308      	adds	r3, #8
 8009f1a:	681a      	ldr	r2, [r3, #0]
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8009f20:	429a      	cmp	r2, r3
 8009f22:	d102      	bne.n	8009f2a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009f24:	e007      	b.n	8009f36 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8009f26:	2301      	movs	r3, #1
 8009f28:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	3301      	adds	r3, #1
 8009f2e:	60fb      	str	r3, [r7, #12]
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	2b01      	cmp	r3, #1
 8009f34:	d9d2      	bls.n	8009edc <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	2b02      	cmp	r3, #2
 8009f3a:	d109      	bne.n	8009f50 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8009f3c:	68bb      	ldr	r3, [r7, #8]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d102      	bne.n	8009f48 <chk_lock+0x80>
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	2b02      	cmp	r3, #2
 8009f46:	d101      	bne.n	8009f4c <chk_lock+0x84>
 8009f48:	2300      	movs	r3, #0
 8009f4a:	e010      	b.n	8009f6e <chk_lock+0xa6>
 8009f4c:	2312      	movs	r3, #18
 8009f4e:	e00e      	b.n	8009f6e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d108      	bne.n	8009f68 <chk_lock+0xa0>
 8009f56:	4a09      	ldr	r2, [pc, #36]	; (8009f7c <chk_lock+0xb4>)
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	011b      	lsls	r3, r3, #4
 8009f5c:	4413      	add	r3, r2
 8009f5e:	330c      	adds	r3, #12
 8009f60:	881b      	ldrh	r3, [r3, #0]
 8009f62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009f66:	d101      	bne.n	8009f6c <chk_lock+0xa4>
 8009f68:	2310      	movs	r3, #16
 8009f6a:	e000      	b.n	8009f6e <chk_lock+0xa6>
 8009f6c:	2300      	movs	r3, #0
}
 8009f6e:	4618      	mov	r0, r3
 8009f70:	3714      	adds	r7, #20
 8009f72:	46bd      	mov	sp, r7
 8009f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f78:	4770      	bx	lr
 8009f7a:	bf00      	nop
 8009f7c:	20000bc0 	.word	0x20000bc0

08009f80 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8009f80:	b480      	push	{r7}
 8009f82:	b083      	sub	sp, #12
 8009f84:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009f86:	2300      	movs	r3, #0
 8009f88:	607b      	str	r3, [r7, #4]
 8009f8a:	e002      	b.n	8009f92 <enq_lock+0x12>
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	3301      	adds	r3, #1
 8009f90:	607b      	str	r3, [r7, #4]
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	2b01      	cmp	r3, #1
 8009f96:	d806      	bhi.n	8009fa6 <enq_lock+0x26>
 8009f98:	4a09      	ldr	r2, [pc, #36]	; (8009fc0 <enq_lock+0x40>)
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	011b      	lsls	r3, r3, #4
 8009f9e:	4413      	add	r3, r2
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d1f2      	bne.n	8009f8c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2b02      	cmp	r3, #2
 8009faa:	bf14      	ite	ne
 8009fac:	2301      	movne	r3, #1
 8009fae:	2300      	moveq	r3, #0
 8009fb0:	b2db      	uxtb	r3, r3
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	370c      	adds	r7, #12
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbc:	4770      	bx	lr
 8009fbe:	bf00      	nop
 8009fc0:	20000bc0 	.word	0x20000bc0

08009fc4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009fc4:	b480      	push	{r7}
 8009fc6:	b085      	sub	sp, #20
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
 8009fcc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009fce:	2300      	movs	r3, #0
 8009fd0:	60fb      	str	r3, [r7, #12]
 8009fd2:	e01f      	b.n	800a014 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8009fd4:	4a41      	ldr	r2, [pc, #260]	; (800a0dc <inc_lock+0x118>)
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	011b      	lsls	r3, r3, #4
 8009fda:	4413      	add	r3, r2
 8009fdc:	681a      	ldr	r2, [r3, #0]
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	429a      	cmp	r2, r3
 8009fe4:	d113      	bne.n	800a00e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8009fe6:	4a3d      	ldr	r2, [pc, #244]	; (800a0dc <inc_lock+0x118>)
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	011b      	lsls	r3, r3, #4
 8009fec:	4413      	add	r3, r2
 8009fee:	3304      	adds	r3, #4
 8009ff0:	681a      	ldr	r2, [r3, #0]
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8009ff6:	429a      	cmp	r2, r3
 8009ff8:	d109      	bne.n	800a00e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8009ffa:	4a38      	ldr	r2, [pc, #224]	; (800a0dc <inc_lock+0x118>)
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	011b      	lsls	r3, r3, #4
 800a000:	4413      	add	r3, r2
 800a002:	3308      	adds	r3, #8
 800a004:	681a      	ldr	r2, [r3, #0]
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800a00a:	429a      	cmp	r2, r3
 800a00c:	d006      	beq.n	800a01c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	3301      	adds	r3, #1
 800a012:	60fb      	str	r3, [r7, #12]
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	2b01      	cmp	r3, #1
 800a018:	d9dc      	bls.n	8009fd4 <inc_lock+0x10>
 800a01a:	e000      	b.n	800a01e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800a01c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	2b02      	cmp	r3, #2
 800a022:	d132      	bne.n	800a08a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a024:	2300      	movs	r3, #0
 800a026:	60fb      	str	r3, [r7, #12]
 800a028:	e002      	b.n	800a030 <inc_lock+0x6c>
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	3301      	adds	r3, #1
 800a02e:	60fb      	str	r3, [r7, #12]
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2b01      	cmp	r3, #1
 800a034:	d806      	bhi.n	800a044 <inc_lock+0x80>
 800a036:	4a29      	ldr	r2, [pc, #164]	; (800a0dc <inc_lock+0x118>)
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	011b      	lsls	r3, r3, #4
 800a03c:	4413      	add	r3, r2
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	2b00      	cmp	r3, #0
 800a042:	d1f2      	bne.n	800a02a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	2b02      	cmp	r3, #2
 800a048:	d101      	bne.n	800a04e <inc_lock+0x8a>
 800a04a:	2300      	movs	r3, #0
 800a04c:	e040      	b.n	800a0d0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681a      	ldr	r2, [r3, #0]
 800a052:	4922      	ldr	r1, [pc, #136]	; (800a0dc <inc_lock+0x118>)
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	011b      	lsls	r3, r3, #4
 800a058:	440b      	add	r3, r1
 800a05a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	689a      	ldr	r2, [r3, #8]
 800a060:	491e      	ldr	r1, [pc, #120]	; (800a0dc <inc_lock+0x118>)
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	011b      	lsls	r3, r3, #4
 800a066:	440b      	add	r3, r1
 800a068:	3304      	adds	r3, #4
 800a06a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	695a      	ldr	r2, [r3, #20]
 800a070:	491a      	ldr	r1, [pc, #104]	; (800a0dc <inc_lock+0x118>)
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	011b      	lsls	r3, r3, #4
 800a076:	440b      	add	r3, r1
 800a078:	3308      	adds	r3, #8
 800a07a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800a07c:	4a17      	ldr	r2, [pc, #92]	; (800a0dc <inc_lock+0x118>)
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	011b      	lsls	r3, r3, #4
 800a082:	4413      	add	r3, r2
 800a084:	330c      	adds	r3, #12
 800a086:	2200      	movs	r2, #0
 800a088:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800a08a:	683b      	ldr	r3, [r7, #0]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d009      	beq.n	800a0a4 <inc_lock+0xe0>
 800a090:	4a12      	ldr	r2, [pc, #72]	; (800a0dc <inc_lock+0x118>)
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	011b      	lsls	r3, r3, #4
 800a096:	4413      	add	r3, r2
 800a098:	330c      	adds	r3, #12
 800a09a:	881b      	ldrh	r3, [r3, #0]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d001      	beq.n	800a0a4 <inc_lock+0xe0>
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	e015      	b.n	800a0d0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d108      	bne.n	800a0bc <inc_lock+0xf8>
 800a0aa:	4a0c      	ldr	r2, [pc, #48]	; (800a0dc <inc_lock+0x118>)
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	011b      	lsls	r3, r3, #4
 800a0b0:	4413      	add	r3, r2
 800a0b2:	330c      	adds	r3, #12
 800a0b4:	881b      	ldrh	r3, [r3, #0]
 800a0b6:	3301      	adds	r3, #1
 800a0b8:	b29a      	uxth	r2, r3
 800a0ba:	e001      	b.n	800a0c0 <inc_lock+0xfc>
 800a0bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a0c0:	4906      	ldr	r1, [pc, #24]	; (800a0dc <inc_lock+0x118>)
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	011b      	lsls	r3, r3, #4
 800a0c6:	440b      	add	r3, r1
 800a0c8:	330c      	adds	r3, #12
 800a0ca:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	3301      	adds	r3, #1
}
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	3714      	adds	r7, #20
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0da:	4770      	bx	lr
 800a0dc:	20000bc0 	.word	0x20000bc0

0800a0e0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800a0e0:	b480      	push	{r7}
 800a0e2:	b085      	sub	sp, #20
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	60fb      	str	r3, [r7, #12]
 800a0ec:	e010      	b.n	800a110 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800a0ee:	4a0d      	ldr	r2, [pc, #52]	; (800a124 <clear_lock+0x44>)
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	011b      	lsls	r3, r3, #4
 800a0f4:	4413      	add	r3, r2
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	687a      	ldr	r2, [r7, #4]
 800a0fa:	429a      	cmp	r2, r3
 800a0fc:	d105      	bne.n	800a10a <clear_lock+0x2a>
 800a0fe:	4a09      	ldr	r2, [pc, #36]	; (800a124 <clear_lock+0x44>)
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	011b      	lsls	r3, r3, #4
 800a104:	4413      	add	r3, r2
 800a106:	2200      	movs	r2, #0
 800a108:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	3301      	adds	r3, #1
 800a10e:	60fb      	str	r3, [r7, #12]
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	2b01      	cmp	r3, #1
 800a114:	d9eb      	bls.n	800a0ee <clear_lock+0xe>
	}
}
 800a116:	bf00      	nop
 800a118:	bf00      	nop
 800a11a:	3714      	adds	r7, #20
 800a11c:	46bd      	mov	sp, r7
 800a11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a122:	4770      	bx	lr
 800a124:	20000bc0 	.word	0x20000bc0

0800a128 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b086      	sub	sp, #24
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800a130:	2300      	movs	r3, #0
 800a132:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	78db      	ldrb	r3, [r3, #3]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d034      	beq.n	800a1a6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a140:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	7858      	ldrb	r0, [r3, #1]
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800a14c:	2301      	movs	r3, #1
 800a14e:	697a      	ldr	r2, [r7, #20]
 800a150:	f7ff fd9a 	bl	8009c88 <disk_write>
 800a154:	4603      	mov	r3, r0
 800a156:	2b00      	cmp	r3, #0
 800a158:	d002      	beq.n	800a160 <sync_window+0x38>
			res = FR_DISK_ERR;
 800a15a:	2301      	movs	r3, #1
 800a15c:	73fb      	strb	r3, [r7, #15]
 800a15e:	e022      	b.n	800a1a6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2200      	movs	r2, #0
 800a164:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a16a:	697a      	ldr	r2, [r7, #20]
 800a16c:	1ad2      	subs	r2, r2, r3
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	69db      	ldr	r3, [r3, #28]
 800a172:	429a      	cmp	r2, r3
 800a174:	d217      	bcs.n	800a1a6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	789b      	ldrb	r3, [r3, #2]
 800a17a:	613b      	str	r3, [r7, #16]
 800a17c:	e010      	b.n	800a1a0 <sync_window+0x78>
					wsect += fs->fsize;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	69db      	ldr	r3, [r3, #28]
 800a182:	697a      	ldr	r2, [r7, #20]
 800a184:	4413      	add	r3, r2
 800a186:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	7858      	ldrb	r0, [r3, #1]
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800a192:	2301      	movs	r3, #1
 800a194:	697a      	ldr	r2, [r7, #20]
 800a196:	f7ff fd77 	bl	8009c88 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a19a:	693b      	ldr	r3, [r7, #16]
 800a19c:	3b01      	subs	r3, #1
 800a19e:	613b      	str	r3, [r7, #16]
 800a1a0:	693b      	ldr	r3, [r7, #16]
 800a1a2:	2b01      	cmp	r3, #1
 800a1a4:	d8eb      	bhi.n	800a17e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800a1a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1a8:	4618      	mov	r0, r3
 800a1aa:	3718      	adds	r7, #24
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	bd80      	pop	{r7, pc}

0800a1b0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b084      	sub	sp, #16
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
 800a1b8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1c2:	683a      	ldr	r2, [r7, #0]
 800a1c4:	429a      	cmp	r2, r3
 800a1c6:	d01b      	beq.n	800a200 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800a1c8:	6878      	ldr	r0, [r7, #4]
 800a1ca:	f7ff ffad 	bl	800a128 <sync_window>
 800a1ce:	4603      	mov	r3, r0
 800a1d0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800a1d2:	7bfb      	ldrb	r3, [r7, #15]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d113      	bne.n	800a200 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	7858      	ldrb	r0, [r3, #1]
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800a1e2:	2301      	movs	r3, #1
 800a1e4:	683a      	ldr	r2, [r7, #0]
 800a1e6:	f7ff fd2f 	bl	8009c48 <disk_read>
 800a1ea:	4603      	mov	r3, r0
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d004      	beq.n	800a1fa <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800a1f0:	f04f 33ff 	mov.w	r3, #4294967295
 800a1f4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800a1f6:	2301      	movs	r3, #1
 800a1f8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	683a      	ldr	r2, [r7, #0]
 800a1fe:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800a200:	7bfb      	ldrb	r3, [r7, #15]
}
 800a202:	4618      	mov	r0, r3
 800a204:	3710      	adds	r7, #16
 800a206:	46bd      	mov	sp, r7
 800a208:	bd80      	pop	{r7, pc}

0800a20a <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800a20a:	b480      	push	{r7}
 800a20c:	b083      	sub	sp, #12
 800a20e:	af00      	add	r7, sp, #0
 800a210:	6078      	str	r0, [r7, #4]
 800a212:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	3b02      	subs	r3, #2
 800a218:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	699b      	ldr	r3, [r3, #24]
 800a21e:	3b02      	subs	r3, #2
 800a220:	683a      	ldr	r2, [r7, #0]
 800a222:	429a      	cmp	r2, r3
 800a224:	d301      	bcc.n	800a22a <clust2sect+0x20>
 800a226:	2300      	movs	r3, #0
 800a228:	e008      	b.n	800a23c <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	895b      	ldrh	r3, [r3, #10]
 800a22e:	461a      	mov	r2, r3
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	fb03 f202 	mul.w	r2, r3, r2
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a23a:	4413      	add	r3, r2
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	370c      	adds	r7, #12
 800a240:	46bd      	mov	sp, r7
 800a242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a246:	4770      	bx	lr

0800a248 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b086      	sub	sp, #24
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
 800a250:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	2b01      	cmp	r3, #1
 800a25c:	d904      	bls.n	800a268 <get_fat+0x20>
 800a25e:	693b      	ldr	r3, [r7, #16]
 800a260:	699b      	ldr	r3, [r3, #24]
 800a262:	683a      	ldr	r2, [r7, #0]
 800a264:	429a      	cmp	r2, r3
 800a266:	d302      	bcc.n	800a26e <get_fat+0x26>
		val = 1;	/* Internal error */
 800a268:	2301      	movs	r3, #1
 800a26a:	617b      	str	r3, [r7, #20]
 800a26c:	e08f      	b.n	800a38e <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800a26e:	f04f 33ff 	mov.w	r3, #4294967295
 800a272:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800a274:	693b      	ldr	r3, [r7, #16]
 800a276:	781b      	ldrb	r3, [r3, #0]
 800a278:	2b03      	cmp	r3, #3
 800a27a:	d062      	beq.n	800a342 <get_fat+0xfa>
 800a27c:	2b03      	cmp	r3, #3
 800a27e:	dc7c      	bgt.n	800a37a <get_fat+0x132>
 800a280:	2b01      	cmp	r3, #1
 800a282:	d002      	beq.n	800a28a <get_fat+0x42>
 800a284:	2b02      	cmp	r3, #2
 800a286:	d042      	beq.n	800a30e <get_fat+0xc6>
 800a288:	e077      	b.n	800a37a <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	60fb      	str	r3, [r7, #12]
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	085b      	lsrs	r3, r3, #1
 800a292:	68fa      	ldr	r2, [r7, #12]
 800a294:	4413      	add	r3, r2
 800a296:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	0a5b      	lsrs	r3, r3, #9
 800a2a0:	4413      	add	r3, r2
 800a2a2:	4619      	mov	r1, r3
 800a2a4:	6938      	ldr	r0, [r7, #16]
 800a2a6:	f7ff ff83 	bl	800a1b0 <move_window>
 800a2aa:	4603      	mov	r3, r0
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d167      	bne.n	800a380 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	1c5a      	adds	r2, r3, #1
 800a2b4:	60fa      	str	r2, [r7, #12]
 800a2b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a2ba:	693a      	ldr	r2, [r7, #16]
 800a2bc:	4413      	add	r3, r2
 800a2be:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a2c2:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a2c4:	693b      	ldr	r3, [r7, #16]
 800a2c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	0a5b      	lsrs	r3, r3, #9
 800a2cc:	4413      	add	r3, r2
 800a2ce:	4619      	mov	r1, r3
 800a2d0:	6938      	ldr	r0, [r7, #16]
 800a2d2:	f7ff ff6d 	bl	800a1b0 <move_window>
 800a2d6:	4603      	mov	r3, r0
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d153      	bne.n	800a384 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a2e2:	693a      	ldr	r2, [r7, #16]
 800a2e4:	4413      	add	r3, r2
 800a2e6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a2ea:	021b      	lsls	r3, r3, #8
 800a2ec:	461a      	mov	r2, r3
 800a2ee:	68bb      	ldr	r3, [r7, #8]
 800a2f0:	4313      	orrs	r3, r2
 800a2f2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800a2f4:	683b      	ldr	r3, [r7, #0]
 800a2f6:	f003 0301 	and.w	r3, r3, #1
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d002      	beq.n	800a304 <get_fat+0xbc>
 800a2fe:	68bb      	ldr	r3, [r7, #8]
 800a300:	091b      	lsrs	r3, r3, #4
 800a302:	e002      	b.n	800a30a <get_fat+0xc2>
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a30a:	617b      	str	r3, [r7, #20]
			break;
 800a30c:	e03f      	b.n	800a38e <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a30e:	693b      	ldr	r3, [r7, #16]
 800a310:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	0a1b      	lsrs	r3, r3, #8
 800a316:	4413      	add	r3, r2
 800a318:	4619      	mov	r1, r3
 800a31a:	6938      	ldr	r0, [r7, #16]
 800a31c:	f7ff ff48 	bl	800a1b0 <move_window>
 800a320:	4603      	mov	r3, r0
 800a322:	2b00      	cmp	r3, #0
 800a324:	d130      	bne.n	800a388 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800a326:	693b      	ldr	r3, [r7, #16]
 800a328:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	005b      	lsls	r3, r3, #1
 800a330:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800a334:	4413      	add	r3, r2
 800a336:	4618      	mov	r0, r3
 800a338:	f7ff fcc6 	bl	8009cc8 <ld_word>
 800a33c:	4603      	mov	r3, r0
 800a33e:	617b      	str	r3, [r7, #20]
			break;
 800a340:	e025      	b.n	800a38e <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a342:	693b      	ldr	r3, [r7, #16]
 800a344:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	09db      	lsrs	r3, r3, #7
 800a34a:	4413      	add	r3, r2
 800a34c:	4619      	mov	r1, r3
 800a34e:	6938      	ldr	r0, [r7, #16]
 800a350:	f7ff ff2e 	bl	800a1b0 <move_window>
 800a354:	4603      	mov	r3, r0
 800a356:	2b00      	cmp	r3, #0
 800a358:	d118      	bne.n	800a38c <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800a35a:	693b      	ldr	r3, [r7, #16]
 800a35c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	009b      	lsls	r3, r3, #2
 800a364:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800a368:	4413      	add	r3, r2
 800a36a:	4618      	mov	r0, r3
 800a36c:	f7ff fcc4 	bl	8009cf8 <ld_dword>
 800a370:	4603      	mov	r3, r0
 800a372:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a376:	617b      	str	r3, [r7, #20]
			break;
 800a378:	e009      	b.n	800a38e <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800a37a:	2301      	movs	r3, #1
 800a37c:	617b      	str	r3, [r7, #20]
 800a37e:	e006      	b.n	800a38e <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a380:	bf00      	nop
 800a382:	e004      	b.n	800a38e <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a384:	bf00      	nop
 800a386:	e002      	b.n	800a38e <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a388:	bf00      	nop
 800a38a:	e000      	b.n	800a38e <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a38c:	bf00      	nop
		}
	}

	return val;
 800a38e:	697b      	ldr	r3, [r7, #20]
}
 800a390:	4618      	mov	r0, r3
 800a392:	3718      	adds	r7, #24
 800a394:	46bd      	mov	sp, r7
 800a396:	bd80      	pop	{r7, pc}

0800a398 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800a398:	b590      	push	{r4, r7, lr}
 800a39a:	b089      	sub	sp, #36	; 0x24
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	60f8      	str	r0, [r7, #12]
 800a3a0:	60b9      	str	r1, [r7, #8]
 800a3a2:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800a3a4:	2302      	movs	r3, #2
 800a3a6:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800a3a8:	68bb      	ldr	r3, [r7, #8]
 800a3aa:	2b01      	cmp	r3, #1
 800a3ac:	f240 80d9 	bls.w	800a562 <put_fat+0x1ca>
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	699b      	ldr	r3, [r3, #24]
 800a3b4:	68ba      	ldr	r2, [r7, #8]
 800a3b6:	429a      	cmp	r2, r3
 800a3b8:	f080 80d3 	bcs.w	800a562 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	781b      	ldrb	r3, [r3, #0]
 800a3c0:	2b03      	cmp	r3, #3
 800a3c2:	f000 8096 	beq.w	800a4f2 <put_fat+0x15a>
 800a3c6:	2b03      	cmp	r3, #3
 800a3c8:	f300 80cb 	bgt.w	800a562 <put_fat+0x1ca>
 800a3cc:	2b01      	cmp	r3, #1
 800a3ce:	d002      	beq.n	800a3d6 <put_fat+0x3e>
 800a3d0:	2b02      	cmp	r3, #2
 800a3d2:	d06e      	beq.n	800a4b2 <put_fat+0x11a>
 800a3d4:	e0c5      	b.n	800a562 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800a3d6:	68bb      	ldr	r3, [r7, #8]
 800a3d8:	61bb      	str	r3, [r7, #24]
 800a3da:	69bb      	ldr	r3, [r7, #24]
 800a3dc:	085b      	lsrs	r3, r3, #1
 800a3de:	69ba      	ldr	r2, [r7, #24]
 800a3e0:	4413      	add	r3, r2
 800a3e2:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a3e8:	69bb      	ldr	r3, [r7, #24]
 800a3ea:	0a5b      	lsrs	r3, r3, #9
 800a3ec:	4413      	add	r3, r2
 800a3ee:	4619      	mov	r1, r3
 800a3f0:	68f8      	ldr	r0, [r7, #12]
 800a3f2:	f7ff fedd 	bl	800a1b0 <move_window>
 800a3f6:	4603      	mov	r3, r0
 800a3f8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a3fa:	7ffb      	ldrb	r3, [r7, #31]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	f040 80a9 	bne.w	800a554 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a408:	69bb      	ldr	r3, [r7, #24]
 800a40a:	1c59      	adds	r1, r3, #1
 800a40c:	61b9      	str	r1, [r7, #24]
 800a40e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a412:	4413      	add	r3, r2
 800a414:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800a416:	68bb      	ldr	r3, [r7, #8]
 800a418:	f003 0301 	and.w	r3, r3, #1
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d00d      	beq.n	800a43c <put_fat+0xa4>
 800a420:	697b      	ldr	r3, [r7, #20]
 800a422:	781b      	ldrb	r3, [r3, #0]
 800a424:	b25b      	sxtb	r3, r3
 800a426:	f003 030f 	and.w	r3, r3, #15
 800a42a:	b25a      	sxtb	r2, r3
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	b2db      	uxtb	r3, r3
 800a430:	011b      	lsls	r3, r3, #4
 800a432:	b25b      	sxtb	r3, r3
 800a434:	4313      	orrs	r3, r2
 800a436:	b25b      	sxtb	r3, r3
 800a438:	b2db      	uxtb	r3, r3
 800a43a:	e001      	b.n	800a440 <put_fat+0xa8>
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	b2db      	uxtb	r3, r3
 800a440:	697a      	ldr	r2, [r7, #20]
 800a442:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	2201      	movs	r2, #1
 800a448:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a44e:	69bb      	ldr	r3, [r7, #24]
 800a450:	0a5b      	lsrs	r3, r3, #9
 800a452:	4413      	add	r3, r2
 800a454:	4619      	mov	r1, r3
 800a456:	68f8      	ldr	r0, [r7, #12]
 800a458:	f7ff feaa 	bl	800a1b0 <move_window>
 800a45c:	4603      	mov	r3, r0
 800a45e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a460:	7ffb      	ldrb	r3, [r7, #31]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d178      	bne.n	800a558 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a46c:	69bb      	ldr	r3, [r7, #24]
 800a46e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a472:	4413      	add	r3, r2
 800a474:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	f003 0301 	and.w	r3, r3, #1
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d003      	beq.n	800a488 <put_fat+0xf0>
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	091b      	lsrs	r3, r3, #4
 800a484:	b2db      	uxtb	r3, r3
 800a486:	e00e      	b.n	800a4a6 <put_fat+0x10e>
 800a488:	697b      	ldr	r3, [r7, #20]
 800a48a:	781b      	ldrb	r3, [r3, #0]
 800a48c:	b25b      	sxtb	r3, r3
 800a48e:	f023 030f 	bic.w	r3, r3, #15
 800a492:	b25a      	sxtb	r2, r3
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	0a1b      	lsrs	r3, r3, #8
 800a498:	b25b      	sxtb	r3, r3
 800a49a:	f003 030f 	and.w	r3, r3, #15
 800a49e:	b25b      	sxtb	r3, r3
 800a4a0:	4313      	orrs	r3, r2
 800a4a2:	b25b      	sxtb	r3, r3
 800a4a4:	b2db      	uxtb	r3, r3
 800a4a6:	697a      	ldr	r2, [r7, #20]
 800a4a8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	2201      	movs	r2, #1
 800a4ae:	70da      	strb	r2, [r3, #3]
			break;
 800a4b0:	e057      	b.n	800a562 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a4b6:	68bb      	ldr	r3, [r7, #8]
 800a4b8:	0a1b      	lsrs	r3, r3, #8
 800a4ba:	4413      	add	r3, r2
 800a4bc:	4619      	mov	r1, r3
 800a4be:	68f8      	ldr	r0, [r7, #12]
 800a4c0:	f7ff fe76 	bl	800a1b0 <move_window>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a4c8:	7ffb      	ldrb	r3, [r7, #31]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d146      	bne.n	800a55c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a4d4:	68bb      	ldr	r3, [r7, #8]
 800a4d6:	005b      	lsls	r3, r3, #1
 800a4d8:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800a4dc:	4413      	add	r3, r2
 800a4de:	687a      	ldr	r2, [r7, #4]
 800a4e0:	b292      	uxth	r2, r2
 800a4e2:	4611      	mov	r1, r2
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	f7ff fc2a 	bl	8009d3e <st_word>
			fs->wflag = 1;
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	2201      	movs	r2, #1
 800a4ee:	70da      	strb	r2, [r3, #3]
			break;
 800a4f0:	e037      	b.n	800a562 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a4f6:	68bb      	ldr	r3, [r7, #8]
 800a4f8:	09db      	lsrs	r3, r3, #7
 800a4fa:	4413      	add	r3, r2
 800a4fc:	4619      	mov	r1, r3
 800a4fe:	68f8      	ldr	r0, [r7, #12]
 800a500:	f7ff fe56 	bl	800a1b0 <move_window>
 800a504:	4603      	mov	r3, r0
 800a506:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a508:	7ffb      	ldrb	r3, [r7, #31]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d128      	bne.n	800a560 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a51a:	68bb      	ldr	r3, [r7, #8]
 800a51c:	009b      	lsls	r3, r3, #2
 800a51e:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800a522:	4413      	add	r3, r2
 800a524:	4618      	mov	r0, r3
 800a526:	f7ff fbe7 	bl	8009cf8 <ld_dword>
 800a52a:	4603      	mov	r3, r0
 800a52c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800a530:	4323      	orrs	r3, r4
 800a532:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a53a:	68bb      	ldr	r3, [r7, #8]
 800a53c:	009b      	lsls	r3, r3, #2
 800a53e:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800a542:	4413      	add	r3, r2
 800a544:	6879      	ldr	r1, [r7, #4]
 800a546:	4618      	mov	r0, r3
 800a548:	f7ff fc14 	bl	8009d74 <st_dword>
			fs->wflag = 1;
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	2201      	movs	r2, #1
 800a550:	70da      	strb	r2, [r3, #3]
			break;
 800a552:	e006      	b.n	800a562 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800a554:	bf00      	nop
 800a556:	e004      	b.n	800a562 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800a558:	bf00      	nop
 800a55a:	e002      	b.n	800a562 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800a55c:	bf00      	nop
 800a55e:	e000      	b.n	800a562 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800a560:	bf00      	nop
		}
	}
	return res;
 800a562:	7ffb      	ldrb	r3, [r7, #31]
}
 800a564:	4618      	mov	r0, r3
 800a566:	3724      	adds	r7, #36	; 0x24
 800a568:	46bd      	mov	sp, r7
 800a56a:	bd90      	pop	{r4, r7, pc}

0800a56c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b088      	sub	sp, #32
 800a570:	af00      	add	r7, sp, #0
 800a572:	60f8      	str	r0, [r7, #12]
 800a574:	60b9      	str	r1, [r7, #8]
 800a576:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800a578:	2300      	movs	r3, #0
 800a57a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800a582:	68bb      	ldr	r3, [r7, #8]
 800a584:	2b01      	cmp	r3, #1
 800a586:	d904      	bls.n	800a592 <remove_chain+0x26>
 800a588:	69bb      	ldr	r3, [r7, #24]
 800a58a:	699b      	ldr	r3, [r3, #24]
 800a58c:	68ba      	ldr	r2, [r7, #8]
 800a58e:	429a      	cmp	r2, r3
 800a590:	d301      	bcc.n	800a596 <remove_chain+0x2a>
 800a592:	2302      	movs	r3, #2
 800a594:	e04b      	b.n	800a62e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d00c      	beq.n	800a5b6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800a59c:	f04f 32ff 	mov.w	r2, #4294967295
 800a5a0:	6879      	ldr	r1, [r7, #4]
 800a5a2:	69b8      	ldr	r0, [r7, #24]
 800a5a4:	f7ff fef8 	bl	800a398 <put_fat>
 800a5a8:	4603      	mov	r3, r0
 800a5aa:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800a5ac:	7ffb      	ldrb	r3, [r7, #31]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d001      	beq.n	800a5b6 <remove_chain+0x4a>
 800a5b2:	7ffb      	ldrb	r3, [r7, #31]
 800a5b4:	e03b      	b.n	800a62e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800a5b6:	68b9      	ldr	r1, [r7, #8]
 800a5b8:	68f8      	ldr	r0, [r7, #12]
 800a5ba:	f7ff fe45 	bl	800a248 <get_fat>
 800a5be:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800a5c0:	697b      	ldr	r3, [r7, #20]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d031      	beq.n	800a62a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800a5c6:	697b      	ldr	r3, [r7, #20]
 800a5c8:	2b01      	cmp	r3, #1
 800a5ca:	d101      	bne.n	800a5d0 <remove_chain+0x64>
 800a5cc:	2302      	movs	r3, #2
 800a5ce:	e02e      	b.n	800a62e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800a5d0:	697b      	ldr	r3, [r7, #20]
 800a5d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5d6:	d101      	bne.n	800a5dc <remove_chain+0x70>
 800a5d8:	2301      	movs	r3, #1
 800a5da:	e028      	b.n	800a62e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800a5dc:	2200      	movs	r2, #0
 800a5de:	68b9      	ldr	r1, [r7, #8]
 800a5e0:	69b8      	ldr	r0, [r7, #24]
 800a5e2:	f7ff fed9 	bl	800a398 <put_fat>
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800a5ea:	7ffb      	ldrb	r3, [r7, #31]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d001      	beq.n	800a5f4 <remove_chain+0x88>
 800a5f0:	7ffb      	ldrb	r3, [r7, #31]
 800a5f2:	e01c      	b.n	800a62e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800a5f4:	69bb      	ldr	r3, [r7, #24]
 800a5f6:	695a      	ldr	r2, [r3, #20]
 800a5f8:	69bb      	ldr	r3, [r7, #24]
 800a5fa:	699b      	ldr	r3, [r3, #24]
 800a5fc:	3b02      	subs	r3, #2
 800a5fe:	429a      	cmp	r2, r3
 800a600:	d20b      	bcs.n	800a61a <remove_chain+0xae>
			fs->free_clst++;
 800a602:	69bb      	ldr	r3, [r7, #24]
 800a604:	695b      	ldr	r3, [r3, #20]
 800a606:	1c5a      	adds	r2, r3, #1
 800a608:	69bb      	ldr	r3, [r7, #24]
 800a60a:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800a60c:	69bb      	ldr	r3, [r7, #24]
 800a60e:	791b      	ldrb	r3, [r3, #4]
 800a610:	f043 0301 	orr.w	r3, r3, #1
 800a614:	b2da      	uxtb	r2, r3
 800a616:	69bb      	ldr	r3, [r7, #24]
 800a618:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800a61a:	697b      	ldr	r3, [r7, #20]
 800a61c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800a61e:	69bb      	ldr	r3, [r7, #24]
 800a620:	699b      	ldr	r3, [r3, #24]
 800a622:	68ba      	ldr	r2, [r7, #8]
 800a624:	429a      	cmp	r2, r3
 800a626:	d3c6      	bcc.n	800a5b6 <remove_chain+0x4a>
 800a628:	e000      	b.n	800a62c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800a62a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800a62c:	2300      	movs	r3, #0
}
 800a62e:	4618      	mov	r0, r3
 800a630:	3720      	adds	r7, #32
 800a632:	46bd      	mov	sp, r7
 800a634:	bd80      	pop	{r7, pc}

0800a636 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800a636:	b580      	push	{r7, lr}
 800a638:	b088      	sub	sp, #32
 800a63a:	af00      	add	r7, sp, #0
 800a63c:	6078      	str	r0, [r7, #4]
 800a63e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800a646:	683b      	ldr	r3, [r7, #0]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d10d      	bne.n	800a668 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800a64c:	693b      	ldr	r3, [r7, #16]
 800a64e:	691b      	ldr	r3, [r3, #16]
 800a650:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800a652:	69bb      	ldr	r3, [r7, #24]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d004      	beq.n	800a662 <create_chain+0x2c>
 800a658:	693b      	ldr	r3, [r7, #16]
 800a65a:	699b      	ldr	r3, [r3, #24]
 800a65c:	69ba      	ldr	r2, [r7, #24]
 800a65e:	429a      	cmp	r2, r3
 800a660:	d31b      	bcc.n	800a69a <create_chain+0x64>
 800a662:	2301      	movs	r3, #1
 800a664:	61bb      	str	r3, [r7, #24]
 800a666:	e018      	b.n	800a69a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800a668:	6839      	ldr	r1, [r7, #0]
 800a66a:	6878      	ldr	r0, [r7, #4]
 800a66c:	f7ff fdec 	bl	800a248 <get_fat>
 800a670:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	2b01      	cmp	r3, #1
 800a676:	d801      	bhi.n	800a67c <create_chain+0x46>
 800a678:	2301      	movs	r3, #1
 800a67a:	e070      	b.n	800a75e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a682:	d101      	bne.n	800a688 <create_chain+0x52>
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	e06a      	b.n	800a75e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800a688:	693b      	ldr	r3, [r7, #16]
 800a68a:	699b      	ldr	r3, [r3, #24]
 800a68c:	68fa      	ldr	r2, [r7, #12]
 800a68e:	429a      	cmp	r2, r3
 800a690:	d201      	bcs.n	800a696 <create_chain+0x60>
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	e063      	b.n	800a75e <create_chain+0x128>
		scl = clst;
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800a69a:	69bb      	ldr	r3, [r7, #24]
 800a69c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800a69e:	69fb      	ldr	r3, [r7, #28]
 800a6a0:	3301      	adds	r3, #1
 800a6a2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800a6a4:	693b      	ldr	r3, [r7, #16]
 800a6a6:	699b      	ldr	r3, [r3, #24]
 800a6a8:	69fa      	ldr	r2, [r7, #28]
 800a6aa:	429a      	cmp	r2, r3
 800a6ac:	d307      	bcc.n	800a6be <create_chain+0x88>
				ncl = 2;
 800a6ae:	2302      	movs	r3, #2
 800a6b0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800a6b2:	69fa      	ldr	r2, [r7, #28]
 800a6b4:	69bb      	ldr	r3, [r7, #24]
 800a6b6:	429a      	cmp	r2, r3
 800a6b8:	d901      	bls.n	800a6be <create_chain+0x88>
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	e04f      	b.n	800a75e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800a6be:	69f9      	ldr	r1, [r7, #28]
 800a6c0:	6878      	ldr	r0, [r7, #4]
 800a6c2:	f7ff fdc1 	bl	800a248 <get_fat>
 800a6c6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d00e      	beq.n	800a6ec <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	2b01      	cmp	r3, #1
 800a6d2:	d003      	beq.n	800a6dc <create_chain+0xa6>
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6da:	d101      	bne.n	800a6e0 <create_chain+0xaa>
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	e03e      	b.n	800a75e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800a6e0:	69fa      	ldr	r2, [r7, #28]
 800a6e2:	69bb      	ldr	r3, [r7, #24]
 800a6e4:	429a      	cmp	r2, r3
 800a6e6:	d1da      	bne.n	800a69e <create_chain+0x68>
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	e038      	b.n	800a75e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800a6ec:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800a6ee:	f04f 32ff 	mov.w	r2, #4294967295
 800a6f2:	69f9      	ldr	r1, [r7, #28]
 800a6f4:	6938      	ldr	r0, [r7, #16]
 800a6f6:	f7ff fe4f 	bl	800a398 <put_fat>
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800a6fe:	7dfb      	ldrb	r3, [r7, #23]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d109      	bne.n	800a718 <create_chain+0xe2>
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d006      	beq.n	800a718 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800a70a:	69fa      	ldr	r2, [r7, #28]
 800a70c:	6839      	ldr	r1, [r7, #0]
 800a70e:	6938      	ldr	r0, [r7, #16]
 800a710:	f7ff fe42 	bl	800a398 <put_fat>
 800a714:	4603      	mov	r3, r0
 800a716:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800a718:	7dfb      	ldrb	r3, [r7, #23]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d116      	bne.n	800a74c <create_chain+0x116>
		fs->last_clst = ncl;
 800a71e:	693b      	ldr	r3, [r7, #16]
 800a720:	69fa      	ldr	r2, [r7, #28]
 800a722:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800a724:	693b      	ldr	r3, [r7, #16]
 800a726:	695a      	ldr	r2, [r3, #20]
 800a728:	693b      	ldr	r3, [r7, #16]
 800a72a:	699b      	ldr	r3, [r3, #24]
 800a72c:	3b02      	subs	r3, #2
 800a72e:	429a      	cmp	r2, r3
 800a730:	d804      	bhi.n	800a73c <create_chain+0x106>
 800a732:	693b      	ldr	r3, [r7, #16]
 800a734:	695b      	ldr	r3, [r3, #20]
 800a736:	1e5a      	subs	r2, r3, #1
 800a738:	693b      	ldr	r3, [r7, #16]
 800a73a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800a73c:	693b      	ldr	r3, [r7, #16]
 800a73e:	791b      	ldrb	r3, [r3, #4]
 800a740:	f043 0301 	orr.w	r3, r3, #1
 800a744:	b2da      	uxtb	r2, r3
 800a746:	693b      	ldr	r3, [r7, #16]
 800a748:	711a      	strb	r2, [r3, #4]
 800a74a:	e007      	b.n	800a75c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800a74c:	7dfb      	ldrb	r3, [r7, #23]
 800a74e:	2b01      	cmp	r3, #1
 800a750:	d102      	bne.n	800a758 <create_chain+0x122>
 800a752:	f04f 33ff 	mov.w	r3, #4294967295
 800a756:	e000      	b.n	800a75a <create_chain+0x124>
 800a758:	2301      	movs	r3, #1
 800a75a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800a75c:	69fb      	ldr	r3, [r7, #28]
}
 800a75e:	4618      	mov	r0, r3
 800a760:	3720      	adds	r7, #32
 800a762:	46bd      	mov	sp, r7
 800a764:	bd80      	pop	{r7, pc}

0800a766 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800a766:	b480      	push	{r7}
 800a768:	b087      	sub	sp, #28
 800a76a:	af00      	add	r7, sp, #0
 800a76c:	6078      	str	r0, [r7, #4]
 800a76e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a77a:	3304      	adds	r3, #4
 800a77c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	0a5b      	lsrs	r3, r3, #9
 800a782:	68fa      	ldr	r2, [r7, #12]
 800a784:	8952      	ldrh	r2, [r2, #10]
 800a786:	fbb3 f3f2 	udiv	r3, r3, r2
 800a78a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a78c:	693b      	ldr	r3, [r7, #16]
 800a78e:	1d1a      	adds	r2, r3, #4
 800a790:	613a      	str	r2, [r7, #16]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800a796:	68bb      	ldr	r3, [r7, #8]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d101      	bne.n	800a7a0 <clmt_clust+0x3a>
 800a79c:	2300      	movs	r3, #0
 800a79e:	e010      	b.n	800a7c2 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800a7a0:	697a      	ldr	r2, [r7, #20]
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	429a      	cmp	r2, r3
 800a7a6:	d307      	bcc.n	800a7b8 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800a7a8:	697a      	ldr	r2, [r7, #20]
 800a7aa:	68bb      	ldr	r3, [r7, #8]
 800a7ac:	1ad3      	subs	r3, r2, r3
 800a7ae:	617b      	str	r3, [r7, #20]
 800a7b0:	693b      	ldr	r3, [r7, #16]
 800a7b2:	3304      	adds	r3, #4
 800a7b4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a7b6:	e7e9      	b.n	800a78c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800a7b8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800a7ba:	693b      	ldr	r3, [r7, #16]
 800a7bc:	681a      	ldr	r2, [r3, #0]
 800a7be:	697b      	ldr	r3, [r7, #20]
 800a7c0:	4413      	add	r3, r2
}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	371c      	adds	r7, #28
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7cc:	4770      	bx	lr

0800a7ce <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800a7ce:	b580      	push	{r7, lr}
 800a7d0:	b086      	sub	sp, #24
 800a7d2:	af00      	add	r7, sp, #0
 800a7d4:	6078      	str	r0, [r7, #4]
 800a7d6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a7e4:	d204      	bcs.n	800a7f0 <dir_sdi+0x22>
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	f003 031f 	and.w	r3, r3, #31
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d001      	beq.n	800a7f4 <dir_sdi+0x26>
		return FR_INT_ERR;
 800a7f0:	2302      	movs	r3, #2
 800a7f2:	e063      	b.n	800a8bc <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	683a      	ldr	r2, [r7, #0]
 800a7f8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	689b      	ldr	r3, [r3, #8]
 800a7fe:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800a800:	697b      	ldr	r3, [r7, #20]
 800a802:	2b00      	cmp	r3, #0
 800a804:	d106      	bne.n	800a814 <dir_sdi+0x46>
 800a806:	693b      	ldr	r3, [r7, #16]
 800a808:	781b      	ldrb	r3, [r3, #0]
 800a80a:	2b02      	cmp	r3, #2
 800a80c:	d902      	bls.n	800a814 <dir_sdi+0x46>
		clst = fs->dirbase;
 800a80e:	693b      	ldr	r3, [r7, #16]
 800a810:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a812:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800a814:	697b      	ldr	r3, [r7, #20]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d10c      	bne.n	800a834 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	095b      	lsrs	r3, r3, #5
 800a81e:	693a      	ldr	r2, [r7, #16]
 800a820:	8912      	ldrh	r2, [r2, #8]
 800a822:	4293      	cmp	r3, r2
 800a824:	d301      	bcc.n	800a82a <dir_sdi+0x5c>
 800a826:	2302      	movs	r3, #2
 800a828:	e048      	b.n	800a8bc <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800a82a:	693b      	ldr	r3, [r7, #16]
 800a82c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	61da      	str	r2, [r3, #28]
 800a832:	e029      	b.n	800a888 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800a834:	693b      	ldr	r3, [r7, #16]
 800a836:	895b      	ldrh	r3, [r3, #10]
 800a838:	025b      	lsls	r3, r3, #9
 800a83a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a83c:	e019      	b.n	800a872 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	6979      	ldr	r1, [r7, #20]
 800a842:	4618      	mov	r0, r3
 800a844:	f7ff fd00 	bl	800a248 <get_fat>
 800a848:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a84a:	697b      	ldr	r3, [r7, #20]
 800a84c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a850:	d101      	bne.n	800a856 <dir_sdi+0x88>
 800a852:	2301      	movs	r3, #1
 800a854:	e032      	b.n	800a8bc <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800a856:	697b      	ldr	r3, [r7, #20]
 800a858:	2b01      	cmp	r3, #1
 800a85a:	d904      	bls.n	800a866 <dir_sdi+0x98>
 800a85c:	693b      	ldr	r3, [r7, #16]
 800a85e:	699b      	ldr	r3, [r3, #24]
 800a860:	697a      	ldr	r2, [r7, #20]
 800a862:	429a      	cmp	r2, r3
 800a864:	d301      	bcc.n	800a86a <dir_sdi+0x9c>
 800a866:	2302      	movs	r3, #2
 800a868:	e028      	b.n	800a8bc <dir_sdi+0xee>
			ofs -= csz;
 800a86a:	683a      	ldr	r2, [r7, #0]
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	1ad3      	subs	r3, r2, r3
 800a870:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a872:	683a      	ldr	r2, [r7, #0]
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	429a      	cmp	r2, r3
 800a878:	d2e1      	bcs.n	800a83e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800a87a:	6979      	ldr	r1, [r7, #20]
 800a87c:	6938      	ldr	r0, [r7, #16]
 800a87e:	f7ff fcc4 	bl	800a20a <clust2sect>
 800a882:	4602      	mov	r2, r0
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	697a      	ldr	r2, [r7, #20]
 800a88c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	69db      	ldr	r3, [r3, #28]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d101      	bne.n	800a89a <dir_sdi+0xcc>
 800a896:	2302      	movs	r3, #2
 800a898:	e010      	b.n	800a8bc <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	69da      	ldr	r2, [r3, #28]
 800a89e:	683b      	ldr	r3, [r7, #0]
 800a8a0:	0a5b      	lsrs	r3, r3, #9
 800a8a2:	441a      	add	r2, r3
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800a8a8:	693b      	ldr	r3, [r7, #16]
 800a8aa:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8b4:	441a      	add	r2, r3
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800a8ba:	2300      	movs	r3, #0
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	3718      	adds	r7, #24
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}

0800a8c4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b086      	sub	sp, #24
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
 800a8cc:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	695b      	ldr	r3, [r3, #20]
 800a8d8:	3320      	adds	r3, #32
 800a8da:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	69db      	ldr	r3, [r3, #28]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d003      	beq.n	800a8ec <dir_next+0x28>
 800a8e4:	68bb      	ldr	r3, [r7, #8]
 800a8e6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a8ea:	d301      	bcc.n	800a8f0 <dir_next+0x2c>
 800a8ec:	2304      	movs	r3, #4
 800a8ee:	e0aa      	b.n	800aa46 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800a8f0:	68bb      	ldr	r3, [r7, #8]
 800a8f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	f040 8098 	bne.w	800aa2c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	69db      	ldr	r3, [r3, #28]
 800a900:	1c5a      	adds	r2, r3, #1
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	699b      	ldr	r3, [r3, #24]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d10b      	bne.n	800a926 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	095b      	lsrs	r3, r3, #5
 800a912:	68fa      	ldr	r2, [r7, #12]
 800a914:	8912      	ldrh	r2, [r2, #8]
 800a916:	4293      	cmp	r3, r2
 800a918:	f0c0 8088 	bcc.w	800aa2c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2200      	movs	r2, #0
 800a920:	61da      	str	r2, [r3, #28]
 800a922:	2304      	movs	r3, #4
 800a924:	e08f      	b.n	800aa46 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800a926:	68bb      	ldr	r3, [r7, #8]
 800a928:	0a5b      	lsrs	r3, r3, #9
 800a92a:	68fa      	ldr	r2, [r7, #12]
 800a92c:	8952      	ldrh	r2, [r2, #10]
 800a92e:	3a01      	subs	r2, #1
 800a930:	4013      	ands	r3, r2
 800a932:	2b00      	cmp	r3, #0
 800a934:	d17a      	bne.n	800aa2c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800a936:	687a      	ldr	r2, [r7, #4]
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	699b      	ldr	r3, [r3, #24]
 800a93c:	4619      	mov	r1, r3
 800a93e:	4610      	mov	r0, r2
 800a940:	f7ff fc82 	bl	800a248 <get_fat>
 800a944:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800a946:	697b      	ldr	r3, [r7, #20]
 800a948:	2b01      	cmp	r3, #1
 800a94a:	d801      	bhi.n	800a950 <dir_next+0x8c>
 800a94c:	2302      	movs	r3, #2
 800a94e:	e07a      	b.n	800aa46 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a956:	d101      	bne.n	800a95c <dir_next+0x98>
 800a958:	2301      	movs	r3, #1
 800a95a:	e074      	b.n	800aa46 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	699b      	ldr	r3, [r3, #24]
 800a960:	697a      	ldr	r2, [r7, #20]
 800a962:	429a      	cmp	r2, r3
 800a964:	d358      	bcc.n	800aa18 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800a966:	683b      	ldr	r3, [r7, #0]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d104      	bne.n	800a976 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	2200      	movs	r2, #0
 800a970:	61da      	str	r2, [r3, #28]
 800a972:	2304      	movs	r3, #4
 800a974:	e067      	b.n	800aa46 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800a976:	687a      	ldr	r2, [r7, #4]
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	699b      	ldr	r3, [r3, #24]
 800a97c:	4619      	mov	r1, r3
 800a97e:	4610      	mov	r0, r2
 800a980:	f7ff fe59 	bl	800a636 <create_chain>
 800a984:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800a986:	697b      	ldr	r3, [r7, #20]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d101      	bne.n	800a990 <dir_next+0xcc>
 800a98c:	2307      	movs	r3, #7
 800a98e:	e05a      	b.n	800aa46 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800a990:	697b      	ldr	r3, [r7, #20]
 800a992:	2b01      	cmp	r3, #1
 800a994:	d101      	bne.n	800a99a <dir_next+0xd6>
 800a996:	2302      	movs	r3, #2
 800a998:	e055      	b.n	800aa46 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a99a:	697b      	ldr	r3, [r7, #20]
 800a99c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9a0:	d101      	bne.n	800a9a6 <dir_next+0xe2>
 800a9a2:	2301      	movs	r3, #1
 800a9a4:	e04f      	b.n	800aa46 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800a9a6:	68f8      	ldr	r0, [r7, #12]
 800a9a8:	f7ff fbbe 	bl	800a128 <sync_window>
 800a9ac:	4603      	mov	r3, r0
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d001      	beq.n	800a9b6 <dir_next+0xf2>
 800a9b2:	2301      	movs	r3, #1
 800a9b4:	e047      	b.n	800aa46 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	3334      	adds	r3, #52	; 0x34
 800a9ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a9be:	2100      	movs	r1, #0
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	f7ff fa24 	bl	8009e0e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a9c6:	2300      	movs	r3, #0
 800a9c8:	613b      	str	r3, [r7, #16]
 800a9ca:	6979      	ldr	r1, [r7, #20]
 800a9cc:	68f8      	ldr	r0, [r7, #12]
 800a9ce:	f7ff fc1c 	bl	800a20a <clust2sect>
 800a9d2:	4602      	mov	r2, r0
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	631a      	str	r2, [r3, #48]	; 0x30
 800a9d8:	e012      	b.n	800aa00 <dir_next+0x13c>
						fs->wflag = 1;
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	2201      	movs	r2, #1
 800a9de:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800a9e0:	68f8      	ldr	r0, [r7, #12]
 800a9e2:	f7ff fba1 	bl	800a128 <sync_window>
 800a9e6:	4603      	mov	r3, r0
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d001      	beq.n	800a9f0 <dir_next+0x12c>
 800a9ec:	2301      	movs	r3, #1
 800a9ee:	e02a      	b.n	800aa46 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a9f0:	693b      	ldr	r3, [r7, #16]
 800a9f2:	3301      	adds	r3, #1
 800a9f4:	613b      	str	r3, [r7, #16]
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9fa:	1c5a      	adds	r2, r3, #1
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	631a      	str	r2, [r3, #48]	; 0x30
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	895b      	ldrh	r3, [r3, #10]
 800aa04:	461a      	mov	r2, r3
 800aa06:	693b      	ldr	r3, [r7, #16]
 800aa08:	4293      	cmp	r3, r2
 800aa0a:	d3e6      	bcc.n	800a9da <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800aa10:	693b      	ldr	r3, [r7, #16]
 800aa12:	1ad2      	subs	r2, r2, r3
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	697a      	ldr	r2, [r7, #20]
 800aa1c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800aa1e:	6979      	ldr	r1, [r7, #20]
 800aa20:	68f8      	ldr	r0, [r7, #12]
 800aa22:	f7ff fbf2 	bl	800a20a <clust2sect>
 800aa26:	4602      	mov	r2, r0
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	68ba      	ldr	r2, [r7, #8]
 800aa30:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800aa38:	68bb      	ldr	r3, [r7, #8]
 800aa3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa3e:	441a      	add	r2, r3
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800aa44:	2300      	movs	r3, #0
}
 800aa46:	4618      	mov	r0, r3
 800aa48:	3718      	adds	r7, #24
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	bd80      	pop	{r7, pc}

0800aa4e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800aa4e:	b580      	push	{r7, lr}
 800aa50:	b086      	sub	sp, #24
 800aa52:	af00      	add	r7, sp, #0
 800aa54:	6078      	str	r0, [r7, #4]
 800aa56:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800aa5e:	2100      	movs	r1, #0
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f7ff feb4 	bl	800a7ce <dir_sdi>
 800aa66:	4603      	mov	r3, r0
 800aa68:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800aa6a:	7dfb      	ldrb	r3, [r7, #23]
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d12b      	bne.n	800aac8 <dir_alloc+0x7a>
		n = 0;
 800aa70:	2300      	movs	r3, #0
 800aa72:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	69db      	ldr	r3, [r3, #28]
 800aa78:	4619      	mov	r1, r3
 800aa7a:	68f8      	ldr	r0, [r7, #12]
 800aa7c:	f7ff fb98 	bl	800a1b0 <move_window>
 800aa80:	4603      	mov	r3, r0
 800aa82:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800aa84:	7dfb      	ldrb	r3, [r7, #23]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d11d      	bne.n	800aac6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	6a1b      	ldr	r3, [r3, #32]
 800aa8e:	781b      	ldrb	r3, [r3, #0]
 800aa90:	2be5      	cmp	r3, #229	; 0xe5
 800aa92:	d004      	beq.n	800aa9e <dir_alloc+0x50>
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	6a1b      	ldr	r3, [r3, #32]
 800aa98:	781b      	ldrb	r3, [r3, #0]
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d107      	bne.n	800aaae <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800aa9e:	693b      	ldr	r3, [r7, #16]
 800aaa0:	3301      	adds	r3, #1
 800aaa2:	613b      	str	r3, [r7, #16]
 800aaa4:	693a      	ldr	r2, [r7, #16]
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	429a      	cmp	r2, r3
 800aaaa:	d102      	bne.n	800aab2 <dir_alloc+0x64>
 800aaac:	e00c      	b.n	800aac8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800aaae:	2300      	movs	r3, #0
 800aab0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800aab2:	2101      	movs	r1, #1
 800aab4:	6878      	ldr	r0, [r7, #4]
 800aab6:	f7ff ff05 	bl	800a8c4 <dir_next>
 800aaba:	4603      	mov	r3, r0
 800aabc:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800aabe:	7dfb      	ldrb	r3, [r7, #23]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d0d7      	beq.n	800aa74 <dir_alloc+0x26>
 800aac4:	e000      	b.n	800aac8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800aac6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800aac8:	7dfb      	ldrb	r3, [r7, #23]
 800aaca:	2b04      	cmp	r3, #4
 800aacc:	d101      	bne.n	800aad2 <dir_alloc+0x84>
 800aace:	2307      	movs	r3, #7
 800aad0:	75fb      	strb	r3, [r7, #23]
	return res;
 800aad2:	7dfb      	ldrb	r3, [r7, #23]
}
 800aad4:	4618      	mov	r0, r3
 800aad6:	3718      	adds	r7, #24
 800aad8:	46bd      	mov	sp, r7
 800aada:	bd80      	pop	{r7, pc}

0800aadc <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b084      	sub	sp, #16
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
 800aae4:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800aae6:	683b      	ldr	r3, [r7, #0]
 800aae8:	331a      	adds	r3, #26
 800aaea:	4618      	mov	r0, r3
 800aaec:	f7ff f8ec 	bl	8009cc8 <ld_word>
 800aaf0:	4603      	mov	r3, r0
 800aaf2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	781b      	ldrb	r3, [r3, #0]
 800aaf8:	2b03      	cmp	r3, #3
 800aafa:	d109      	bne.n	800ab10 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	3314      	adds	r3, #20
 800ab00:	4618      	mov	r0, r3
 800ab02:	f7ff f8e1 	bl	8009cc8 <ld_word>
 800ab06:	4603      	mov	r3, r0
 800ab08:	041b      	lsls	r3, r3, #16
 800ab0a:	68fa      	ldr	r2, [r7, #12]
 800ab0c:	4313      	orrs	r3, r2
 800ab0e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800ab10:	68fb      	ldr	r3, [r7, #12]
}
 800ab12:	4618      	mov	r0, r3
 800ab14:	3710      	adds	r7, #16
 800ab16:	46bd      	mov	sp, r7
 800ab18:	bd80      	pop	{r7, pc}

0800ab1a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800ab1a:	b580      	push	{r7, lr}
 800ab1c:	b084      	sub	sp, #16
 800ab1e:	af00      	add	r7, sp, #0
 800ab20:	60f8      	str	r0, [r7, #12]
 800ab22:	60b9      	str	r1, [r7, #8]
 800ab24:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800ab26:	68bb      	ldr	r3, [r7, #8]
 800ab28:	331a      	adds	r3, #26
 800ab2a:	687a      	ldr	r2, [r7, #4]
 800ab2c:	b292      	uxth	r2, r2
 800ab2e:	4611      	mov	r1, r2
 800ab30:	4618      	mov	r0, r3
 800ab32:	f7ff f904 	bl	8009d3e <st_word>
	if (fs->fs_type == FS_FAT32) {
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	781b      	ldrb	r3, [r3, #0]
 800ab3a:	2b03      	cmp	r3, #3
 800ab3c:	d109      	bne.n	800ab52 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800ab3e:	68bb      	ldr	r3, [r7, #8]
 800ab40:	f103 0214 	add.w	r2, r3, #20
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	0c1b      	lsrs	r3, r3, #16
 800ab48:	b29b      	uxth	r3, r3
 800ab4a:	4619      	mov	r1, r3
 800ab4c:	4610      	mov	r0, r2
 800ab4e:	f7ff f8f6 	bl	8009d3e <st_word>
	}
}
 800ab52:	bf00      	nop
 800ab54:	3710      	adds	r7, #16
 800ab56:	46bd      	mov	sp, r7
 800ab58:	bd80      	pop	{r7, pc}
	...

0800ab5c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800ab5c:	b590      	push	{r4, r7, lr}
 800ab5e:	b087      	sub	sp, #28
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	6078      	str	r0, [r7, #4]
 800ab64:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800ab66:	683b      	ldr	r3, [r7, #0]
 800ab68:	331a      	adds	r3, #26
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	f7ff f8ac 	bl	8009cc8 <ld_word>
 800ab70:	4603      	mov	r3, r0
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d001      	beq.n	800ab7a <cmp_lfn+0x1e>
 800ab76:	2300      	movs	r3, #0
 800ab78:	e059      	b.n	800ac2e <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	781b      	ldrb	r3, [r3, #0]
 800ab7e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ab82:	1e5a      	subs	r2, r3, #1
 800ab84:	4613      	mov	r3, r2
 800ab86:	005b      	lsls	r3, r3, #1
 800ab88:	4413      	add	r3, r2
 800ab8a:	009b      	lsls	r3, r3, #2
 800ab8c:	4413      	add	r3, r2
 800ab8e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ab90:	2301      	movs	r3, #1
 800ab92:	81fb      	strh	r3, [r7, #14]
 800ab94:	2300      	movs	r3, #0
 800ab96:	613b      	str	r3, [r7, #16]
 800ab98:	e033      	b.n	800ac02 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800ab9a:	4a27      	ldr	r2, [pc, #156]	; (800ac38 <cmp_lfn+0xdc>)
 800ab9c:	693b      	ldr	r3, [r7, #16]
 800ab9e:	4413      	add	r3, r2
 800aba0:	781b      	ldrb	r3, [r3, #0]
 800aba2:	461a      	mov	r2, r3
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	4413      	add	r3, r2
 800aba8:	4618      	mov	r0, r3
 800abaa:	f7ff f88d 	bl	8009cc8 <ld_word>
 800abae:	4603      	mov	r3, r0
 800abb0:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800abb2:	89fb      	ldrh	r3, [r7, #14]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d01a      	beq.n	800abee <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800abb8:	697b      	ldr	r3, [r7, #20]
 800abba:	2bfe      	cmp	r3, #254	; 0xfe
 800abbc:	d812      	bhi.n	800abe4 <cmp_lfn+0x88>
 800abbe:	89bb      	ldrh	r3, [r7, #12]
 800abc0:	4618      	mov	r0, r3
 800abc2:	f001 fc31 	bl	800c428 <ff_wtoupper>
 800abc6:	4603      	mov	r3, r0
 800abc8:	461c      	mov	r4, r3
 800abca:	697b      	ldr	r3, [r7, #20]
 800abcc:	1c5a      	adds	r2, r3, #1
 800abce:	617a      	str	r2, [r7, #20]
 800abd0:	005b      	lsls	r3, r3, #1
 800abd2:	687a      	ldr	r2, [r7, #4]
 800abd4:	4413      	add	r3, r2
 800abd6:	881b      	ldrh	r3, [r3, #0]
 800abd8:	4618      	mov	r0, r3
 800abda:	f001 fc25 	bl	800c428 <ff_wtoupper>
 800abde:	4603      	mov	r3, r0
 800abe0:	429c      	cmp	r4, r3
 800abe2:	d001      	beq.n	800abe8 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800abe4:	2300      	movs	r3, #0
 800abe6:	e022      	b.n	800ac2e <cmp_lfn+0xd2>
			}
			wc = uc;
 800abe8:	89bb      	ldrh	r3, [r7, #12]
 800abea:	81fb      	strh	r3, [r7, #14]
 800abec:	e006      	b.n	800abfc <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800abee:	89bb      	ldrh	r3, [r7, #12]
 800abf0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800abf4:	4293      	cmp	r3, r2
 800abf6:	d001      	beq.n	800abfc <cmp_lfn+0xa0>
 800abf8:	2300      	movs	r3, #0
 800abfa:	e018      	b.n	800ac2e <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800abfc:	693b      	ldr	r3, [r7, #16]
 800abfe:	3301      	adds	r3, #1
 800ac00:	613b      	str	r3, [r7, #16]
 800ac02:	693b      	ldr	r3, [r7, #16]
 800ac04:	2b0c      	cmp	r3, #12
 800ac06:	d9c8      	bls.n	800ab9a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800ac08:	683b      	ldr	r3, [r7, #0]
 800ac0a:	781b      	ldrb	r3, [r3, #0]
 800ac0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d00b      	beq.n	800ac2c <cmp_lfn+0xd0>
 800ac14:	89fb      	ldrh	r3, [r7, #14]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d008      	beq.n	800ac2c <cmp_lfn+0xd0>
 800ac1a:	697b      	ldr	r3, [r7, #20]
 800ac1c:	005b      	lsls	r3, r3, #1
 800ac1e:	687a      	ldr	r2, [r7, #4]
 800ac20:	4413      	add	r3, r2
 800ac22:	881b      	ldrh	r3, [r3, #0]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d001      	beq.n	800ac2c <cmp_lfn+0xd0>
 800ac28:	2300      	movs	r3, #0
 800ac2a:	e000      	b.n	800ac2e <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800ac2c:	2301      	movs	r3, #1
}
 800ac2e:	4618      	mov	r0, r3
 800ac30:	371c      	adds	r7, #28
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd90      	pop	{r4, r7, pc}
 800ac36:	bf00      	nop
 800ac38:	0800f3e0 	.word	0x0800f3e0

0800ac3c <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800ac3c:	b580      	push	{r7, lr}
 800ac3e:	b088      	sub	sp, #32
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	60f8      	str	r0, [r7, #12]
 800ac44:	60b9      	str	r1, [r7, #8]
 800ac46:	4611      	mov	r1, r2
 800ac48:	461a      	mov	r2, r3
 800ac4a:	460b      	mov	r3, r1
 800ac4c:	71fb      	strb	r3, [r7, #7]
 800ac4e:	4613      	mov	r3, r2
 800ac50:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800ac52:	68bb      	ldr	r3, [r7, #8]
 800ac54:	330d      	adds	r3, #13
 800ac56:	79ba      	ldrb	r2, [r7, #6]
 800ac58:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800ac5a:	68bb      	ldr	r3, [r7, #8]
 800ac5c:	330b      	adds	r3, #11
 800ac5e:	220f      	movs	r2, #15
 800ac60:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	330c      	adds	r3, #12
 800ac66:	2200      	movs	r2, #0
 800ac68:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800ac6a:	68bb      	ldr	r3, [r7, #8]
 800ac6c:	331a      	adds	r3, #26
 800ac6e:	2100      	movs	r1, #0
 800ac70:	4618      	mov	r0, r3
 800ac72:	f7ff f864 	bl	8009d3e <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800ac76:	79fb      	ldrb	r3, [r7, #7]
 800ac78:	1e5a      	subs	r2, r3, #1
 800ac7a:	4613      	mov	r3, r2
 800ac7c:	005b      	lsls	r3, r3, #1
 800ac7e:	4413      	add	r3, r2
 800ac80:	009b      	lsls	r3, r3, #2
 800ac82:	4413      	add	r3, r2
 800ac84:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800ac86:	2300      	movs	r3, #0
 800ac88:	82fb      	strh	r3, [r7, #22]
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800ac8e:	8afb      	ldrh	r3, [r7, #22]
 800ac90:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ac94:	4293      	cmp	r3, r2
 800ac96:	d007      	beq.n	800aca8 <put_lfn+0x6c>
 800ac98:	69fb      	ldr	r3, [r7, #28]
 800ac9a:	1c5a      	adds	r2, r3, #1
 800ac9c:	61fa      	str	r2, [r7, #28]
 800ac9e:	005b      	lsls	r3, r3, #1
 800aca0:	68fa      	ldr	r2, [r7, #12]
 800aca2:	4413      	add	r3, r2
 800aca4:	881b      	ldrh	r3, [r3, #0]
 800aca6:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800aca8:	4a17      	ldr	r2, [pc, #92]	; (800ad08 <put_lfn+0xcc>)
 800acaa:	69bb      	ldr	r3, [r7, #24]
 800acac:	4413      	add	r3, r2
 800acae:	781b      	ldrb	r3, [r3, #0]
 800acb0:	461a      	mov	r2, r3
 800acb2:	68bb      	ldr	r3, [r7, #8]
 800acb4:	4413      	add	r3, r2
 800acb6:	8afa      	ldrh	r2, [r7, #22]
 800acb8:	4611      	mov	r1, r2
 800acba:	4618      	mov	r0, r3
 800acbc:	f7ff f83f 	bl	8009d3e <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800acc0:	8afb      	ldrh	r3, [r7, #22]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d102      	bne.n	800accc <put_lfn+0x90>
 800acc6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800acca:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800accc:	69bb      	ldr	r3, [r7, #24]
 800acce:	3301      	adds	r3, #1
 800acd0:	61bb      	str	r3, [r7, #24]
 800acd2:	69bb      	ldr	r3, [r7, #24]
 800acd4:	2b0c      	cmp	r3, #12
 800acd6:	d9da      	bls.n	800ac8e <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800acd8:	8afb      	ldrh	r3, [r7, #22]
 800acda:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800acde:	4293      	cmp	r3, r2
 800ace0:	d006      	beq.n	800acf0 <put_lfn+0xb4>
 800ace2:	69fb      	ldr	r3, [r7, #28]
 800ace4:	005b      	lsls	r3, r3, #1
 800ace6:	68fa      	ldr	r2, [r7, #12]
 800ace8:	4413      	add	r3, r2
 800acea:	881b      	ldrh	r3, [r3, #0]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d103      	bne.n	800acf8 <put_lfn+0xbc>
 800acf0:	79fb      	ldrb	r3, [r7, #7]
 800acf2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800acf6:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800acf8:	68bb      	ldr	r3, [r7, #8]
 800acfa:	79fa      	ldrb	r2, [r7, #7]
 800acfc:	701a      	strb	r2, [r3, #0]
}
 800acfe:	bf00      	nop
 800ad00:	3720      	adds	r7, #32
 800ad02:	46bd      	mov	sp, r7
 800ad04:	bd80      	pop	{r7, pc}
 800ad06:	bf00      	nop
 800ad08:	0800f3e0 	.word	0x0800f3e0

0800ad0c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b08c      	sub	sp, #48	; 0x30
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	60f8      	str	r0, [r7, #12]
 800ad14:	60b9      	str	r1, [r7, #8]
 800ad16:	607a      	str	r2, [r7, #4]
 800ad18:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800ad1a:	220b      	movs	r2, #11
 800ad1c:	68b9      	ldr	r1, [r7, #8]
 800ad1e:	68f8      	ldr	r0, [r7, #12]
 800ad20:	f7ff f854 	bl	8009dcc <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800ad24:	683b      	ldr	r3, [r7, #0]
 800ad26:	2b05      	cmp	r3, #5
 800ad28:	d92b      	bls.n	800ad82 <gen_numname+0x76>
		sr = seq;
 800ad2a:	683b      	ldr	r3, [r7, #0]
 800ad2c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800ad2e:	e022      	b.n	800ad76 <gen_numname+0x6a>
			wc = *lfn++;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	1c9a      	adds	r2, r3, #2
 800ad34:	607a      	str	r2, [r7, #4]
 800ad36:	881b      	ldrh	r3, [r3, #0]
 800ad38:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	62bb      	str	r3, [r7, #40]	; 0x28
 800ad3e:	e017      	b.n	800ad70 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800ad40:	69fb      	ldr	r3, [r7, #28]
 800ad42:	005a      	lsls	r2, r3, #1
 800ad44:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ad46:	f003 0301 	and.w	r3, r3, #1
 800ad4a:	4413      	add	r3, r2
 800ad4c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800ad4e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ad50:	085b      	lsrs	r3, r3, #1
 800ad52:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800ad54:	69fb      	ldr	r3, [r7, #28]
 800ad56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d005      	beq.n	800ad6a <gen_numname+0x5e>
 800ad5e:	69fb      	ldr	r3, [r7, #28]
 800ad60:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800ad64:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800ad68:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800ad6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad6c:	3301      	adds	r3, #1
 800ad6e:	62bb      	str	r3, [r7, #40]	; 0x28
 800ad70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad72:	2b0f      	cmp	r3, #15
 800ad74:	d9e4      	bls.n	800ad40 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	881b      	ldrh	r3, [r3, #0]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d1d8      	bne.n	800ad30 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800ad7e:	69fb      	ldr	r3, [r7, #28]
 800ad80:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800ad82:	2307      	movs	r3, #7
 800ad84:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800ad86:	683b      	ldr	r3, [r7, #0]
 800ad88:	b2db      	uxtb	r3, r3
 800ad8a:	f003 030f 	and.w	r3, r3, #15
 800ad8e:	b2db      	uxtb	r3, r3
 800ad90:	3330      	adds	r3, #48	; 0x30
 800ad92:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800ad96:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ad9a:	2b39      	cmp	r3, #57	; 0x39
 800ad9c:	d904      	bls.n	800ada8 <gen_numname+0x9c>
 800ad9e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ada2:	3307      	adds	r3, #7
 800ada4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800ada8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adaa:	1e5a      	subs	r2, r3, #1
 800adac:	62ba      	str	r2, [r7, #40]	; 0x28
 800adae:	3330      	adds	r3, #48	; 0x30
 800adb0:	443b      	add	r3, r7
 800adb2:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800adb6:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	091b      	lsrs	r3, r3, #4
 800adbe:	603b      	str	r3, [r7, #0]
	} while (seq);
 800adc0:	683b      	ldr	r3, [r7, #0]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d1df      	bne.n	800ad86 <gen_numname+0x7a>
	ns[i] = '~';
 800adc6:	f107 0214 	add.w	r2, r7, #20
 800adca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adcc:	4413      	add	r3, r2
 800adce:	227e      	movs	r2, #126	; 0x7e
 800add0:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800add2:	2300      	movs	r3, #0
 800add4:	627b      	str	r3, [r7, #36]	; 0x24
 800add6:	e002      	b.n	800adde <gen_numname+0xd2>
 800add8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adda:	3301      	adds	r3, #1
 800addc:	627b      	str	r3, [r7, #36]	; 0x24
 800adde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ade0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ade2:	429a      	cmp	r2, r3
 800ade4:	d205      	bcs.n	800adf2 <gen_numname+0xe6>
 800ade6:	68fa      	ldr	r2, [r7, #12]
 800ade8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adea:	4413      	add	r3, r2
 800adec:	781b      	ldrb	r3, [r3, #0]
 800adee:	2b20      	cmp	r3, #32
 800adf0:	d1f2      	bne.n	800add8 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800adf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adf4:	2b07      	cmp	r3, #7
 800adf6:	d807      	bhi.n	800ae08 <gen_numname+0xfc>
 800adf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adfa:	1c5a      	adds	r2, r3, #1
 800adfc:	62ba      	str	r2, [r7, #40]	; 0x28
 800adfe:	3330      	adds	r3, #48	; 0x30
 800ae00:	443b      	add	r3, r7
 800ae02:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800ae06:	e000      	b.n	800ae0a <gen_numname+0xfe>
 800ae08:	2120      	movs	r1, #32
 800ae0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae0c:	1c5a      	adds	r2, r3, #1
 800ae0e:	627a      	str	r2, [r7, #36]	; 0x24
 800ae10:	68fa      	ldr	r2, [r7, #12]
 800ae12:	4413      	add	r3, r2
 800ae14:	460a      	mov	r2, r1
 800ae16:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800ae18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae1a:	2b07      	cmp	r3, #7
 800ae1c:	d9e9      	bls.n	800adf2 <gen_numname+0xe6>
}
 800ae1e:	bf00      	nop
 800ae20:	bf00      	nop
 800ae22:	3730      	adds	r7, #48	; 0x30
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd80      	pop	{r7, pc}

0800ae28 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800ae28:	b480      	push	{r7}
 800ae2a:	b085      	sub	sp, #20
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800ae30:	2300      	movs	r3, #0
 800ae32:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800ae34:	230b      	movs	r3, #11
 800ae36:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800ae38:	7bfb      	ldrb	r3, [r7, #15]
 800ae3a:	b2da      	uxtb	r2, r3
 800ae3c:	0852      	lsrs	r2, r2, #1
 800ae3e:	01db      	lsls	r3, r3, #7
 800ae40:	4313      	orrs	r3, r2
 800ae42:	b2da      	uxtb	r2, r3
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	1c59      	adds	r1, r3, #1
 800ae48:	6079      	str	r1, [r7, #4]
 800ae4a:	781b      	ldrb	r3, [r3, #0]
 800ae4c:	4413      	add	r3, r2
 800ae4e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800ae50:	68bb      	ldr	r3, [r7, #8]
 800ae52:	3b01      	subs	r3, #1
 800ae54:	60bb      	str	r3, [r7, #8]
 800ae56:	68bb      	ldr	r3, [r7, #8]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d1ed      	bne.n	800ae38 <sum_sfn+0x10>
	return sum;
 800ae5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae5e:	4618      	mov	r0, r3
 800ae60:	3714      	adds	r7, #20
 800ae62:	46bd      	mov	sp, r7
 800ae64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae68:	4770      	bx	lr

0800ae6a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800ae6a:	b580      	push	{r7, lr}
 800ae6c:	b086      	sub	sp, #24
 800ae6e:	af00      	add	r7, sp, #0
 800ae70:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800ae78:	2100      	movs	r1, #0
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f7ff fca7 	bl	800a7ce <dir_sdi>
 800ae80:	4603      	mov	r3, r0
 800ae82:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800ae84:	7dfb      	ldrb	r3, [r7, #23]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d001      	beq.n	800ae8e <dir_find+0x24>
 800ae8a:	7dfb      	ldrb	r3, [r7, #23]
 800ae8c:	e0a9      	b.n	800afe2 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ae8e:	23ff      	movs	r3, #255	; 0xff
 800ae90:	753b      	strb	r3, [r7, #20]
 800ae92:	7d3b      	ldrb	r3, [r7, #20]
 800ae94:	757b      	strb	r3, [r7, #21]
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	f04f 32ff 	mov.w	r2, #4294967295
 800ae9c:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	69db      	ldr	r3, [r3, #28]
 800aea2:	4619      	mov	r1, r3
 800aea4:	6938      	ldr	r0, [r7, #16]
 800aea6:	f7ff f983 	bl	800a1b0 <move_window>
 800aeaa:	4603      	mov	r3, r0
 800aeac:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800aeae:	7dfb      	ldrb	r3, [r7, #23]
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	f040 8090 	bne.w	800afd6 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	6a1b      	ldr	r3, [r3, #32]
 800aeba:	781b      	ldrb	r3, [r3, #0]
 800aebc:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800aebe:	7dbb      	ldrb	r3, [r7, #22]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d102      	bne.n	800aeca <dir_find+0x60>
 800aec4:	2304      	movs	r3, #4
 800aec6:	75fb      	strb	r3, [r7, #23]
 800aec8:	e08a      	b.n	800afe0 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	6a1b      	ldr	r3, [r3, #32]
 800aece:	330b      	adds	r3, #11
 800aed0:	781b      	ldrb	r3, [r3, #0]
 800aed2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800aed6:	73fb      	strb	r3, [r7, #15]
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	7bfa      	ldrb	r2, [r7, #15]
 800aedc:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800aede:	7dbb      	ldrb	r3, [r7, #22]
 800aee0:	2be5      	cmp	r3, #229	; 0xe5
 800aee2:	d007      	beq.n	800aef4 <dir_find+0x8a>
 800aee4:	7bfb      	ldrb	r3, [r7, #15]
 800aee6:	f003 0308 	and.w	r3, r3, #8
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d009      	beq.n	800af02 <dir_find+0x98>
 800aeee:	7bfb      	ldrb	r3, [r7, #15]
 800aef0:	2b0f      	cmp	r3, #15
 800aef2:	d006      	beq.n	800af02 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800aef4:	23ff      	movs	r3, #255	; 0xff
 800aef6:	757b      	strb	r3, [r7, #21]
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	f04f 32ff 	mov.w	r2, #4294967295
 800aefe:	631a      	str	r2, [r3, #48]	; 0x30
 800af00:	e05e      	b.n	800afc0 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800af02:	7bfb      	ldrb	r3, [r7, #15]
 800af04:	2b0f      	cmp	r3, #15
 800af06:	d136      	bne.n	800af76 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800af0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af12:	2b00      	cmp	r3, #0
 800af14:	d154      	bne.n	800afc0 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800af16:	7dbb      	ldrb	r3, [r7, #22]
 800af18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d00d      	beq.n	800af3c <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	6a1b      	ldr	r3, [r3, #32]
 800af24:	7b5b      	ldrb	r3, [r3, #13]
 800af26:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800af28:	7dbb      	ldrb	r3, [r7, #22]
 800af2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800af2e:	75bb      	strb	r3, [r7, #22]
 800af30:	7dbb      	ldrb	r3, [r7, #22]
 800af32:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	695a      	ldr	r2, [r3, #20]
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800af3c:	7dba      	ldrb	r2, [r7, #22]
 800af3e:	7d7b      	ldrb	r3, [r7, #21]
 800af40:	429a      	cmp	r2, r3
 800af42:	d115      	bne.n	800af70 <dir_find+0x106>
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	6a1b      	ldr	r3, [r3, #32]
 800af48:	330d      	adds	r3, #13
 800af4a:	781b      	ldrb	r3, [r3, #0]
 800af4c:	7d3a      	ldrb	r2, [r7, #20]
 800af4e:	429a      	cmp	r2, r3
 800af50:	d10e      	bne.n	800af70 <dir_find+0x106>
 800af52:	693b      	ldr	r3, [r7, #16]
 800af54:	68da      	ldr	r2, [r3, #12]
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	6a1b      	ldr	r3, [r3, #32]
 800af5a:	4619      	mov	r1, r3
 800af5c:	4610      	mov	r0, r2
 800af5e:	f7ff fdfd 	bl	800ab5c <cmp_lfn>
 800af62:	4603      	mov	r3, r0
 800af64:	2b00      	cmp	r3, #0
 800af66:	d003      	beq.n	800af70 <dir_find+0x106>
 800af68:	7d7b      	ldrb	r3, [r7, #21]
 800af6a:	3b01      	subs	r3, #1
 800af6c:	b2db      	uxtb	r3, r3
 800af6e:	e000      	b.n	800af72 <dir_find+0x108>
 800af70:	23ff      	movs	r3, #255	; 0xff
 800af72:	757b      	strb	r3, [r7, #21]
 800af74:	e024      	b.n	800afc0 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800af76:	7d7b      	ldrb	r3, [r7, #21]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d109      	bne.n	800af90 <dir_find+0x126>
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	6a1b      	ldr	r3, [r3, #32]
 800af80:	4618      	mov	r0, r3
 800af82:	f7ff ff51 	bl	800ae28 <sum_sfn>
 800af86:	4603      	mov	r3, r0
 800af88:	461a      	mov	r2, r3
 800af8a:	7d3b      	ldrb	r3, [r7, #20]
 800af8c:	4293      	cmp	r3, r2
 800af8e:	d024      	beq.n	800afda <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800af96:	f003 0301 	and.w	r3, r3, #1
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d10a      	bne.n	800afb4 <dir_find+0x14a>
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	6a18      	ldr	r0, [r3, #32]
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	3324      	adds	r3, #36	; 0x24
 800afa6:	220b      	movs	r2, #11
 800afa8:	4619      	mov	r1, r3
 800afaa:	f7fe ff4b 	bl	8009e44 <mem_cmp>
 800afae:	4603      	mov	r3, r0
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d014      	beq.n	800afde <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800afb4:	23ff      	movs	r3, #255	; 0xff
 800afb6:	757b      	strb	r3, [r7, #21]
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	f04f 32ff 	mov.w	r2, #4294967295
 800afbe:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800afc0:	2100      	movs	r1, #0
 800afc2:	6878      	ldr	r0, [r7, #4]
 800afc4:	f7ff fc7e 	bl	800a8c4 <dir_next>
 800afc8:	4603      	mov	r3, r0
 800afca:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800afcc:	7dfb      	ldrb	r3, [r7, #23]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	f43f af65 	beq.w	800ae9e <dir_find+0x34>
 800afd4:	e004      	b.n	800afe0 <dir_find+0x176>
		if (res != FR_OK) break;
 800afd6:	bf00      	nop
 800afd8:	e002      	b.n	800afe0 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800afda:	bf00      	nop
 800afdc:	e000      	b.n	800afe0 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800afde:	bf00      	nop

	return res;
 800afe0:	7dfb      	ldrb	r3, [r7, #23]
}
 800afe2:	4618      	mov	r0, r3
 800afe4:	3718      	adds	r7, #24
 800afe6:	46bd      	mov	sp, r7
 800afe8:	bd80      	pop	{r7, pc}
	...

0800afec <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800afec:	b580      	push	{r7, lr}
 800afee:	b08c      	sub	sp, #48	; 0x30
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800b000:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800b004:	2b00      	cmp	r3, #0
 800b006:	d001      	beq.n	800b00c <dir_register+0x20>
 800b008:	2306      	movs	r3, #6
 800b00a:	e0e0      	b.n	800b1ce <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800b00c:	2300      	movs	r3, #0
 800b00e:	627b      	str	r3, [r7, #36]	; 0x24
 800b010:	e002      	b.n	800b018 <dir_register+0x2c>
 800b012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b014:	3301      	adds	r3, #1
 800b016:	627b      	str	r3, [r7, #36]	; 0x24
 800b018:	69fb      	ldr	r3, [r7, #28]
 800b01a:	68da      	ldr	r2, [r3, #12]
 800b01c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b01e:	005b      	lsls	r3, r3, #1
 800b020:	4413      	add	r3, r2
 800b022:	881b      	ldrh	r3, [r3, #0]
 800b024:	2b00      	cmp	r3, #0
 800b026:	d1f4      	bne.n	800b012 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800b02e:	f107 030c 	add.w	r3, r7, #12
 800b032:	220c      	movs	r2, #12
 800b034:	4618      	mov	r0, r3
 800b036:	f7fe fec9 	bl	8009dcc <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800b03a:	7dfb      	ldrb	r3, [r7, #23]
 800b03c:	f003 0301 	and.w	r3, r3, #1
 800b040:	2b00      	cmp	r3, #0
 800b042:	d032      	beq.n	800b0aa <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	2240      	movs	r2, #64	; 0x40
 800b048:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800b04c:	2301      	movs	r3, #1
 800b04e:	62bb      	str	r3, [r7, #40]	; 0x28
 800b050:	e016      	b.n	800b080 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800b058:	69fb      	ldr	r3, [r7, #28]
 800b05a:	68da      	ldr	r2, [r3, #12]
 800b05c:	f107 010c 	add.w	r1, r7, #12
 800b060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b062:	f7ff fe53 	bl	800ad0c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800b066:	6878      	ldr	r0, [r7, #4]
 800b068:	f7ff feff 	bl	800ae6a <dir_find>
 800b06c:	4603      	mov	r3, r0
 800b06e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800b072:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b076:	2b00      	cmp	r3, #0
 800b078:	d106      	bne.n	800b088 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800b07a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b07c:	3301      	adds	r3, #1
 800b07e:	62bb      	str	r3, [r7, #40]	; 0x28
 800b080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b082:	2b63      	cmp	r3, #99	; 0x63
 800b084:	d9e5      	bls.n	800b052 <dir_register+0x66>
 800b086:	e000      	b.n	800b08a <dir_register+0x9e>
			if (res != FR_OK) break;
 800b088:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800b08a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b08c:	2b64      	cmp	r3, #100	; 0x64
 800b08e:	d101      	bne.n	800b094 <dir_register+0xa8>
 800b090:	2307      	movs	r3, #7
 800b092:	e09c      	b.n	800b1ce <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800b094:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b098:	2b04      	cmp	r3, #4
 800b09a:	d002      	beq.n	800b0a2 <dir_register+0xb6>
 800b09c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b0a0:	e095      	b.n	800b1ce <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800b0a2:	7dfa      	ldrb	r2, [r7, #23]
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800b0aa:	7dfb      	ldrb	r3, [r7, #23]
 800b0ac:	f003 0302 	and.w	r3, r3, #2
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d007      	beq.n	800b0c4 <dir_register+0xd8>
 800b0b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0b6:	330c      	adds	r3, #12
 800b0b8:	4a47      	ldr	r2, [pc, #284]	; (800b1d8 <dir_register+0x1ec>)
 800b0ba:	fba2 2303 	umull	r2, r3, r2, r3
 800b0be:	089b      	lsrs	r3, r3, #2
 800b0c0:	3301      	adds	r3, #1
 800b0c2:	e000      	b.n	800b0c6 <dir_register+0xda>
 800b0c4:	2301      	movs	r3, #1
 800b0c6:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800b0c8:	6a39      	ldr	r1, [r7, #32]
 800b0ca:	6878      	ldr	r0, [r7, #4]
 800b0cc:	f7ff fcbf 	bl	800aa4e <dir_alloc>
 800b0d0:	4603      	mov	r3, r0
 800b0d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800b0d6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d148      	bne.n	800b170 <dir_register+0x184>
 800b0de:	6a3b      	ldr	r3, [r7, #32]
 800b0e0:	3b01      	subs	r3, #1
 800b0e2:	623b      	str	r3, [r7, #32]
 800b0e4:	6a3b      	ldr	r3, [r7, #32]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d042      	beq.n	800b170 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	695a      	ldr	r2, [r3, #20]
 800b0ee:	6a3b      	ldr	r3, [r7, #32]
 800b0f0:	015b      	lsls	r3, r3, #5
 800b0f2:	1ad3      	subs	r3, r2, r3
 800b0f4:	4619      	mov	r1, r3
 800b0f6:	6878      	ldr	r0, [r7, #4]
 800b0f8:	f7ff fb69 	bl	800a7ce <dir_sdi>
 800b0fc:	4603      	mov	r3, r0
 800b0fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800b102:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b106:	2b00      	cmp	r3, #0
 800b108:	d132      	bne.n	800b170 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	3324      	adds	r3, #36	; 0x24
 800b10e:	4618      	mov	r0, r3
 800b110:	f7ff fe8a 	bl	800ae28 <sum_sfn>
 800b114:	4603      	mov	r3, r0
 800b116:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	69db      	ldr	r3, [r3, #28]
 800b11c:	4619      	mov	r1, r3
 800b11e:	69f8      	ldr	r0, [r7, #28]
 800b120:	f7ff f846 	bl	800a1b0 <move_window>
 800b124:	4603      	mov	r3, r0
 800b126:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800b12a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d11d      	bne.n	800b16e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800b132:	69fb      	ldr	r3, [r7, #28]
 800b134:	68d8      	ldr	r0, [r3, #12]
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	6a19      	ldr	r1, [r3, #32]
 800b13a:	6a3b      	ldr	r3, [r7, #32]
 800b13c:	b2da      	uxtb	r2, r3
 800b13e:	7efb      	ldrb	r3, [r7, #27]
 800b140:	f7ff fd7c 	bl	800ac3c <put_lfn>
				fs->wflag = 1;
 800b144:	69fb      	ldr	r3, [r7, #28]
 800b146:	2201      	movs	r2, #1
 800b148:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800b14a:	2100      	movs	r1, #0
 800b14c:	6878      	ldr	r0, [r7, #4]
 800b14e:	f7ff fbb9 	bl	800a8c4 <dir_next>
 800b152:	4603      	mov	r3, r0
 800b154:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800b158:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d107      	bne.n	800b170 <dir_register+0x184>
 800b160:	6a3b      	ldr	r3, [r7, #32]
 800b162:	3b01      	subs	r3, #1
 800b164:	623b      	str	r3, [r7, #32]
 800b166:	6a3b      	ldr	r3, [r7, #32]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d1d5      	bne.n	800b118 <dir_register+0x12c>
 800b16c:	e000      	b.n	800b170 <dir_register+0x184>
				if (res != FR_OK) break;
 800b16e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800b170:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b174:	2b00      	cmp	r3, #0
 800b176:	d128      	bne.n	800b1ca <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	69db      	ldr	r3, [r3, #28]
 800b17c:	4619      	mov	r1, r3
 800b17e:	69f8      	ldr	r0, [r7, #28]
 800b180:	f7ff f816 	bl	800a1b0 <move_window>
 800b184:	4603      	mov	r3, r0
 800b186:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800b18a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d11b      	bne.n	800b1ca <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	6a1b      	ldr	r3, [r3, #32]
 800b196:	2220      	movs	r2, #32
 800b198:	2100      	movs	r1, #0
 800b19a:	4618      	mov	r0, r3
 800b19c:	f7fe fe37 	bl	8009e0e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	6a18      	ldr	r0, [r3, #32]
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	3324      	adds	r3, #36	; 0x24
 800b1a8:	220b      	movs	r2, #11
 800b1aa:	4619      	mov	r1, r3
 800b1ac:	f7fe fe0e 	bl	8009dcc <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	6a1b      	ldr	r3, [r3, #32]
 800b1ba:	330c      	adds	r3, #12
 800b1bc:	f002 0218 	and.w	r2, r2, #24
 800b1c0:	b2d2      	uxtb	r2, r2
 800b1c2:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800b1c4:	69fb      	ldr	r3, [r7, #28]
 800b1c6:	2201      	movs	r2, #1
 800b1c8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800b1ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800b1ce:	4618      	mov	r0, r3
 800b1d0:	3730      	adds	r7, #48	; 0x30
 800b1d2:	46bd      	mov	sp, r7
 800b1d4:	bd80      	pop	{r7, pc}
 800b1d6:	bf00      	nop
 800b1d8:	4ec4ec4f 	.word	0x4ec4ec4f

0800b1dc <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b08a      	sub	sp, #40	; 0x28
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
 800b1e4:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800b1e6:	683b      	ldr	r3, [r7, #0]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	613b      	str	r3, [r7, #16]
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	68db      	ldr	r3, [r3, #12]
 800b1f2:	60fb      	str	r3, [r7, #12]
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	617b      	str	r3, [r7, #20]
 800b1f8:	697b      	ldr	r3, [r7, #20]
 800b1fa:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800b1fc:	69bb      	ldr	r3, [r7, #24]
 800b1fe:	1c5a      	adds	r2, r3, #1
 800b200:	61ba      	str	r2, [r7, #24]
 800b202:	693a      	ldr	r2, [r7, #16]
 800b204:	4413      	add	r3, r2
 800b206:	781b      	ldrb	r3, [r3, #0]
 800b208:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800b20a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b20c:	2b1f      	cmp	r3, #31
 800b20e:	d940      	bls.n	800b292 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800b210:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b212:	2b2f      	cmp	r3, #47	; 0x2f
 800b214:	d006      	beq.n	800b224 <create_name+0x48>
 800b216:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b218:	2b5c      	cmp	r3, #92	; 0x5c
 800b21a:	d110      	bne.n	800b23e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800b21c:	e002      	b.n	800b224 <create_name+0x48>
 800b21e:	69bb      	ldr	r3, [r7, #24]
 800b220:	3301      	adds	r3, #1
 800b222:	61bb      	str	r3, [r7, #24]
 800b224:	693a      	ldr	r2, [r7, #16]
 800b226:	69bb      	ldr	r3, [r7, #24]
 800b228:	4413      	add	r3, r2
 800b22a:	781b      	ldrb	r3, [r3, #0]
 800b22c:	2b2f      	cmp	r3, #47	; 0x2f
 800b22e:	d0f6      	beq.n	800b21e <create_name+0x42>
 800b230:	693a      	ldr	r2, [r7, #16]
 800b232:	69bb      	ldr	r3, [r7, #24]
 800b234:	4413      	add	r3, r2
 800b236:	781b      	ldrb	r3, [r3, #0]
 800b238:	2b5c      	cmp	r3, #92	; 0x5c
 800b23a:	d0f0      	beq.n	800b21e <create_name+0x42>
			break;
 800b23c:	e02a      	b.n	800b294 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800b23e:	697b      	ldr	r3, [r7, #20]
 800b240:	2bfe      	cmp	r3, #254	; 0xfe
 800b242:	d901      	bls.n	800b248 <create_name+0x6c>
 800b244:	2306      	movs	r3, #6
 800b246:	e17d      	b.n	800b544 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800b248:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b24a:	b2db      	uxtb	r3, r3
 800b24c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800b24e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b250:	2101      	movs	r1, #1
 800b252:	4618      	mov	r0, r3
 800b254:	f001 f8ac 	bl	800c3b0 <ff_convert>
 800b258:	4603      	mov	r3, r0
 800b25a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800b25c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d101      	bne.n	800b266 <create_name+0x8a>
 800b262:	2306      	movs	r3, #6
 800b264:	e16e      	b.n	800b544 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800b266:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b268:	2b7f      	cmp	r3, #127	; 0x7f
 800b26a:	d809      	bhi.n	800b280 <create_name+0xa4>
 800b26c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b26e:	4619      	mov	r1, r3
 800b270:	488d      	ldr	r0, [pc, #564]	; (800b4a8 <create_name+0x2cc>)
 800b272:	f7fe fe0e 	bl	8009e92 <chk_chr>
 800b276:	4603      	mov	r3, r0
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d001      	beq.n	800b280 <create_name+0xa4>
 800b27c:	2306      	movs	r3, #6
 800b27e:	e161      	b.n	800b544 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800b280:	697b      	ldr	r3, [r7, #20]
 800b282:	1c5a      	adds	r2, r3, #1
 800b284:	617a      	str	r2, [r7, #20]
 800b286:	005b      	lsls	r3, r3, #1
 800b288:	68fa      	ldr	r2, [r7, #12]
 800b28a:	4413      	add	r3, r2
 800b28c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b28e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800b290:	e7b4      	b.n	800b1fc <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800b292:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800b294:	693a      	ldr	r2, [r7, #16]
 800b296:	69bb      	ldr	r3, [r7, #24]
 800b298:	441a      	add	r2, r3
 800b29a:	683b      	ldr	r3, [r7, #0]
 800b29c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800b29e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b2a0:	2b1f      	cmp	r3, #31
 800b2a2:	d801      	bhi.n	800b2a8 <create_name+0xcc>
 800b2a4:	2304      	movs	r3, #4
 800b2a6:	e000      	b.n	800b2aa <create_name+0xce>
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800b2ae:	e011      	b.n	800b2d4 <create_name+0xf8>
		w = lfn[di - 1];
 800b2b0:	697b      	ldr	r3, [r7, #20]
 800b2b2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b2b6:	3b01      	subs	r3, #1
 800b2b8:	005b      	lsls	r3, r3, #1
 800b2ba:	68fa      	ldr	r2, [r7, #12]
 800b2bc:	4413      	add	r3, r2
 800b2be:	881b      	ldrh	r3, [r3, #0]
 800b2c0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800b2c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b2c4:	2b20      	cmp	r3, #32
 800b2c6:	d002      	beq.n	800b2ce <create_name+0xf2>
 800b2c8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b2ca:	2b2e      	cmp	r3, #46	; 0x2e
 800b2cc:	d106      	bne.n	800b2dc <create_name+0x100>
		di--;
 800b2ce:	697b      	ldr	r3, [r7, #20]
 800b2d0:	3b01      	subs	r3, #1
 800b2d2:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800b2d4:	697b      	ldr	r3, [r7, #20]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d1ea      	bne.n	800b2b0 <create_name+0xd4>
 800b2da:	e000      	b.n	800b2de <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800b2dc:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800b2de:	697b      	ldr	r3, [r7, #20]
 800b2e0:	005b      	lsls	r3, r3, #1
 800b2e2:	68fa      	ldr	r2, [r7, #12]
 800b2e4:	4413      	add	r3, r2
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800b2ea:	697b      	ldr	r3, [r7, #20]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d101      	bne.n	800b2f4 <create_name+0x118>
 800b2f0:	2306      	movs	r3, #6
 800b2f2:	e127      	b.n	800b544 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	3324      	adds	r3, #36	; 0x24
 800b2f8:	220b      	movs	r2, #11
 800b2fa:	2120      	movs	r1, #32
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	f7fe fd86 	bl	8009e0e <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800b302:	2300      	movs	r3, #0
 800b304:	61bb      	str	r3, [r7, #24]
 800b306:	e002      	b.n	800b30e <create_name+0x132>
 800b308:	69bb      	ldr	r3, [r7, #24]
 800b30a:	3301      	adds	r3, #1
 800b30c:	61bb      	str	r3, [r7, #24]
 800b30e:	69bb      	ldr	r3, [r7, #24]
 800b310:	005b      	lsls	r3, r3, #1
 800b312:	68fa      	ldr	r2, [r7, #12]
 800b314:	4413      	add	r3, r2
 800b316:	881b      	ldrh	r3, [r3, #0]
 800b318:	2b20      	cmp	r3, #32
 800b31a:	d0f5      	beq.n	800b308 <create_name+0x12c>
 800b31c:	69bb      	ldr	r3, [r7, #24]
 800b31e:	005b      	lsls	r3, r3, #1
 800b320:	68fa      	ldr	r2, [r7, #12]
 800b322:	4413      	add	r3, r2
 800b324:	881b      	ldrh	r3, [r3, #0]
 800b326:	2b2e      	cmp	r3, #46	; 0x2e
 800b328:	d0ee      	beq.n	800b308 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800b32a:	69bb      	ldr	r3, [r7, #24]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d009      	beq.n	800b344 <create_name+0x168>
 800b330:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b334:	f043 0303 	orr.w	r3, r3, #3
 800b338:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800b33c:	e002      	b.n	800b344 <create_name+0x168>
 800b33e:	697b      	ldr	r3, [r7, #20]
 800b340:	3b01      	subs	r3, #1
 800b342:	617b      	str	r3, [r7, #20]
 800b344:	697b      	ldr	r3, [r7, #20]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d009      	beq.n	800b35e <create_name+0x182>
 800b34a:	697b      	ldr	r3, [r7, #20]
 800b34c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b350:	3b01      	subs	r3, #1
 800b352:	005b      	lsls	r3, r3, #1
 800b354:	68fa      	ldr	r2, [r7, #12]
 800b356:	4413      	add	r3, r2
 800b358:	881b      	ldrh	r3, [r3, #0]
 800b35a:	2b2e      	cmp	r3, #46	; 0x2e
 800b35c:	d1ef      	bne.n	800b33e <create_name+0x162>

	i = b = 0; ni = 8;
 800b35e:	2300      	movs	r3, #0
 800b360:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b364:	2300      	movs	r3, #0
 800b366:	623b      	str	r3, [r7, #32]
 800b368:	2308      	movs	r3, #8
 800b36a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800b36c:	69bb      	ldr	r3, [r7, #24]
 800b36e:	1c5a      	adds	r2, r3, #1
 800b370:	61ba      	str	r2, [r7, #24]
 800b372:	005b      	lsls	r3, r3, #1
 800b374:	68fa      	ldr	r2, [r7, #12]
 800b376:	4413      	add	r3, r2
 800b378:	881b      	ldrh	r3, [r3, #0]
 800b37a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800b37c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b37e:	2b00      	cmp	r3, #0
 800b380:	f000 8090 	beq.w	800b4a4 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800b384:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b386:	2b20      	cmp	r3, #32
 800b388:	d006      	beq.n	800b398 <create_name+0x1bc>
 800b38a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b38c:	2b2e      	cmp	r3, #46	; 0x2e
 800b38e:	d10a      	bne.n	800b3a6 <create_name+0x1ca>
 800b390:	69ba      	ldr	r2, [r7, #24]
 800b392:	697b      	ldr	r3, [r7, #20]
 800b394:	429a      	cmp	r2, r3
 800b396:	d006      	beq.n	800b3a6 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800b398:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b39c:	f043 0303 	orr.w	r3, r3, #3
 800b3a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b3a4:	e07d      	b.n	800b4a2 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800b3a6:	6a3a      	ldr	r2, [r7, #32]
 800b3a8:	69fb      	ldr	r3, [r7, #28]
 800b3aa:	429a      	cmp	r2, r3
 800b3ac:	d203      	bcs.n	800b3b6 <create_name+0x1da>
 800b3ae:	69ba      	ldr	r2, [r7, #24]
 800b3b0:	697b      	ldr	r3, [r7, #20]
 800b3b2:	429a      	cmp	r2, r3
 800b3b4:	d123      	bne.n	800b3fe <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800b3b6:	69fb      	ldr	r3, [r7, #28]
 800b3b8:	2b0b      	cmp	r3, #11
 800b3ba:	d106      	bne.n	800b3ca <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800b3bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b3c0:	f043 0303 	orr.w	r3, r3, #3
 800b3c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b3c8:	e075      	b.n	800b4b6 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800b3ca:	69ba      	ldr	r2, [r7, #24]
 800b3cc:	697b      	ldr	r3, [r7, #20]
 800b3ce:	429a      	cmp	r2, r3
 800b3d0:	d005      	beq.n	800b3de <create_name+0x202>
 800b3d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b3d6:	f043 0303 	orr.w	r3, r3, #3
 800b3da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800b3de:	69ba      	ldr	r2, [r7, #24]
 800b3e0:	697b      	ldr	r3, [r7, #20]
 800b3e2:	429a      	cmp	r2, r3
 800b3e4:	d866      	bhi.n	800b4b4 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800b3e6:	697b      	ldr	r3, [r7, #20]
 800b3e8:	61bb      	str	r3, [r7, #24]
 800b3ea:	2308      	movs	r3, #8
 800b3ec:	623b      	str	r3, [r7, #32]
 800b3ee:	230b      	movs	r3, #11
 800b3f0:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800b3f2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b3f6:	009b      	lsls	r3, r3, #2
 800b3f8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b3fc:	e051      	b.n	800b4a2 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800b3fe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b400:	2b7f      	cmp	r3, #127	; 0x7f
 800b402:	d914      	bls.n	800b42e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800b404:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b406:	2100      	movs	r1, #0
 800b408:	4618      	mov	r0, r3
 800b40a:	f000 ffd1 	bl	800c3b0 <ff_convert>
 800b40e:	4603      	mov	r3, r0
 800b410:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800b412:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b414:	2b00      	cmp	r3, #0
 800b416:	d004      	beq.n	800b422 <create_name+0x246>
 800b418:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b41a:	3b80      	subs	r3, #128	; 0x80
 800b41c:	4a23      	ldr	r2, [pc, #140]	; (800b4ac <create_name+0x2d0>)
 800b41e:	5cd3      	ldrb	r3, [r2, r3]
 800b420:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800b422:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b426:	f043 0302 	orr.w	r3, r3, #2
 800b42a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800b42e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b430:	2b00      	cmp	r3, #0
 800b432:	d007      	beq.n	800b444 <create_name+0x268>
 800b434:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b436:	4619      	mov	r1, r3
 800b438:	481d      	ldr	r0, [pc, #116]	; (800b4b0 <create_name+0x2d4>)
 800b43a:	f7fe fd2a 	bl	8009e92 <chk_chr>
 800b43e:	4603      	mov	r3, r0
 800b440:	2b00      	cmp	r3, #0
 800b442:	d008      	beq.n	800b456 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800b444:	235f      	movs	r3, #95	; 0x5f
 800b446:	84bb      	strh	r3, [r7, #36]	; 0x24
 800b448:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b44c:	f043 0303 	orr.w	r3, r3, #3
 800b450:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b454:	e01b      	b.n	800b48e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800b456:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b458:	2b40      	cmp	r3, #64	; 0x40
 800b45a:	d909      	bls.n	800b470 <create_name+0x294>
 800b45c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b45e:	2b5a      	cmp	r3, #90	; 0x5a
 800b460:	d806      	bhi.n	800b470 <create_name+0x294>
					b |= 2;
 800b462:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b466:	f043 0302 	orr.w	r3, r3, #2
 800b46a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b46e:	e00e      	b.n	800b48e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800b470:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b472:	2b60      	cmp	r3, #96	; 0x60
 800b474:	d90b      	bls.n	800b48e <create_name+0x2b2>
 800b476:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b478:	2b7a      	cmp	r3, #122	; 0x7a
 800b47a:	d808      	bhi.n	800b48e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800b47c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b480:	f043 0301 	orr.w	r3, r3, #1
 800b484:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b488:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b48a:	3b20      	subs	r3, #32
 800b48c:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800b48e:	6a3b      	ldr	r3, [r7, #32]
 800b490:	1c5a      	adds	r2, r3, #1
 800b492:	623a      	str	r2, [r7, #32]
 800b494:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b496:	b2d1      	uxtb	r1, r2
 800b498:	687a      	ldr	r2, [r7, #4]
 800b49a:	4413      	add	r3, r2
 800b49c:	460a      	mov	r2, r1
 800b49e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800b4a2:	e763      	b.n	800b36c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800b4a4:	bf00      	nop
 800b4a6:	e006      	b.n	800b4b6 <create_name+0x2da>
 800b4a8:	0800f2e4 	.word	0x0800f2e4
 800b4ac:	0800f360 	.word	0x0800f360
 800b4b0:	0800f2f0 	.word	0x0800f2f0
			if (si > di) break;			/* No extension */
 800b4b4:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b4bc:	2be5      	cmp	r3, #229	; 0xe5
 800b4be:	d103      	bne.n	800b4c8 <create_name+0x2ec>
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	2205      	movs	r2, #5
 800b4c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800b4c8:	69fb      	ldr	r3, [r7, #28]
 800b4ca:	2b08      	cmp	r3, #8
 800b4cc:	d104      	bne.n	800b4d8 <create_name+0x2fc>
 800b4ce:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b4d2:	009b      	lsls	r3, r3, #2
 800b4d4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800b4d8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b4dc:	f003 030c 	and.w	r3, r3, #12
 800b4e0:	2b0c      	cmp	r3, #12
 800b4e2:	d005      	beq.n	800b4f0 <create_name+0x314>
 800b4e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b4e8:	f003 0303 	and.w	r3, r3, #3
 800b4ec:	2b03      	cmp	r3, #3
 800b4ee:	d105      	bne.n	800b4fc <create_name+0x320>
 800b4f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b4f4:	f043 0302 	orr.w	r3, r3, #2
 800b4f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800b4fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b500:	f003 0302 	and.w	r3, r3, #2
 800b504:	2b00      	cmp	r3, #0
 800b506:	d117      	bne.n	800b538 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800b508:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b50c:	f003 0303 	and.w	r3, r3, #3
 800b510:	2b01      	cmp	r3, #1
 800b512:	d105      	bne.n	800b520 <create_name+0x344>
 800b514:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b518:	f043 0310 	orr.w	r3, r3, #16
 800b51c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800b520:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b524:	f003 030c 	and.w	r3, r3, #12
 800b528:	2b04      	cmp	r3, #4
 800b52a:	d105      	bne.n	800b538 <create_name+0x35c>
 800b52c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b530:	f043 0308 	orr.w	r3, r3, #8
 800b534:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800b53e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800b542:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800b544:	4618      	mov	r0, r3
 800b546:	3728      	adds	r7, #40	; 0x28
 800b548:	46bd      	mov	sp, r7
 800b54a:	bd80      	pop	{r7, pc}

0800b54c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b086      	sub	sp, #24
 800b550:	af00      	add	r7, sp, #0
 800b552:	6078      	str	r0, [r7, #4]
 800b554:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800b55a:	693b      	ldr	r3, [r7, #16]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800b560:	e002      	b.n	800b568 <follow_path+0x1c>
 800b562:	683b      	ldr	r3, [r7, #0]
 800b564:	3301      	adds	r3, #1
 800b566:	603b      	str	r3, [r7, #0]
 800b568:	683b      	ldr	r3, [r7, #0]
 800b56a:	781b      	ldrb	r3, [r3, #0]
 800b56c:	2b2f      	cmp	r3, #47	; 0x2f
 800b56e:	d0f8      	beq.n	800b562 <follow_path+0x16>
 800b570:	683b      	ldr	r3, [r7, #0]
 800b572:	781b      	ldrb	r3, [r3, #0]
 800b574:	2b5c      	cmp	r3, #92	; 0x5c
 800b576:	d0f4      	beq.n	800b562 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800b578:	693b      	ldr	r3, [r7, #16]
 800b57a:	2200      	movs	r2, #0
 800b57c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800b57e:	683b      	ldr	r3, [r7, #0]
 800b580:	781b      	ldrb	r3, [r3, #0]
 800b582:	2b1f      	cmp	r3, #31
 800b584:	d80a      	bhi.n	800b59c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	2280      	movs	r2, #128	; 0x80
 800b58a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800b58e:	2100      	movs	r1, #0
 800b590:	6878      	ldr	r0, [r7, #4]
 800b592:	f7ff f91c 	bl	800a7ce <dir_sdi>
 800b596:	4603      	mov	r3, r0
 800b598:	75fb      	strb	r3, [r7, #23]
 800b59a:	e043      	b.n	800b624 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b59c:	463b      	mov	r3, r7
 800b59e:	4619      	mov	r1, r3
 800b5a0:	6878      	ldr	r0, [r7, #4]
 800b5a2:	f7ff fe1b 	bl	800b1dc <create_name>
 800b5a6:	4603      	mov	r3, r0
 800b5a8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b5aa:	7dfb      	ldrb	r3, [r7, #23]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d134      	bne.n	800b61a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800b5b0:	6878      	ldr	r0, [r7, #4]
 800b5b2:	f7ff fc5a 	bl	800ae6a <dir_find>
 800b5b6:	4603      	mov	r3, r0
 800b5b8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800b5c0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800b5c2:	7dfb      	ldrb	r3, [r7, #23]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d00a      	beq.n	800b5de <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800b5c8:	7dfb      	ldrb	r3, [r7, #23]
 800b5ca:	2b04      	cmp	r3, #4
 800b5cc:	d127      	bne.n	800b61e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800b5ce:	7afb      	ldrb	r3, [r7, #11]
 800b5d0:	f003 0304 	and.w	r3, r3, #4
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d122      	bne.n	800b61e <follow_path+0xd2>
 800b5d8:	2305      	movs	r3, #5
 800b5da:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800b5dc:	e01f      	b.n	800b61e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b5de:	7afb      	ldrb	r3, [r7, #11]
 800b5e0:	f003 0304 	and.w	r3, r3, #4
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d11c      	bne.n	800b622 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800b5e8:	693b      	ldr	r3, [r7, #16]
 800b5ea:	799b      	ldrb	r3, [r3, #6]
 800b5ec:	f003 0310 	and.w	r3, r3, #16
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d102      	bne.n	800b5fa <follow_path+0xae>
				res = FR_NO_PATH; break;
 800b5f4:	2305      	movs	r3, #5
 800b5f6:	75fb      	strb	r3, [r7, #23]
 800b5f8:	e014      	b.n	800b624 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	695b      	ldr	r3, [r3, #20]
 800b604:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b608:	4413      	add	r3, r2
 800b60a:	4619      	mov	r1, r3
 800b60c:	68f8      	ldr	r0, [r7, #12]
 800b60e:	f7ff fa65 	bl	800aadc <ld_clust>
 800b612:	4602      	mov	r2, r0
 800b614:	693b      	ldr	r3, [r7, #16]
 800b616:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b618:	e7c0      	b.n	800b59c <follow_path+0x50>
			if (res != FR_OK) break;
 800b61a:	bf00      	nop
 800b61c:	e002      	b.n	800b624 <follow_path+0xd8>
				break;
 800b61e:	bf00      	nop
 800b620:	e000      	b.n	800b624 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b622:	bf00      	nop
			}
		}
	}

	return res;
 800b624:	7dfb      	ldrb	r3, [r7, #23]
}
 800b626:	4618      	mov	r0, r3
 800b628:	3718      	adds	r7, #24
 800b62a:	46bd      	mov	sp, r7
 800b62c:	bd80      	pop	{r7, pc}

0800b62e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800b62e:	b480      	push	{r7}
 800b630:	b087      	sub	sp, #28
 800b632:	af00      	add	r7, sp, #0
 800b634:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800b636:	f04f 33ff 	mov.w	r3, #4294967295
 800b63a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d031      	beq.n	800b6a8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	617b      	str	r3, [r7, #20]
 800b64a:	e002      	b.n	800b652 <get_ldnumber+0x24>
 800b64c:	697b      	ldr	r3, [r7, #20]
 800b64e:	3301      	adds	r3, #1
 800b650:	617b      	str	r3, [r7, #20]
 800b652:	697b      	ldr	r3, [r7, #20]
 800b654:	781b      	ldrb	r3, [r3, #0]
 800b656:	2b1f      	cmp	r3, #31
 800b658:	d903      	bls.n	800b662 <get_ldnumber+0x34>
 800b65a:	697b      	ldr	r3, [r7, #20]
 800b65c:	781b      	ldrb	r3, [r3, #0]
 800b65e:	2b3a      	cmp	r3, #58	; 0x3a
 800b660:	d1f4      	bne.n	800b64c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800b662:	697b      	ldr	r3, [r7, #20]
 800b664:	781b      	ldrb	r3, [r3, #0]
 800b666:	2b3a      	cmp	r3, #58	; 0x3a
 800b668:	d11c      	bne.n	800b6a4 <get_ldnumber+0x76>
			tp = *path;
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	1c5a      	adds	r2, r3, #1
 800b674:	60fa      	str	r2, [r7, #12]
 800b676:	781b      	ldrb	r3, [r3, #0]
 800b678:	3b30      	subs	r3, #48	; 0x30
 800b67a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800b67c:	68bb      	ldr	r3, [r7, #8]
 800b67e:	2b09      	cmp	r3, #9
 800b680:	d80e      	bhi.n	800b6a0 <get_ldnumber+0x72>
 800b682:	68fa      	ldr	r2, [r7, #12]
 800b684:	697b      	ldr	r3, [r7, #20]
 800b686:	429a      	cmp	r2, r3
 800b688:	d10a      	bne.n	800b6a0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800b68a:	68bb      	ldr	r3, [r7, #8]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d107      	bne.n	800b6a0 <get_ldnumber+0x72>
					vol = (int)i;
 800b690:	68bb      	ldr	r3, [r7, #8]
 800b692:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800b694:	697b      	ldr	r3, [r7, #20]
 800b696:	3301      	adds	r3, #1
 800b698:	617b      	str	r3, [r7, #20]
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	697a      	ldr	r2, [r7, #20]
 800b69e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800b6a0:	693b      	ldr	r3, [r7, #16]
 800b6a2:	e002      	b.n	800b6aa <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800b6a4:	2300      	movs	r3, #0
 800b6a6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800b6a8:	693b      	ldr	r3, [r7, #16]
}
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	371c      	adds	r7, #28
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b4:	4770      	bx	lr
	...

0800b6b8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b082      	sub	sp, #8
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
 800b6c0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	70da      	strb	r2, [r3, #3]
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	f04f 32ff 	mov.w	r2, #4294967295
 800b6ce:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800b6d0:	6839      	ldr	r1, [r7, #0]
 800b6d2:	6878      	ldr	r0, [r7, #4]
 800b6d4:	f7fe fd6c 	bl	800a1b0 <move_window>
 800b6d8:	4603      	mov	r3, r0
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d001      	beq.n	800b6e2 <check_fs+0x2a>
 800b6de:	2304      	movs	r3, #4
 800b6e0:	e038      	b.n	800b754 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	3334      	adds	r3, #52	; 0x34
 800b6e6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	f7fe faec 	bl	8009cc8 <ld_word>
 800b6f0:	4603      	mov	r3, r0
 800b6f2:	461a      	mov	r2, r3
 800b6f4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800b6f8:	429a      	cmp	r2, r3
 800b6fa:	d001      	beq.n	800b700 <check_fs+0x48>
 800b6fc:	2303      	movs	r3, #3
 800b6fe:	e029      	b.n	800b754 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b706:	2be9      	cmp	r3, #233	; 0xe9
 800b708:	d009      	beq.n	800b71e <check_fs+0x66>
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b710:	2beb      	cmp	r3, #235	; 0xeb
 800b712:	d11e      	bne.n	800b752 <check_fs+0x9a>
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800b71a:	2b90      	cmp	r3, #144	; 0x90
 800b71c:	d119      	bne.n	800b752 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	3334      	adds	r3, #52	; 0x34
 800b722:	3336      	adds	r3, #54	; 0x36
 800b724:	4618      	mov	r0, r3
 800b726:	f7fe fae7 	bl	8009cf8 <ld_dword>
 800b72a:	4603      	mov	r3, r0
 800b72c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b730:	4a0a      	ldr	r2, [pc, #40]	; (800b75c <check_fs+0xa4>)
 800b732:	4293      	cmp	r3, r2
 800b734:	d101      	bne.n	800b73a <check_fs+0x82>
 800b736:	2300      	movs	r3, #0
 800b738:	e00c      	b.n	800b754 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	3334      	adds	r3, #52	; 0x34
 800b73e:	3352      	adds	r3, #82	; 0x52
 800b740:	4618      	mov	r0, r3
 800b742:	f7fe fad9 	bl	8009cf8 <ld_dword>
 800b746:	4603      	mov	r3, r0
 800b748:	4a05      	ldr	r2, [pc, #20]	; (800b760 <check_fs+0xa8>)
 800b74a:	4293      	cmp	r3, r2
 800b74c:	d101      	bne.n	800b752 <check_fs+0x9a>
 800b74e:	2300      	movs	r3, #0
 800b750:	e000      	b.n	800b754 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800b752:	2302      	movs	r3, #2
}
 800b754:	4618      	mov	r0, r3
 800b756:	3708      	adds	r7, #8
 800b758:	46bd      	mov	sp, r7
 800b75a:	bd80      	pop	{r7, pc}
 800b75c:	00544146 	.word	0x00544146
 800b760:	33544146 	.word	0x33544146

0800b764 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800b764:	b580      	push	{r7, lr}
 800b766:	b096      	sub	sp, #88	; 0x58
 800b768:	af00      	add	r7, sp, #0
 800b76a:	60f8      	str	r0, [r7, #12]
 800b76c:	60b9      	str	r1, [r7, #8]
 800b76e:	4613      	mov	r3, r2
 800b770:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800b772:	68bb      	ldr	r3, [r7, #8]
 800b774:	2200      	movs	r2, #0
 800b776:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800b778:	68f8      	ldr	r0, [r7, #12]
 800b77a:	f7ff ff58 	bl	800b62e <get_ldnumber>
 800b77e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800b780:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b782:	2b00      	cmp	r3, #0
 800b784:	da01      	bge.n	800b78a <find_volume+0x26>
 800b786:	230b      	movs	r3, #11
 800b788:	e230      	b.n	800bbec <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800b78a:	4aa1      	ldr	r2, [pc, #644]	; (800ba10 <find_volume+0x2ac>)
 800b78c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b78e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b792:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800b794:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b796:	2b00      	cmp	r3, #0
 800b798:	d101      	bne.n	800b79e <find_volume+0x3a>
 800b79a:	230c      	movs	r3, #12
 800b79c:	e226      	b.n	800bbec <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800b79e:	68bb      	ldr	r3, [r7, #8]
 800b7a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b7a2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800b7a4:	79fb      	ldrb	r3, [r7, #7]
 800b7a6:	f023 0301 	bic.w	r3, r3, #1
 800b7aa:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800b7ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7ae:	781b      	ldrb	r3, [r3, #0]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d01a      	beq.n	800b7ea <find_volume+0x86>
		stat = disk_status(fs->drv);
 800b7b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7b6:	785b      	ldrb	r3, [r3, #1]
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	f7fe fa05 	bl	8009bc8 <disk_status>
 800b7be:	4603      	mov	r3, r0
 800b7c0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800b7c4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b7c8:	f003 0301 	and.w	r3, r3, #1
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d10c      	bne.n	800b7ea <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800b7d0:	79fb      	ldrb	r3, [r7, #7]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d007      	beq.n	800b7e6 <find_volume+0x82>
 800b7d6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b7da:	f003 0304 	and.w	r3, r3, #4
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d001      	beq.n	800b7e6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800b7e2:	230a      	movs	r3, #10
 800b7e4:	e202      	b.n	800bbec <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	e200      	b.n	800bbec <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800b7ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7ec:	2200      	movs	r2, #0
 800b7ee:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800b7f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b7f2:	b2da      	uxtb	r2, r3
 800b7f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7f6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800b7f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7fa:	785b      	ldrb	r3, [r3, #1]
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	f7fe f9fd 	bl	8009bfc <disk_initialize>
 800b802:	4603      	mov	r3, r0
 800b804:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800b808:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b80c:	f003 0301 	and.w	r3, r3, #1
 800b810:	2b00      	cmp	r3, #0
 800b812:	d001      	beq.n	800b818 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800b814:	2303      	movs	r3, #3
 800b816:	e1e9      	b.n	800bbec <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800b818:	79fb      	ldrb	r3, [r7, #7]
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d007      	beq.n	800b82e <find_volume+0xca>
 800b81e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b822:	f003 0304 	and.w	r3, r3, #4
 800b826:	2b00      	cmp	r3, #0
 800b828:	d001      	beq.n	800b82e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800b82a:	230a      	movs	r3, #10
 800b82c:	e1de      	b.n	800bbec <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800b82e:	2300      	movs	r3, #0
 800b830:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800b832:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b834:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b836:	f7ff ff3f 	bl	800b6b8 <check_fs>
 800b83a:	4603      	mov	r3, r0
 800b83c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800b840:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b844:	2b02      	cmp	r3, #2
 800b846:	d149      	bne.n	800b8dc <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b848:	2300      	movs	r3, #0
 800b84a:	643b      	str	r3, [r7, #64]	; 0x40
 800b84c:	e01e      	b.n	800b88c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800b84e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b850:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b854:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b856:	011b      	lsls	r3, r3, #4
 800b858:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800b85c:	4413      	add	r3, r2
 800b85e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800b860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b862:	3304      	adds	r3, #4
 800b864:	781b      	ldrb	r3, [r3, #0]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d006      	beq.n	800b878 <find_volume+0x114>
 800b86a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b86c:	3308      	adds	r3, #8
 800b86e:	4618      	mov	r0, r3
 800b870:	f7fe fa42 	bl	8009cf8 <ld_dword>
 800b874:	4602      	mov	r2, r0
 800b876:	e000      	b.n	800b87a <find_volume+0x116>
 800b878:	2200      	movs	r2, #0
 800b87a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b87c:	009b      	lsls	r3, r3, #2
 800b87e:	3358      	adds	r3, #88	; 0x58
 800b880:	443b      	add	r3, r7
 800b882:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b886:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b888:	3301      	adds	r3, #1
 800b88a:	643b      	str	r3, [r7, #64]	; 0x40
 800b88c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b88e:	2b03      	cmp	r3, #3
 800b890:	d9dd      	bls.n	800b84e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800b892:	2300      	movs	r3, #0
 800b894:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800b896:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d002      	beq.n	800b8a2 <find_volume+0x13e>
 800b89c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b89e:	3b01      	subs	r3, #1
 800b8a0:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800b8a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b8a4:	009b      	lsls	r3, r3, #2
 800b8a6:	3358      	adds	r3, #88	; 0x58
 800b8a8:	443b      	add	r3, r7
 800b8aa:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800b8ae:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800b8b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d005      	beq.n	800b8c2 <find_volume+0x15e>
 800b8b6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b8b8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b8ba:	f7ff fefd 	bl	800b6b8 <check_fs>
 800b8be:	4603      	mov	r3, r0
 800b8c0:	e000      	b.n	800b8c4 <find_volume+0x160>
 800b8c2:	2303      	movs	r3, #3
 800b8c4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800b8c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b8cc:	2b01      	cmp	r3, #1
 800b8ce:	d905      	bls.n	800b8dc <find_volume+0x178>
 800b8d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b8d2:	3301      	adds	r3, #1
 800b8d4:	643b      	str	r3, [r7, #64]	; 0x40
 800b8d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b8d8:	2b03      	cmp	r3, #3
 800b8da:	d9e2      	bls.n	800b8a2 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800b8dc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b8e0:	2b04      	cmp	r3, #4
 800b8e2:	d101      	bne.n	800b8e8 <find_volume+0x184>
 800b8e4:	2301      	movs	r3, #1
 800b8e6:	e181      	b.n	800bbec <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800b8e8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b8ec:	2b01      	cmp	r3, #1
 800b8ee:	d901      	bls.n	800b8f4 <find_volume+0x190>
 800b8f0:	230d      	movs	r3, #13
 800b8f2:	e17b      	b.n	800bbec <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800b8f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8f6:	3334      	adds	r3, #52	; 0x34
 800b8f8:	330b      	adds	r3, #11
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	f7fe f9e4 	bl	8009cc8 <ld_word>
 800b900:	4603      	mov	r3, r0
 800b902:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b906:	d001      	beq.n	800b90c <find_volume+0x1a8>
 800b908:	230d      	movs	r3, #13
 800b90a:	e16f      	b.n	800bbec <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800b90c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b90e:	3334      	adds	r3, #52	; 0x34
 800b910:	3316      	adds	r3, #22
 800b912:	4618      	mov	r0, r3
 800b914:	f7fe f9d8 	bl	8009cc8 <ld_word>
 800b918:	4603      	mov	r3, r0
 800b91a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800b91c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d106      	bne.n	800b930 <find_volume+0x1cc>
 800b922:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b924:	3334      	adds	r3, #52	; 0x34
 800b926:	3324      	adds	r3, #36	; 0x24
 800b928:	4618      	mov	r0, r3
 800b92a:	f7fe f9e5 	bl	8009cf8 <ld_dword>
 800b92e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800b930:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b932:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b934:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800b936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b938:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800b93c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b93e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800b940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b942:	789b      	ldrb	r3, [r3, #2]
 800b944:	2b01      	cmp	r3, #1
 800b946:	d005      	beq.n	800b954 <find_volume+0x1f0>
 800b948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b94a:	789b      	ldrb	r3, [r3, #2]
 800b94c:	2b02      	cmp	r3, #2
 800b94e:	d001      	beq.n	800b954 <find_volume+0x1f0>
 800b950:	230d      	movs	r3, #13
 800b952:	e14b      	b.n	800bbec <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800b954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b956:	789b      	ldrb	r3, [r3, #2]
 800b958:	461a      	mov	r2, r3
 800b95a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b95c:	fb02 f303 	mul.w	r3, r2, r3
 800b960:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800b962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b964:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b968:	b29a      	uxth	r2, r3
 800b96a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b96c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800b96e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b970:	895b      	ldrh	r3, [r3, #10]
 800b972:	2b00      	cmp	r3, #0
 800b974:	d008      	beq.n	800b988 <find_volume+0x224>
 800b976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b978:	895b      	ldrh	r3, [r3, #10]
 800b97a:	461a      	mov	r2, r3
 800b97c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b97e:	895b      	ldrh	r3, [r3, #10]
 800b980:	3b01      	subs	r3, #1
 800b982:	4013      	ands	r3, r2
 800b984:	2b00      	cmp	r3, #0
 800b986:	d001      	beq.n	800b98c <find_volume+0x228>
 800b988:	230d      	movs	r3, #13
 800b98a:	e12f      	b.n	800bbec <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800b98c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b98e:	3334      	adds	r3, #52	; 0x34
 800b990:	3311      	adds	r3, #17
 800b992:	4618      	mov	r0, r3
 800b994:	f7fe f998 	bl	8009cc8 <ld_word>
 800b998:	4603      	mov	r3, r0
 800b99a:	461a      	mov	r2, r3
 800b99c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b99e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800b9a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9a2:	891b      	ldrh	r3, [r3, #8]
 800b9a4:	f003 030f 	and.w	r3, r3, #15
 800b9a8:	b29b      	uxth	r3, r3
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d001      	beq.n	800b9b2 <find_volume+0x24e>
 800b9ae:	230d      	movs	r3, #13
 800b9b0:	e11c      	b.n	800bbec <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800b9b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9b4:	3334      	adds	r3, #52	; 0x34
 800b9b6:	3313      	adds	r3, #19
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	f7fe f985 	bl	8009cc8 <ld_word>
 800b9be:	4603      	mov	r3, r0
 800b9c0:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800b9c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d106      	bne.n	800b9d6 <find_volume+0x272>
 800b9c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9ca:	3334      	adds	r3, #52	; 0x34
 800b9cc:	3320      	adds	r3, #32
 800b9ce:	4618      	mov	r0, r3
 800b9d0:	f7fe f992 	bl	8009cf8 <ld_dword>
 800b9d4:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800b9d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9d8:	3334      	adds	r3, #52	; 0x34
 800b9da:	330e      	adds	r3, #14
 800b9dc:	4618      	mov	r0, r3
 800b9de:	f7fe f973 	bl	8009cc8 <ld_word>
 800b9e2:	4603      	mov	r3, r0
 800b9e4:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800b9e6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d101      	bne.n	800b9f0 <find_volume+0x28c>
 800b9ec:	230d      	movs	r3, #13
 800b9ee:	e0fd      	b.n	800bbec <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800b9f0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b9f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b9f4:	4413      	add	r3, r2
 800b9f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b9f8:	8912      	ldrh	r2, [r2, #8]
 800b9fa:	0912      	lsrs	r2, r2, #4
 800b9fc:	b292      	uxth	r2, r2
 800b9fe:	4413      	add	r3, r2
 800ba00:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800ba02:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ba04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba06:	429a      	cmp	r2, r3
 800ba08:	d204      	bcs.n	800ba14 <find_volume+0x2b0>
 800ba0a:	230d      	movs	r3, #13
 800ba0c:	e0ee      	b.n	800bbec <find_volume+0x488>
 800ba0e:	bf00      	nop
 800ba10:	20000bb8 	.word	0x20000bb8
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800ba14:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ba16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba18:	1ad3      	subs	r3, r2, r3
 800ba1a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ba1c:	8952      	ldrh	r2, [r2, #10]
 800ba1e:	fbb3 f3f2 	udiv	r3, r3, r2
 800ba22:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800ba24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d101      	bne.n	800ba2e <find_volume+0x2ca>
 800ba2a:	230d      	movs	r3, #13
 800ba2c:	e0de      	b.n	800bbec <find_volume+0x488>
		fmt = FS_FAT32;
 800ba2e:	2303      	movs	r3, #3
 800ba30:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800ba34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba36:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800ba3a:	4293      	cmp	r3, r2
 800ba3c:	d802      	bhi.n	800ba44 <find_volume+0x2e0>
 800ba3e:	2302      	movs	r3, #2
 800ba40:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800ba44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba46:	f640 72f5 	movw	r2, #4085	; 0xff5
 800ba4a:	4293      	cmp	r3, r2
 800ba4c:	d802      	bhi.n	800ba54 <find_volume+0x2f0>
 800ba4e:	2301      	movs	r3, #1
 800ba50:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800ba54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba56:	1c9a      	adds	r2, r3, #2
 800ba58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba5a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800ba5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba5e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ba60:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800ba62:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ba64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ba66:	441a      	add	r2, r3
 800ba68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba6a:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800ba6c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ba6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba70:	441a      	add	r2, r3
 800ba72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba74:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800ba76:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ba7a:	2b03      	cmp	r3, #3
 800ba7c:	d11e      	bne.n	800babc <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800ba7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba80:	3334      	adds	r3, #52	; 0x34
 800ba82:	332a      	adds	r3, #42	; 0x2a
 800ba84:	4618      	mov	r0, r3
 800ba86:	f7fe f91f 	bl	8009cc8 <ld_word>
 800ba8a:	4603      	mov	r3, r0
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d001      	beq.n	800ba94 <find_volume+0x330>
 800ba90:	230d      	movs	r3, #13
 800ba92:	e0ab      	b.n	800bbec <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800ba94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba96:	891b      	ldrh	r3, [r3, #8]
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d001      	beq.n	800baa0 <find_volume+0x33c>
 800ba9c:	230d      	movs	r3, #13
 800ba9e:	e0a5      	b.n	800bbec <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800baa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800baa2:	3334      	adds	r3, #52	; 0x34
 800baa4:	332c      	adds	r3, #44	; 0x2c
 800baa6:	4618      	mov	r0, r3
 800baa8:	f7fe f926 	bl	8009cf8 <ld_dword>
 800baac:	4602      	mov	r2, r0
 800baae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bab0:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800bab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bab4:	699b      	ldr	r3, [r3, #24]
 800bab6:	009b      	lsls	r3, r3, #2
 800bab8:	647b      	str	r3, [r7, #68]	; 0x44
 800baba:	e01f      	b.n	800bafc <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800babc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800babe:	891b      	ldrh	r3, [r3, #8]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d101      	bne.n	800bac8 <find_volume+0x364>
 800bac4:	230d      	movs	r3, #13
 800bac6:	e091      	b.n	800bbec <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800bac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800baca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bacc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bace:	441a      	add	r2, r3
 800bad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bad2:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800bad4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bad8:	2b02      	cmp	r3, #2
 800bada:	d103      	bne.n	800bae4 <find_volume+0x380>
 800badc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bade:	699b      	ldr	r3, [r3, #24]
 800bae0:	005b      	lsls	r3, r3, #1
 800bae2:	e00a      	b.n	800bafa <find_volume+0x396>
 800bae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bae6:	699a      	ldr	r2, [r3, #24]
 800bae8:	4613      	mov	r3, r2
 800baea:	005b      	lsls	r3, r3, #1
 800baec:	4413      	add	r3, r2
 800baee:	085a      	lsrs	r2, r3, #1
 800baf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800baf2:	699b      	ldr	r3, [r3, #24]
 800baf4:	f003 0301 	and.w	r3, r3, #1
 800baf8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800bafa:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800bafc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bafe:	69da      	ldr	r2, [r3, #28]
 800bb00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bb02:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800bb06:	0a5b      	lsrs	r3, r3, #9
 800bb08:	429a      	cmp	r2, r3
 800bb0a:	d201      	bcs.n	800bb10 <find_volume+0x3ac>
 800bb0c:	230d      	movs	r3, #13
 800bb0e:	e06d      	b.n	800bbec <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800bb10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb12:	f04f 32ff 	mov.w	r2, #4294967295
 800bb16:	615a      	str	r2, [r3, #20]
 800bb18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb1a:	695a      	ldr	r2, [r3, #20]
 800bb1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb1e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800bb20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb22:	2280      	movs	r2, #128	; 0x80
 800bb24:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800bb26:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bb2a:	2b03      	cmp	r3, #3
 800bb2c:	d149      	bne.n	800bbc2 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800bb2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb30:	3334      	adds	r3, #52	; 0x34
 800bb32:	3330      	adds	r3, #48	; 0x30
 800bb34:	4618      	mov	r0, r3
 800bb36:	f7fe f8c7 	bl	8009cc8 <ld_word>
 800bb3a:	4603      	mov	r3, r0
 800bb3c:	2b01      	cmp	r3, #1
 800bb3e:	d140      	bne.n	800bbc2 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800bb40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bb42:	3301      	adds	r3, #1
 800bb44:	4619      	mov	r1, r3
 800bb46:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bb48:	f7fe fb32 	bl	800a1b0 <move_window>
 800bb4c:	4603      	mov	r3, r0
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d137      	bne.n	800bbc2 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800bb52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb54:	2200      	movs	r2, #0
 800bb56:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800bb58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb5a:	3334      	adds	r3, #52	; 0x34
 800bb5c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800bb60:	4618      	mov	r0, r3
 800bb62:	f7fe f8b1 	bl	8009cc8 <ld_word>
 800bb66:	4603      	mov	r3, r0
 800bb68:	461a      	mov	r2, r3
 800bb6a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800bb6e:	429a      	cmp	r2, r3
 800bb70:	d127      	bne.n	800bbc2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800bb72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb74:	3334      	adds	r3, #52	; 0x34
 800bb76:	4618      	mov	r0, r3
 800bb78:	f7fe f8be 	bl	8009cf8 <ld_dword>
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	4a1d      	ldr	r2, [pc, #116]	; (800bbf4 <find_volume+0x490>)
 800bb80:	4293      	cmp	r3, r2
 800bb82:	d11e      	bne.n	800bbc2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800bb84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb86:	3334      	adds	r3, #52	; 0x34
 800bb88:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	f7fe f8b3 	bl	8009cf8 <ld_dword>
 800bb92:	4603      	mov	r3, r0
 800bb94:	4a18      	ldr	r2, [pc, #96]	; (800bbf8 <find_volume+0x494>)
 800bb96:	4293      	cmp	r3, r2
 800bb98:	d113      	bne.n	800bbc2 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800bb9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb9c:	3334      	adds	r3, #52	; 0x34
 800bb9e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800bba2:	4618      	mov	r0, r3
 800bba4:	f7fe f8a8 	bl	8009cf8 <ld_dword>
 800bba8:	4602      	mov	r2, r0
 800bbaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbac:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800bbae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbb0:	3334      	adds	r3, #52	; 0x34
 800bbb2:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	f7fe f89e 	bl	8009cf8 <ld_dword>
 800bbbc:	4602      	mov	r2, r0
 800bbbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbc0:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800bbc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbc4:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800bbc8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800bbca:	4b0c      	ldr	r3, [pc, #48]	; (800bbfc <find_volume+0x498>)
 800bbcc:	881b      	ldrh	r3, [r3, #0]
 800bbce:	3301      	adds	r3, #1
 800bbd0:	b29a      	uxth	r2, r3
 800bbd2:	4b0a      	ldr	r3, [pc, #40]	; (800bbfc <find_volume+0x498>)
 800bbd4:	801a      	strh	r2, [r3, #0]
 800bbd6:	4b09      	ldr	r3, [pc, #36]	; (800bbfc <find_volume+0x498>)
 800bbd8:	881a      	ldrh	r2, [r3, #0]
 800bbda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbdc:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800bbde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbe0:	4a07      	ldr	r2, [pc, #28]	; (800bc00 <find_volume+0x49c>)
 800bbe2:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800bbe4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bbe6:	f7fe fa7b 	bl	800a0e0 <clear_lock>
#endif
	return FR_OK;
 800bbea:	2300      	movs	r3, #0
}
 800bbec:	4618      	mov	r0, r3
 800bbee:	3758      	adds	r7, #88	; 0x58
 800bbf0:	46bd      	mov	sp, r7
 800bbf2:	bd80      	pop	{r7, pc}
 800bbf4:	41615252 	.word	0x41615252
 800bbf8:	61417272 	.word	0x61417272
 800bbfc:	20000bbc 	.word	0x20000bbc
 800bc00:	20000be0 	.word	0x20000be0

0800bc04 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800bc04:	b580      	push	{r7, lr}
 800bc06:	b084      	sub	sp, #16
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	6078      	str	r0, [r7, #4]
 800bc0c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800bc0e:	2309      	movs	r3, #9
 800bc10:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d01c      	beq.n	800bc52 <validate+0x4e>
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d018      	beq.n	800bc52 <validate+0x4e>
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	781b      	ldrb	r3, [r3, #0]
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d013      	beq.n	800bc52 <validate+0x4e>
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	889a      	ldrh	r2, [r3, #4]
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	88db      	ldrh	r3, [r3, #6]
 800bc34:	429a      	cmp	r2, r3
 800bc36:	d10c      	bne.n	800bc52 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	785b      	ldrb	r3, [r3, #1]
 800bc3e:	4618      	mov	r0, r3
 800bc40:	f7fd ffc2 	bl	8009bc8 <disk_status>
 800bc44:	4603      	mov	r3, r0
 800bc46:	f003 0301 	and.w	r3, r3, #1
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d101      	bne.n	800bc52 <validate+0x4e>
			res = FR_OK;
 800bc4e:	2300      	movs	r3, #0
 800bc50:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800bc52:	7bfb      	ldrb	r3, [r7, #15]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d102      	bne.n	800bc5e <validate+0x5a>
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	e000      	b.n	800bc60 <validate+0x5c>
 800bc5e:	2300      	movs	r3, #0
 800bc60:	683a      	ldr	r2, [r7, #0]
 800bc62:	6013      	str	r3, [r2, #0]
	return res;
 800bc64:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc66:	4618      	mov	r0, r3
 800bc68:	3710      	adds	r7, #16
 800bc6a:	46bd      	mov	sp, r7
 800bc6c:	bd80      	pop	{r7, pc}
	...

0800bc70 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b088      	sub	sp, #32
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	60f8      	str	r0, [r7, #12]
 800bc78:	60b9      	str	r1, [r7, #8]
 800bc7a:	4613      	mov	r3, r2
 800bc7c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800bc7e:	68bb      	ldr	r3, [r7, #8]
 800bc80:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800bc82:	f107 0310 	add.w	r3, r7, #16
 800bc86:	4618      	mov	r0, r3
 800bc88:	f7ff fcd1 	bl	800b62e <get_ldnumber>
 800bc8c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800bc8e:	69fb      	ldr	r3, [r7, #28]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	da01      	bge.n	800bc98 <f_mount+0x28>
 800bc94:	230b      	movs	r3, #11
 800bc96:	e02b      	b.n	800bcf0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800bc98:	4a17      	ldr	r2, [pc, #92]	; (800bcf8 <f_mount+0x88>)
 800bc9a:	69fb      	ldr	r3, [r7, #28]
 800bc9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bca0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800bca2:	69bb      	ldr	r3, [r7, #24]
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d005      	beq.n	800bcb4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800bca8:	69b8      	ldr	r0, [r7, #24]
 800bcaa:	f7fe fa19 	bl	800a0e0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800bcae:	69bb      	ldr	r3, [r7, #24]
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d002      	beq.n	800bcc0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800bcc0:	68fa      	ldr	r2, [r7, #12]
 800bcc2:	490d      	ldr	r1, [pc, #52]	; (800bcf8 <f_mount+0x88>)
 800bcc4:	69fb      	ldr	r3, [r7, #28]
 800bcc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d002      	beq.n	800bcd6 <f_mount+0x66>
 800bcd0:	79fb      	ldrb	r3, [r7, #7]
 800bcd2:	2b01      	cmp	r3, #1
 800bcd4:	d001      	beq.n	800bcda <f_mount+0x6a>
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	e00a      	b.n	800bcf0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800bcda:	f107 010c 	add.w	r1, r7, #12
 800bcde:	f107 0308 	add.w	r3, r7, #8
 800bce2:	2200      	movs	r2, #0
 800bce4:	4618      	mov	r0, r3
 800bce6:	f7ff fd3d 	bl	800b764 <find_volume>
 800bcea:	4603      	mov	r3, r0
 800bcec:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800bcee:	7dfb      	ldrb	r3, [r7, #23]
}
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	3720      	adds	r7, #32
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	bd80      	pop	{r7, pc}
 800bcf8:	20000bb8 	.word	0x20000bb8

0800bcfc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800bcfc:	b580      	push	{r7, lr}
 800bcfe:	b09a      	sub	sp, #104	; 0x68
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	60f8      	str	r0, [r7, #12]
 800bd04:	60b9      	str	r1, [r7, #8]
 800bd06:	4613      	mov	r3, r2
 800bd08:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d101      	bne.n	800bd14 <f_open+0x18>
 800bd10:	2309      	movs	r3, #9
 800bd12:	e1ad      	b.n	800c070 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800bd14:	79fb      	ldrb	r3, [r7, #7]
 800bd16:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bd1a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800bd1c:	79fa      	ldrb	r2, [r7, #7]
 800bd1e:	f107 0114 	add.w	r1, r7, #20
 800bd22:	f107 0308 	add.w	r3, r7, #8
 800bd26:	4618      	mov	r0, r3
 800bd28:	f7ff fd1c 	bl	800b764 <find_volume>
 800bd2c:	4603      	mov	r3, r0
 800bd2e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800bd32:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	f040 8191 	bne.w	800c05e <f_open+0x362>
		dj.obj.fs = fs;
 800bd3c:	697b      	ldr	r3, [r7, #20]
 800bd3e:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800bd40:	68ba      	ldr	r2, [r7, #8]
 800bd42:	f107 0318 	add.w	r3, r7, #24
 800bd46:	4611      	mov	r1, r2
 800bd48:	4618      	mov	r0, r3
 800bd4a:	f7ff fbff 	bl	800b54c <follow_path>
 800bd4e:	4603      	mov	r3, r0
 800bd50:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800bd54:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d11a      	bne.n	800bd92 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800bd5c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800bd60:	b25b      	sxtb	r3, r3
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	da03      	bge.n	800bd6e <f_open+0x72>
				res = FR_INVALID_NAME;
 800bd66:	2306      	movs	r3, #6
 800bd68:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800bd6c:	e011      	b.n	800bd92 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800bd6e:	79fb      	ldrb	r3, [r7, #7]
 800bd70:	f023 0301 	bic.w	r3, r3, #1
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	bf14      	ite	ne
 800bd78:	2301      	movne	r3, #1
 800bd7a:	2300      	moveq	r3, #0
 800bd7c:	b2db      	uxtb	r3, r3
 800bd7e:	461a      	mov	r2, r3
 800bd80:	f107 0318 	add.w	r3, r7, #24
 800bd84:	4611      	mov	r1, r2
 800bd86:	4618      	mov	r0, r3
 800bd88:	f7fe f89e 	bl	8009ec8 <chk_lock>
 800bd8c:	4603      	mov	r3, r0
 800bd8e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800bd92:	79fb      	ldrb	r3, [r7, #7]
 800bd94:	f003 031c 	and.w	r3, r3, #28
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d07f      	beq.n	800be9c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800bd9c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d017      	beq.n	800bdd4 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800bda4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bda8:	2b04      	cmp	r3, #4
 800bdaa:	d10e      	bne.n	800bdca <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800bdac:	f7fe f8e8 	bl	8009f80 <enq_lock>
 800bdb0:	4603      	mov	r3, r0
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d006      	beq.n	800bdc4 <f_open+0xc8>
 800bdb6:	f107 0318 	add.w	r3, r7, #24
 800bdba:	4618      	mov	r0, r3
 800bdbc:	f7ff f916 	bl	800afec <dir_register>
 800bdc0:	4603      	mov	r3, r0
 800bdc2:	e000      	b.n	800bdc6 <f_open+0xca>
 800bdc4:	2312      	movs	r3, #18
 800bdc6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800bdca:	79fb      	ldrb	r3, [r7, #7]
 800bdcc:	f043 0308 	orr.w	r3, r3, #8
 800bdd0:	71fb      	strb	r3, [r7, #7]
 800bdd2:	e010      	b.n	800bdf6 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800bdd4:	7fbb      	ldrb	r3, [r7, #30]
 800bdd6:	f003 0311 	and.w	r3, r3, #17
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d003      	beq.n	800bde6 <f_open+0xea>
					res = FR_DENIED;
 800bdde:	2307      	movs	r3, #7
 800bde0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800bde4:	e007      	b.n	800bdf6 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800bde6:	79fb      	ldrb	r3, [r7, #7]
 800bde8:	f003 0304 	and.w	r3, r3, #4
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d002      	beq.n	800bdf6 <f_open+0xfa>
 800bdf0:	2308      	movs	r3, #8
 800bdf2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800bdf6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d168      	bne.n	800bed0 <f_open+0x1d4>
 800bdfe:	79fb      	ldrb	r3, [r7, #7]
 800be00:	f003 0308 	and.w	r3, r3, #8
 800be04:	2b00      	cmp	r3, #0
 800be06:	d063      	beq.n	800bed0 <f_open+0x1d4>
				dw = GET_FATTIME();
 800be08:	f7fd fcaa 	bl	8009760 <get_fattime>
 800be0c:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800be0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be10:	330e      	adds	r3, #14
 800be12:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800be14:	4618      	mov	r0, r3
 800be16:	f7fd ffad 	bl	8009d74 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800be1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be1c:	3316      	adds	r3, #22
 800be1e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800be20:	4618      	mov	r0, r3
 800be22:	f7fd ffa7 	bl	8009d74 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800be26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be28:	330b      	adds	r3, #11
 800be2a:	2220      	movs	r2, #32
 800be2c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800be2e:	697b      	ldr	r3, [r7, #20]
 800be30:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800be32:	4611      	mov	r1, r2
 800be34:	4618      	mov	r0, r3
 800be36:	f7fe fe51 	bl	800aadc <ld_clust>
 800be3a:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800be3c:	697b      	ldr	r3, [r7, #20]
 800be3e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800be40:	2200      	movs	r2, #0
 800be42:	4618      	mov	r0, r3
 800be44:	f7fe fe69 	bl	800ab1a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800be48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be4a:	331c      	adds	r3, #28
 800be4c:	2100      	movs	r1, #0
 800be4e:	4618      	mov	r0, r3
 800be50:	f7fd ff90 	bl	8009d74 <st_dword>
					fs->wflag = 1;
 800be54:	697b      	ldr	r3, [r7, #20]
 800be56:	2201      	movs	r2, #1
 800be58:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800be5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d037      	beq.n	800bed0 <f_open+0x1d4>
						dw = fs->winsect;
 800be60:	697b      	ldr	r3, [r7, #20]
 800be62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be64:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800be66:	f107 0318 	add.w	r3, r7, #24
 800be6a:	2200      	movs	r2, #0
 800be6c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800be6e:	4618      	mov	r0, r3
 800be70:	f7fe fb7c 	bl	800a56c <remove_chain>
 800be74:	4603      	mov	r3, r0
 800be76:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800be7a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d126      	bne.n	800bed0 <f_open+0x1d4>
							res = move_window(fs, dw);
 800be82:	697b      	ldr	r3, [r7, #20]
 800be84:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800be86:	4618      	mov	r0, r3
 800be88:	f7fe f992 	bl	800a1b0 <move_window>
 800be8c:	4603      	mov	r3, r0
 800be8e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800be92:	697b      	ldr	r3, [r7, #20]
 800be94:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800be96:	3a01      	subs	r2, #1
 800be98:	611a      	str	r2, [r3, #16]
 800be9a:	e019      	b.n	800bed0 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800be9c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d115      	bne.n	800bed0 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800bea4:	7fbb      	ldrb	r3, [r7, #30]
 800bea6:	f003 0310 	and.w	r3, r3, #16
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d003      	beq.n	800beb6 <f_open+0x1ba>
					res = FR_NO_FILE;
 800beae:	2304      	movs	r3, #4
 800beb0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800beb4:	e00c      	b.n	800bed0 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800beb6:	79fb      	ldrb	r3, [r7, #7]
 800beb8:	f003 0302 	and.w	r3, r3, #2
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d007      	beq.n	800bed0 <f_open+0x1d4>
 800bec0:	7fbb      	ldrb	r3, [r7, #30]
 800bec2:	f003 0301 	and.w	r3, r3, #1
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d002      	beq.n	800bed0 <f_open+0x1d4>
						res = FR_DENIED;
 800beca:	2307      	movs	r3, #7
 800becc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800bed0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d128      	bne.n	800bf2a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800bed8:	79fb      	ldrb	r3, [r7, #7]
 800beda:	f003 0308 	and.w	r3, r3, #8
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d003      	beq.n	800beea <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800bee2:	79fb      	ldrb	r3, [r7, #7]
 800bee4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bee8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800beea:	697b      	ldr	r3, [r7, #20]
 800beec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800bef2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800bef8:	79fb      	ldrb	r3, [r7, #7]
 800befa:	f023 0301 	bic.w	r3, r3, #1
 800befe:	2b00      	cmp	r3, #0
 800bf00:	bf14      	ite	ne
 800bf02:	2301      	movne	r3, #1
 800bf04:	2300      	moveq	r3, #0
 800bf06:	b2db      	uxtb	r3, r3
 800bf08:	461a      	mov	r2, r3
 800bf0a:	f107 0318 	add.w	r3, r7, #24
 800bf0e:	4611      	mov	r1, r2
 800bf10:	4618      	mov	r0, r3
 800bf12:	f7fe f857 	bl	8009fc4 <inc_lock>
 800bf16:	4602      	mov	r2, r0
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	691b      	ldr	r3, [r3, #16]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d102      	bne.n	800bf2a <f_open+0x22e>
 800bf24:	2302      	movs	r3, #2
 800bf26:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800bf2a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	f040 8095 	bne.w	800c05e <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800bf34:	697b      	ldr	r3, [r7, #20]
 800bf36:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bf38:	4611      	mov	r1, r2
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	f7fe fdce 	bl	800aadc <ld_clust>
 800bf40:	4602      	mov	r2, r0
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800bf46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf48:	331c      	adds	r3, #28
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	f7fd fed4 	bl	8009cf8 <ld_dword>
 800bf50:	4602      	mov	r2, r0
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	2200      	movs	r2, #0
 800bf5a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800bf5c:	697a      	ldr	r2, [r7, #20]
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800bf62:	697b      	ldr	r3, [r7, #20]
 800bf64:	88da      	ldrh	r2, [r3, #6]
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	79fa      	ldrb	r2, [r7, #7]
 800bf6e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	2200      	movs	r2, #0
 800bf74:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	2200      	movs	r2, #0
 800bf7a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	2200      	movs	r2, #0
 800bf80:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	3330      	adds	r3, #48	; 0x30
 800bf86:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bf8a:	2100      	movs	r1, #0
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	f7fd ff3e 	bl	8009e0e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800bf92:	79fb      	ldrb	r3, [r7, #7]
 800bf94:	f003 0320 	and.w	r3, r3, #32
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d060      	beq.n	800c05e <f_open+0x362>
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	68db      	ldr	r3, [r3, #12]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d05c      	beq.n	800c05e <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	68da      	ldr	r2, [r3, #12]
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800bfac:	697b      	ldr	r3, [r7, #20]
 800bfae:	895b      	ldrh	r3, [r3, #10]
 800bfb0:	025b      	lsls	r3, r3, #9
 800bfb2:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	689b      	ldr	r3, [r3, #8]
 800bfb8:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	68db      	ldr	r3, [r3, #12]
 800bfbe:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bfc0:	e016      	b.n	800bff0 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	f7fe f93e 	bl	800a248 <get_fat>
 800bfcc:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800bfce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bfd0:	2b01      	cmp	r3, #1
 800bfd2:	d802      	bhi.n	800bfda <f_open+0x2de>
 800bfd4:	2302      	movs	r3, #2
 800bfd6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800bfda:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bfdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfe0:	d102      	bne.n	800bfe8 <f_open+0x2ec>
 800bfe2:	2301      	movs	r3, #1
 800bfe4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800bfe8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800bfea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bfec:	1ad3      	subs	r3, r2, r3
 800bfee:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bff0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d103      	bne.n	800c000 <f_open+0x304>
 800bff8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800bffa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bffc:	429a      	cmp	r2, r3
 800bffe:	d8e0      	bhi.n	800bfc2 <f_open+0x2c6>
				}
				fp->clust = clst;
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c004:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800c006:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d127      	bne.n	800c05e <f_open+0x362>
 800c00e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c010:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c014:	2b00      	cmp	r3, #0
 800c016:	d022      	beq.n	800c05e <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800c018:	697b      	ldr	r3, [r7, #20]
 800c01a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c01c:	4618      	mov	r0, r3
 800c01e:	f7fe f8f4 	bl	800a20a <clust2sect>
 800c022:	64f8      	str	r0, [r7, #76]	; 0x4c
 800c024:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c026:	2b00      	cmp	r3, #0
 800c028:	d103      	bne.n	800c032 <f_open+0x336>
						res = FR_INT_ERR;
 800c02a:	2302      	movs	r3, #2
 800c02c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800c030:	e015      	b.n	800c05e <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800c032:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c034:	0a5a      	lsrs	r2, r3, #9
 800c036:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c038:	441a      	add	r2, r3
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800c03e:	697b      	ldr	r3, [r7, #20]
 800c040:	7858      	ldrb	r0, [r3, #1]
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	6a1a      	ldr	r2, [r3, #32]
 800c04c:	2301      	movs	r3, #1
 800c04e:	f7fd fdfb 	bl	8009c48 <disk_read>
 800c052:	4603      	mov	r3, r0
 800c054:	2b00      	cmp	r3, #0
 800c056:	d002      	beq.n	800c05e <f_open+0x362>
 800c058:	2301      	movs	r3, #1
 800c05a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800c05e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c062:	2b00      	cmp	r3, #0
 800c064:	d002      	beq.n	800c06c <f_open+0x370>
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	2200      	movs	r2, #0
 800c06a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800c06c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800c070:	4618      	mov	r0, r3
 800c072:	3768      	adds	r7, #104	; 0x68
 800c074:	46bd      	mov	sp, r7
 800c076:	bd80      	pop	{r7, pc}

0800c078 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b08e      	sub	sp, #56	; 0x38
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	60f8      	str	r0, [r7, #12]
 800c080:	60b9      	str	r1, [r7, #8]
 800c082:	607a      	str	r2, [r7, #4]
 800c084:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800c086:	68bb      	ldr	r3, [r7, #8]
 800c088:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800c08a:	683b      	ldr	r3, [r7, #0]
 800c08c:	2200      	movs	r2, #0
 800c08e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	f107 0214 	add.w	r2, r7, #20
 800c096:	4611      	mov	r1, r2
 800c098:	4618      	mov	r0, r3
 800c09a:	f7ff fdb3 	bl	800bc04 <validate>
 800c09e:	4603      	mov	r3, r0
 800c0a0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800c0a4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d107      	bne.n	800c0bc <f_read+0x44>
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	7d5b      	ldrb	r3, [r3, #21]
 800c0b0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800c0b4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d002      	beq.n	800c0c2 <f_read+0x4a>
 800c0bc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c0c0:	e115      	b.n	800c2ee <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	7d1b      	ldrb	r3, [r3, #20]
 800c0c6:	f003 0301 	and.w	r3, r3, #1
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d101      	bne.n	800c0d2 <f_read+0x5a>
 800c0ce:	2307      	movs	r3, #7
 800c0d0:	e10d      	b.n	800c2ee <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	68da      	ldr	r2, [r3, #12]
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	699b      	ldr	r3, [r3, #24]
 800c0da:	1ad3      	subs	r3, r2, r3
 800c0dc:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800c0de:	687a      	ldr	r2, [r7, #4]
 800c0e0:	6a3b      	ldr	r3, [r7, #32]
 800c0e2:	429a      	cmp	r2, r3
 800c0e4:	f240 80fe 	bls.w	800c2e4 <f_read+0x26c>
 800c0e8:	6a3b      	ldr	r3, [r7, #32]
 800c0ea:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800c0ec:	e0fa      	b.n	800c2e4 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	699b      	ldr	r3, [r3, #24]
 800c0f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	f040 80c6 	bne.w	800c288 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	699b      	ldr	r3, [r3, #24]
 800c100:	0a5b      	lsrs	r3, r3, #9
 800c102:	697a      	ldr	r2, [r7, #20]
 800c104:	8952      	ldrh	r2, [r2, #10]
 800c106:	3a01      	subs	r2, #1
 800c108:	4013      	ands	r3, r2
 800c10a:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800c10c:	69fb      	ldr	r3, [r7, #28]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d12f      	bne.n	800c172 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	699b      	ldr	r3, [r3, #24]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d103      	bne.n	800c122 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	689b      	ldr	r3, [r3, #8]
 800c11e:	633b      	str	r3, [r7, #48]	; 0x30
 800c120:	e013      	b.n	800c14a <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c126:	2b00      	cmp	r3, #0
 800c128:	d007      	beq.n	800c13a <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	699b      	ldr	r3, [r3, #24]
 800c12e:	4619      	mov	r1, r3
 800c130:	68f8      	ldr	r0, [r7, #12]
 800c132:	f7fe fb18 	bl	800a766 <clmt_clust>
 800c136:	6338      	str	r0, [r7, #48]	; 0x30
 800c138:	e007      	b.n	800c14a <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800c13a:	68fa      	ldr	r2, [r7, #12]
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	69db      	ldr	r3, [r3, #28]
 800c140:	4619      	mov	r1, r3
 800c142:	4610      	mov	r0, r2
 800c144:	f7fe f880 	bl	800a248 <get_fat>
 800c148:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800c14a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c14c:	2b01      	cmp	r3, #1
 800c14e:	d804      	bhi.n	800c15a <f_read+0xe2>
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	2202      	movs	r2, #2
 800c154:	755a      	strb	r2, [r3, #21]
 800c156:	2302      	movs	r3, #2
 800c158:	e0c9      	b.n	800c2ee <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c15a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c15c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c160:	d104      	bne.n	800c16c <f_read+0xf4>
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	2201      	movs	r2, #1
 800c166:	755a      	strb	r2, [r3, #21]
 800c168:	2301      	movs	r3, #1
 800c16a:	e0c0      	b.n	800c2ee <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c170:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800c172:	697a      	ldr	r2, [r7, #20]
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	69db      	ldr	r3, [r3, #28]
 800c178:	4619      	mov	r1, r3
 800c17a:	4610      	mov	r0, r2
 800c17c:	f7fe f845 	bl	800a20a <clust2sect>
 800c180:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800c182:	69bb      	ldr	r3, [r7, #24]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d104      	bne.n	800c192 <f_read+0x11a>
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	2202      	movs	r2, #2
 800c18c:	755a      	strb	r2, [r3, #21]
 800c18e:	2302      	movs	r3, #2
 800c190:	e0ad      	b.n	800c2ee <f_read+0x276>
			sect += csect;
 800c192:	69ba      	ldr	r2, [r7, #24]
 800c194:	69fb      	ldr	r3, [r7, #28]
 800c196:	4413      	add	r3, r2
 800c198:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	0a5b      	lsrs	r3, r3, #9
 800c19e:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800c1a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d039      	beq.n	800c21a <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800c1a6:	69fa      	ldr	r2, [r7, #28]
 800c1a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1aa:	4413      	add	r3, r2
 800c1ac:	697a      	ldr	r2, [r7, #20]
 800c1ae:	8952      	ldrh	r2, [r2, #10]
 800c1b0:	4293      	cmp	r3, r2
 800c1b2:	d905      	bls.n	800c1c0 <f_read+0x148>
					cc = fs->csize - csect;
 800c1b4:	697b      	ldr	r3, [r7, #20]
 800c1b6:	895b      	ldrh	r3, [r3, #10]
 800c1b8:	461a      	mov	r2, r3
 800c1ba:	69fb      	ldr	r3, [r7, #28]
 800c1bc:	1ad3      	subs	r3, r2, r3
 800c1be:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c1c0:	697b      	ldr	r3, [r7, #20]
 800c1c2:	7858      	ldrb	r0, [r3, #1]
 800c1c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1c6:	69ba      	ldr	r2, [r7, #24]
 800c1c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c1ca:	f7fd fd3d 	bl	8009c48 <disk_read>
 800c1ce:	4603      	mov	r3, r0
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d004      	beq.n	800c1de <f_read+0x166>
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	2201      	movs	r2, #1
 800c1d8:	755a      	strb	r2, [r3, #21]
 800c1da:	2301      	movs	r3, #1
 800c1dc:	e087      	b.n	800c2ee <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	7d1b      	ldrb	r3, [r3, #20]
 800c1e2:	b25b      	sxtb	r3, r3
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	da14      	bge.n	800c212 <f_read+0x19a>
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	6a1a      	ldr	r2, [r3, #32]
 800c1ec:	69bb      	ldr	r3, [r7, #24]
 800c1ee:	1ad3      	subs	r3, r2, r3
 800c1f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c1f2:	429a      	cmp	r2, r3
 800c1f4:	d90d      	bls.n	800c212 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	6a1a      	ldr	r2, [r3, #32]
 800c1fa:	69bb      	ldr	r3, [r7, #24]
 800c1fc:	1ad3      	subs	r3, r2, r3
 800c1fe:	025b      	lsls	r3, r3, #9
 800c200:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c202:	18d0      	adds	r0, r2, r3
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	3330      	adds	r3, #48	; 0x30
 800c208:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c20c:	4619      	mov	r1, r3
 800c20e:	f7fd fddd 	bl	8009dcc <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800c212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c214:	025b      	lsls	r3, r3, #9
 800c216:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800c218:	e050      	b.n	800c2bc <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	6a1b      	ldr	r3, [r3, #32]
 800c21e:	69ba      	ldr	r2, [r7, #24]
 800c220:	429a      	cmp	r2, r3
 800c222:	d02e      	beq.n	800c282 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	7d1b      	ldrb	r3, [r3, #20]
 800c228:	b25b      	sxtb	r3, r3
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	da18      	bge.n	800c260 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c22e:	697b      	ldr	r3, [r7, #20]
 800c230:	7858      	ldrb	r0, [r3, #1]
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	6a1a      	ldr	r2, [r3, #32]
 800c23c:	2301      	movs	r3, #1
 800c23e:	f7fd fd23 	bl	8009c88 <disk_write>
 800c242:	4603      	mov	r3, r0
 800c244:	2b00      	cmp	r3, #0
 800c246:	d004      	beq.n	800c252 <f_read+0x1da>
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	2201      	movs	r2, #1
 800c24c:	755a      	strb	r2, [r3, #21]
 800c24e:	2301      	movs	r3, #1
 800c250:	e04d      	b.n	800c2ee <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	7d1b      	ldrb	r3, [r3, #20]
 800c256:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c25a:	b2da      	uxtb	r2, r3
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800c260:	697b      	ldr	r3, [r7, #20]
 800c262:	7858      	ldrb	r0, [r3, #1]
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c26a:	2301      	movs	r3, #1
 800c26c:	69ba      	ldr	r2, [r7, #24]
 800c26e:	f7fd fceb 	bl	8009c48 <disk_read>
 800c272:	4603      	mov	r3, r0
 800c274:	2b00      	cmp	r3, #0
 800c276:	d004      	beq.n	800c282 <f_read+0x20a>
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	2201      	movs	r2, #1
 800c27c:	755a      	strb	r2, [r3, #21]
 800c27e:	2301      	movs	r3, #1
 800c280:	e035      	b.n	800c2ee <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	69ba      	ldr	r2, [r7, #24]
 800c286:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	699b      	ldr	r3, [r3, #24]
 800c28c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c290:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800c294:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800c296:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	429a      	cmp	r2, r3
 800c29c:	d901      	bls.n	800c2a2 <f_read+0x22a>
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	699b      	ldr	r3, [r3, #24]
 800c2ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c2b0:	4413      	add	r3, r2
 800c2b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c2b4:	4619      	mov	r1, r3
 800c2b6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c2b8:	f7fd fd88 	bl	8009dcc <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800c2bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c2be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2c0:	4413      	add	r3, r2
 800c2c2:	627b      	str	r3, [r7, #36]	; 0x24
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	699a      	ldr	r2, [r3, #24]
 800c2c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2ca:	441a      	add	r2, r3
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	619a      	str	r2, [r3, #24]
 800c2d0:	683b      	ldr	r3, [r7, #0]
 800c2d2:	681a      	ldr	r2, [r3, #0]
 800c2d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2d6:	441a      	add	r2, r3
 800c2d8:	683b      	ldr	r3, [r7, #0]
 800c2da:	601a      	str	r2, [r3, #0]
 800c2dc:	687a      	ldr	r2, [r7, #4]
 800c2de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2e0:	1ad3      	subs	r3, r2, r3
 800c2e2:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	f47f af01 	bne.w	800c0ee <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800c2ec:	2300      	movs	r3, #0
}
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	3738      	adds	r7, #56	; 0x38
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	bd80      	pop	{r7, pc}
	...

0800c2f8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c2f8:	b480      	push	{r7}
 800c2fa:	b087      	sub	sp, #28
 800c2fc:	af00      	add	r7, sp, #0
 800c2fe:	60f8      	str	r0, [r7, #12]
 800c300:	60b9      	str	r1, [r7, #8]
 800c302:	4613      	mov	r3, r2
 800c304:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c306:	2301      	movs	r3, #1
 800c308:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c30a:	2300      	movs	r3, #0
 800c30c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c30e:	4b1f      	ldr	r3, [pc, #124]	; (800c38c <FATFS_LinkDriverEx+0x94>)
 800c310:	7a5b      	ldrb	r3, [r3, #9]
 800c312:	b2db      	uxtb	r3, r3
 800c314:	2b00      	cmp	r3, #0
 800c316:	d131      	bne.n	800c37c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c318:	4b1c      	ldr	r3, [pc, #112]	; (800c38c <FATFS_LinkDriverEx+0x94>)
 800c31a:	7a5b      	ldrb	r3, [r3, #9]
 800c31c:	b2db      	uxtb	r3, r3
 800c31e:	461a      	mov	r2, r3
 800c320:	4b1a      	ldr	r3, [pc, #104]	; (800c38c <FATFS_LinkDriverEx+0x94>)
 800c322:	2100      	movs	r1, #0
 800c324:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c326:	4b19      	ldr	r3, [pc, #100]	; (800c38c <FATFS_LinkDriverEx+0x94>)
 800c328:	7a5b      	ldrb	r3, [r3, #9]
 800c32a:	b2db      	uxtb	r3, r3
 800c32c:	4a17      	ldr	r2, [pc, #92]	; (800c38c <FATFS_LinkDriverEx+0x94>)
 800c32e:	009b      	lsls	r3, r3, #2
 800c330:	4413      	add	r3, r2
 800c332:	68fa      	ldr	r2, [r7, #12]
 800c334:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c336:	4b15      	ldr	r3, [pc, #84]	; (800c38c <FATFS_LinkDriverEx+0x94>)
 800c338:	7a5b      	ldrb	r3, [r3, #9]
 800c33a:	b2db      	uxtb	r3, r3
 800c33c:	461a      	mov	r2, r3
 800c33e:	4b13      	ldr	r3, [pc, #76]	; (800c38c <FATFS_LinkDriverEx+0x94>)
 800c340:	4413      	add	r3, r2
 800c342:	79fa      	ldrb	r2, [r7, #7]
 800c344:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c346:	4b11      	ldr	r3, [pc, #68]	; (800c38c <FATFS_LinkDriverEx+0x94>)
 800c348:	7a5b      	ldrb	r3, [r3, #9]
 800c34a:	b2db      	uxtb	r3, r3
 800c34c:	1c5a      	adds	r2, r3, #1
 800c34e:	b2d1      	uxtb	r1, r2
 800c350:	4a0e      	ldr	r2, [pc, #56]	; (800c38c <FATFS_LinkDriverEx+0x94>)
 800c352:	7251      	strb	r1, [r2, #9]
 800c354:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c356:	7dbb      	ldrb	r3, [r7, #22]
 800c358:	3330      	adds	r3, #48	; 0x30
 800c35a:	b2da      	uxtb	r2, r3
 800c35c:	68bb      	ldr	r3, [r7, #8]
 800c35e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c360:	68bb      	ldr	r3, [r7, #8]
 800c362:	3301      	adds	r3, #1
 800c364:	223a      	movs	r2, #58	; 0x3a
 800c366:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c368:	68bb      	ldr	r3, [r7, #8]
 800c36a:	3302      	adds	r3, #2
 800c36c:	222f      	movs	r2, #47	; 0x2f
 800c36e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c370:	68bb      	ldr	r3, [r7, #8]
 800c372:	3303      	adds	r3, #3
 800c374:	2200      	movs	r2, #0
 800c376:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c378:	2300      	movs	r3, #0
 800c37a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c37c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c37e:	4618      	mov	r0, r3
 800c380:	371c      	adds	r7, #28
 800c382:	46bd      	mov	sp, r7
 800c384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c388:	4770      	bx	lr
 800c38a:	bf00      	nop
 800c38c:	20000de0 	.word	0x20000de0

0800c390 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b082      	sub	sp, #8
 800c394:	af00      	add	r7, sp, #0
 800c396:	6078      	str	r0, [r7, #4]
 800c398:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c39a:	2200      	movs	r2, #0
 800c39c:	6839      	ldr	r1, [r7, #0]
 800c39e:	6878      	ldr	r0, [r7, #4]
 800c3a0:	f7ff ffaa 	bl	800c2f8 <FATFS_LinkDriverEx>
 800c3a4:	4603      	mov	r3, r0
}
 800c3a6:	4618      	mov	r0, r3
 800c3a8:	3708      	adds	r7, #8
 800c3aa:	46bd      	mov	sp, r7
 800c3ac:	bd80      	pop	{r7, pc}
	...

0800c3b0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800c3b0:	b480      	push	{r7}
 800c3b2:	b085      	sub	sp, #20
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	4603      	mov	r3, r0
 800c3b8:	6039      	str	r1, [r7, #0]
 800c3ba:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800c3bc:	88fb      	ldrh	r3, [r7, #6]
 800c3be:	2b7f      	cmp	r3, #127	; 0x7f
 800c3c0:	d802      	bhi.n	800c3c8 <ff_convert+0x18>
		c = chr;
 800c3c2:	88fb      	ldrh	r3, [r7, #6]
 800c3c4:	81fb      	strh	r3, [r7, #14]
 800c3c6:	e025      	b.n	800c414 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800c3c8:	683b      	ldr	r3, [r7, #0]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d00b      	beq.n	800c3e6 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800c3ce:	88fb      	ldrh	r3, [r7, #6]
 800c3d0:	2bff      	cmp	r3, #255	; 0xff
 800c3d2:	d805      	bhi.n	800c3e0 <ff_convert+0x30>
 800c3d4:	88fb      	ldrh	r3, [r7, #6]
 800c3d6:	3b80      	subs	r3, #128	; 0x80
 800c3d8:	4a12      	ldr	r2, [pc, #72]	; (800c424 <ff_convert+0x74>)
 800c3da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c3de:	e000      	b.n	800c3e2 <ff_convert+0x32>
 800c3e0:	2300      	movs	r3, #0
 800c3e2:	81fb      	strh	r3, [r7, #14]
 800c3e4:	e016      	b.n	800c414 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800c3e6:	2300      	movs	r3, #0
 800c3e8:	81fb      	strh	r3, [r7, #14]
 800c3ea:	e009      	b.n	800c400 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800c3ec:	89fb      	ldrh	r3, [r7, #14]
 800c3ee:	4a0d      	ldr	r2, [pc, #52]	; (800c424 <ff_convert+0x74>)
 800c3f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c3f4:	88fa      	ldrh	r2, [r7, #6]
 800c3f6:	429a      	cmp	r2, r3
 800c3f8:	d006      	beq.n	800c408 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800c3fa:	89fb      	ldrh	r3, [r7, #14]
 800c3fc:	3301      	adds	r3, #1
 800c3fe:	81fb      	strh	r3, [r7, #14]
 800c400:	89fb      	ldrh	r3, [r7, #14]
 800c402:	2b7f      	cmp	r3, #127	; 0x7f
 800c404:	d9f2      	bls.n	800c3ec <ff_convert+0x3c>
 800c406:	e000      	b.n	800c40a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800c408:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800c40a:	89fb      	ldrh	r3, [r7, #14]
 800c40c:	3380      	adds	r3, #128	; 0x80
 800c40e:	b29b      	uxth	r3, r3
 800c410:	b2db      	uxtb	r3, r3
 800c412:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800c414:	89fb      	ldrh	r3, [r7, #14]
}
 800c416:	4618      	mov	r0, r3
 800c418:	3714      	adds	r7, #20
 800c41a:	46bd      	mov	sp, r7
 800c41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c420:	4770      	bx	lr
 800c422:	bf00      	nop
 800c424:	0800f3f0 	.word	0x0800f3f0

0800c428 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800c428:	b480      	push	{r7}
 800c42a:	b087      	sub	sp, #28
 800c42c:	af00      	add	r7, sp, #0
 800c42e:	4603      	mov	r3, r0
 800c430:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800c432:	88fb      	ldrh	r3, [r7, #6]
 800c434:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c438:	d201      	bcs.n	800c43e <ff_wtoupper+0x16>
 800c43a:	4b3e      	ldr	r3, [pc, #248]	; (800c534 <ff_wtoupper+0x10c>)
 800c43c:	e000      	b.n	800c440 <ff_wtoupper+0x18>
 800c43e:	4b3e      	ldr	r3, [pc, #248]	; (800c538 <ff_wtoupper+0x110>)
 800c440:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800c442:	697b      	ldr	r3, [r7, #20]
 800c444:	1c9a      	adds	r2, r3, #2
 800c446:	617a      	str	r2, [r7, #20]
 800c448:	881b      	ldrh	r3, [r3, #0]
 800c44a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800c44c:	8a7b      	ldrh	r3, [r7, #18]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d068      	beq.n	800c524 <ff_wtoupper+0xfc>
 800c452:	88fa      	ldrh	r2, [r7, #6]
 800c454:	8a7b      	ldrh	r3, [r7, #18]
 800c456:	429a      	cmp	r2, r3
 800c458:	d364      	bcc.n	800c524 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800c45a:	697b      	ldr	r3, [r7, #20]
 800c45c:	1c9a      	adds	r2, r3, #2
 800c45e:	617a      	str	r2, [r7, #20]
 800c460:	881b      	ldrh	r3, [r3, #0]
 800c462:	823b      	strh	r3, [r7, #16]
 800c464:	8a3b      	ldrh	r3, [r7, #16]
 800c466:	0a1b      	lsrs	r3, r3, #8
 800c468:	81fb      	strh	r3, [r7, #14]
 800c46a:	8a3b      	ldrh	r3, [r7, #16]
 800c46c:	b2db      	uxtb	r3, r3
 800c46e:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800c470:	88fa      	ldrh	r2, [r7, #6]
 800c472:	8a79      	ldrh	r1, [r7, #18]
 800c474:	8a3b      	ldrh	r3, [r7, #16]
 800c476:	440b      	add	r3, r1
 800c478:	429a      	cmp	r2, r3
 800c47a:	da49      	bge.n	800c510 <ff_wtoupper+0xe8>
			switch (cmd) {
 800c47c:	89fb      	ldrh	r3, [r7, #14]
 800c47e:	2b08      	cmp	r3, #8
 800c480:	d84f      	bhi.n	800c522 <ff_wtoupper+0xfa>
 800c482:	a201      	add	r2, pc, #4	; (adr r2, 800c488 <ff_wtoupper+0x60>)
 800c484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c488:	0800c4ad 	.word	0x0800c4ad
 800c48c:	0800c4bf 	.word	0x0800c4bf
 800c490:	0800c4d5 	.word	0x0800c4d5
 800c494:	0800c4dd 	.word	0x0800c4dd
 800c498:	0800c4e5 	.word	0x0800c4e5
 800c49c:	0800c4ed 	.word	0x0800c4ed
 800c4a0:	0800c4f5 	.word	0x0800c4f5
 800c4a4:	0800c4fd 	.word	0x0800c4fd
 800c4a8:	0800c505 	.word	0x0800c505
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800c4ac:	88fa      	ldrh	r2, [r7, #6]
 800c4ae:	8a7b      	ldrh	r3, [r7, #18]
 800c4b0:	1ad3      	subs	r3, r2, r3
 800c4b2:	005b      	lsls	r3, r3, #1
 800c4b4:	697a      	ldr	r2, [r7, #20]
 800c4b6:	4413      	add	r3, r2
 800c4b8:	881b      	ldrh	r3, [r3, #0]
 800c4ba:	80fb      	strh	r3, [r7, #6]
 800c4bc:	e027      	b.n	800c50e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800c4be:	88fa      	ldrh	r2, [r7, #6]
 800c4c0:	8a7b      	ldrh	r3, [r7, #18]
 800c4c2:	1ad3      	subs	r3, r2, r3
 800c4c4:	b29b      	uxth	r3, r3
 800c4c6:	f003 0301 	and.w	r3, r3, #1
 800c4ca:	b29b      	uxth	r3, r3
 800c4cc:	88fa      	ldrh	r2, [r7, #6]
 800c4ce:	1ad3      	subs	r3, r2, r3
 800c4d0:	80fb      	strh	r3, [r7, #6]
 800c4d2:	e01c      	b.n	800c50e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800c4d4:	88fb      	ldrh	r3, [r7, #6]
 800c4d6:	3b10      	subs	r3, #16
 800c4d8:	80fb      	strh	r3, [r7, #6]
 800c4da:	e018      	b.n	800c50e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800c4dc:	88fb      	ldrh	r3, [r7, #6]
 800c4de:	3b20      	subs	r3, #32
 800c4e0:	80fb      	strh	r3, [r7, #6]
 800c4e2:	e014      	b.n	800c50e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800c4e4:	88fb      	ldrh	r3, [r7, #6]
 800c4e6:	3b30      	subs	r3, #48	; 0x30
 800c4e8:	80fb      	strh	r3, [r7, #6]
 800c4ea:	e010      	b.n	800c50e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800c4ec:	88fb      	ldrh	r3, [r7, #6]
 800c4ee:	3b1a      	subs	r3, #26
 800c4f0:	80fb      	strh	r3, [r7, #6]
 800c4f2:	e00c      	b.n	800c50e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800c4f4:	88fb      	ldrh	r3, [r7, #6]
 800c4f6:	3308      	adds	r3, #8
 800c4f8:	80fb      	strh	r3, [r7, #6]
 800c4fa:	e008      	b.n	800c50e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800c4fc:	88fb      	ldrh	r3, [r7, #6]
 800c4fe:	3b50      	subs	r3, #80	; 0x50
 800c500:	80fb      	strh	r3, [r7, #6]
 800c502:	e004      	b.n	800c50e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800c504:	88fb      	ldrh	r3, [r7, #6]
 800c506:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800c50a:	80fb      	strh	r3, [r7, #6]
 800c50c:	bf00      	nop
			}
			break;
 800c50e:	e008      	b.n	800c522 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800c510:	89fb      	ldrh	r3, [r7, #14]
 800c512:	2b00      	cmp	r3, #0
 800c514:	d195      	bne.n	800c442 <ff_wtoupper+0x1a>
 800c516:	8a3b      	ldrh	r3, [r7, #16]
 800c518:	005b      	lsls	r3, r3, #1
 800c51a:	697a      	ldr	r2, [r7, #20]
 800c51c:	4413      	add	r3, r2
 800c51e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800c520:	e78f      	b.n	800c442 <ff_wtoupper+0x1a>
			break;
 800c522:	bf00      	nop
	}

	return chr;
 800c524:	88fb      	ldrh	r3, [r7, #6]
}
 800c526:	4618      	mov	r0, r3
 800c528:	371c      	adds	r7, #28
 800c52a:	46bd      	mov	sp, r7
 800c52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c530:	4770      	bx	lr
 800c532:	bf00      	nop
 800c534:	0800f4f0 	.word	0x0800f4f0
 800c538:	0800f6e4 	.word	0x0800f6e4

0800c53c <__cvt>:
 800c53c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c540:	ec55 4b10 	vmov	r4, r5, d0
 800c544:	2d00      	cmp	r5, #0
 800c546:	460e      	mov	r6, r1
 800c548:	4619      	mov	r1, r3
 800c54a:	462b      	mov	r3, r5
 800c54c:	bfbb      	ittet	lt
 800c54e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c552:	461d      	movlt	r5, r3
 800c554:	2300      	movge	r3, #0
 800c556:	232d      	movlt	r3, #45	; 0x2d
 800c558:	700b      	strb	r3, [r1, #0]
 800c55a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c55c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c560:	4691      	mov	r9, r2
 800c562:	f023 0820 	bic.w	r8, r3, #32
 800c566:	bfbc      	itt	lt
 800c568:	4622      	movlt	r2, r4
 800c56a:	4614      	movlt	r4, r2
 800c56c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c570:	d005      	beq.n	800c57e <__cvt+0x42>
 800c572:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c576:	d100      	bne.n	800c57a <__cvt+0x3e>
 800c578:	3601      	adds	r6, #1
 800c57a:	2102      	movs	r1, #2
 800c57c:	e000      	b.n	800c580 <__cvt+0x44>
 800c57e:	2103      	movs	r1, #3
 800c580:	ab03      	add	r3, sp, #12
 800c582:	9301      	str	r3, [sp, #4]
 800c584:	ab02      	add	r3, sp, #8
 800c586:	9300      	str	r3, [sp, #0]
 800c588:	ec45 4b10 	vmov	d0, r4, r5
 800c58c:	4653      	mov	r3, sl
 800c58e:	4632      	mov	r2, r6
 800c590:	f000 fe6a 	bl	800d268 <_dtoa_r>
 800c594:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c598:	4607      	mov	r7, r0
 800c59a:	d102      	bne.n	800c5a2 <__cvt+0x66>
 800c59c:	f019 0f01 	tst.w	r9, #1
 800c5a0:	d022      	beq.n	800c5e8 <__cvt+0xac>
 800c5a2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c5a6:	eb07 0906 	add.w	r9, r7, r6
 800c5aa:	d110      	bne.n	800c5ce <__cvt+0x92>
 800c5ac:	783b      	ldrb	r3, [r7, #0]
 800c5ae:	2b30      	cmp	r3, #48	; 0x30
 800c5b0:	d10a      	bne.n	800c5c8 <__cvt+0x8c>
 800c5b2:	2200      	movs	r2, #0
 800c5b4:	2300      	movs	r3, #0
 800c5b6:	4620      	mov	r0, r4
 800c5b8:	4629      	mov	r1, r5
 800c5ba:	f7f4 fa85 	bl	8000ac8 <__aeabi_dcmpeq>
 800c5be:	b918      	cbnz	r0, 800c5c8 <__cvt+0x8c>
 800c5c0:	f1c6 0601 	rsb	r6, r6, #1
 800c5c4:	f8ca 6000 	str.w	r6, [sl]
 800c5c8:	f8da 3000 	ldr.w	r3, [sl]
 800c5cc:	4499      	add	r9, r3
 800c5ce:	2200      	movs	r2, #0
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	4620      	mov	r0, r4
 800c5d4:	4629      	mov	r1, r5
 800c5d6:	f7f4 fa77 	bl	8000ac8 <__aeabi_dcmpeq>
 800c5da:	b108      	cbz	r0, 800c5e0 <__cvt+0xa4>
 800c5dc:	f8cd 900c 	str.w	r9, [sp, #12]
 800c5e0:	2230      	movs	r2, #48	; 0x30
 800c5e2:	9b03      	ldr	r3, [sp, #12]
 800c5e4:	454b      	cmp	r3, r9
 800c5e6:	d307      	bcc.n	800c5f8 <__cvt+0xbc>
 800c5e8:	9b03      	ldr	r3, [sp, #12]
 800c5ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c5ec:	1bdb      	subs	r3, r3, r7
 800c5ee:	4638      	mov	r0, r7
 800c5f0:	6013      	str	r3, [r2, #0]
 800c5f2:	b004      	add	sp, #16
 800c5f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5f8:	1c59      	adds	r1, r3, #1
 800c5fa:	9103      	str	r1, [sp, #12]
 800c5fc:	701a      	strb	r2, [r3, #0]
 800c5fe:	e7f0      	b.n	800c5e2 <__cvt+0xa6>

0800c600 <__exponent>:
 800c600:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c602:	4603      	mov	r3, r0
 800c604:	2900      	cmp	r1, #0
 800c606:	bfb8      	it	lt
 800c608:	4249      	neglt	r1, r1
 800c60a:	f803 2b02 	strb.w	r2, [r3], #2
 800c60e:	bfb4      	ite	lt
 800c610:	222d      	movlt	r2, #45	; 0x2d
 800c612:	222b      	movge	r2, #43	; 0x2b
 800c614:	2909      	cmp	r1, #9
 800c616:	7042      	strb	r2, [r0, #1]
 800c618:	dd2a      	ble.n	800c670 <__exponent+0x70>
 800c61a:	f10d 0207 	add.w	r2, sp, #7
 800c61e:	4617      	mov	r7, r2
 800c620:	260a      	movs	r6, #10
 800c622:	4694      	mov	ip, r2
 800c624:	fb91 f5f6 	sdiv	r5, r1, r6
 800c628:	fb06 1415 	mls	r4, r6, r5, r1
 800c62c:	3430      	adds	r4, #48	; 0x30
 800c62e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800c632:	460c      	mov	r4, r1
 800c634:	2c63      	cmp	r4, #99	; 0x63
 800c636:	f102 32ff 	add.w	r2, r2, #4294967295
 800c63a:	4629      	mov	r1, r5
 800c63c:	dcf1      	bgt.n	800c622 <__exponent+0x22>
 800c63e:	3130      	adds	r1, #48	; 0x30
 800c640:	f1ac 0402 	sub.w	r4, ip, #2
 800c644:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c648:	1c41      	adds	r1, r0, #1
 800c64a:	4622      	mov	r2, r4
 800c64c:	42ba      	cmp	r2, r7
 800c64e:	d30a      	bcc.n	800c666 <__exponent+0x66>
 800c650:	f10d 0209 	add.w	r2, sp, #9
 800c654:	eba2 020c 	sub.w	r2, r2, ip
 800c658:	42bc      	cmp	r4, r7
 800c65a:	bf88      	it	hi
 800c65c:	2200      	movhi	r2, #0
 800c65e:	4413      	add	r3, r2
 800c660:	1a18      	subs	r0, r3, r0
 800c662:	b003      	add	sp, #12
 800c664:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c666:	f812 5b01 	ldrb.w	r5, [r2], #1
 800c66a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800c66e:	e7ed      	b.n	800c64c <__exponent+0x4c>
 800c670:	2330      	movs	r3, #48	; 0x30
 800c672:	3130      	adds	r1, #48	; 0x30
 800c674:	7083      	strb	r3, [r0, #2]
 800c676:	70c1      	strb	r1, [r0, #3]
 800c678:	1d03      	adds	r3, r0, #4
 800c67a:	e7f1      	b.n	800c660 <__exponent+0x60>

0800c67c <_printf_float>:
 800c67c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c680:	ed2d 8b02 	vpush	{d8}
 800c684:	b08d      	sub	sp, #52	; 0x34
 800c686:	460c      	mov	r4, r1
 800c688:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c68c:	4616      	mov	r6, r2
 800c68e:	461f      	mov	r7, r3
 800c690:	4605      	mov	r5, r0
 800c692:	f000 fce7 	bl	800d064 <_localeconv_r>
 800c696:	f8d0 a000 	ldr.w	sl, [r0]
 800c69a:	4650      	mov	r0, sl
 800c69c:	f7f3 fde8 	bl	8000270 <strlen>
 800c6a0:	2300      	movs	r3, #0
 800c6a2:	930a      	str	r3, [sp, #40]	; 0x28
 800c6a4:	6823      	ldr	r3, [r4, #0]
 800c6a6:	9305      	str	r3, [sp, #20]
 800c6a8:	f8d8 3000 	ldr.w	r3, [r8]
 800c6ac:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c6b0:	3307      	adds	r3, #7
 800c6b2:	f023 0307 	bic.w	r3, r3, #7
 800c6b6:	f103 0208 	add.w	r2, r3, #8
 800c6ba:	f8c8 2000 	str.w	r2, [r8]
 800c6be:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c6c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c6c6:	9307      	str	r3, [sp, #28]
 800c6c8:	f8cd 8018 	str.w	r8, [sp, #24]
 800c6cc:	ee08 0a10 	vmov	s16, r0
 800c6d0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800c6d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c6d8:	4b9e      	ldr	r3, [pc, #632]	; (800c954 <_printf_float+0x2d8>)
 800c6da:	f04f 32ff 	mov.w	r2, #4294967295
 800c6de:	f7f4 fa25 	bl	8000b2c <__aeabi_dcmpun>
 800c6e2:	bb88      	cbnz	r0, 800c748 <_printf_float+0xcc>
 800c6e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c6e8:	4b9a      	ldr	r3, [pc, #616]	; (800c954 <_printf_float+0x2d8>)
 800c6ea:	f04f 32ff 	mov.w	r2, #4294967295
 800c6ee:	f7f4 f9ff 	bl	8000af0 <__aeabi_dcmple>
 800c6f2:	bb48      	cbnz	r0, 800c748 <_printf_float+0xcc>
 800c6f4:	2200      	movs	r2, #0
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	4640      	mov	r0, r8
 800c6fa:	4649      	mov	r1, r9
 800c6fc:	f7f4 f9ee 	bl	8000adc <__aeabi_dcmplt>
 800c700:	b110      	cbz	r0, 800c708 <_printf_float+0x8c>
 800c702:	232d      	movs	r3, #45	; 0x2d
 800c704:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c708:	4a93      	ldr	r2, [pc, #588]	; (800c958 <_printf_float+0x2dc>)
 800c70a:	4b94      	ldr	r3, [pc, #592]	; (800c95c <_printf_float+0x2e0>)
 800c70c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c710:	bf94      	ite	ls
 800c712:	4690      	movls	r8, r2
 800c714:	4698      	movhi	r8, r3
 800c716:	2303      	movs	r3, #3
 800c718:	6123      	str	r3, [r4, #16]
 800c71a:	9b05      	ldr	r3, [sp, #20]
 800c71c:	f023 0304 	bic.w	r3, r3, #4
 800c720:	6023      	str	r3, [r4, #0]
 800c722:	f04f 0900 	mov.w	r9, #0
 800c726:	9700      	str	r7, [sp, #0]
 800c728:	4633      	mov	r3, r6
 800c72a:	aa0b      	add	r2, sp, #44	; 0x2c
 800c72c:	4621      	mov	r1, r4
 800c72e:	4628      	mov	r0, r5
 800c730:	f000 f9da 	bl	800cae8 <_printf_common>
 800c734:	3001      	adds	r0, #1
 800c736:	f040 8090 	bne.w	800c85a <_printf_float+0x1de>
 800c73a:	f04f 30ff 	mov.w	r0, #4294967295
 800c73e:	b00d      	add	sp, #52	; 0x34
 800c740:	ecbd 8b02 	vpop	{d8}
 800c744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c748:	4642      	mov	r2, r8
 800c74a:	464b      	mov	r3, r9
 800c74c:	4640      	mov	r0, r8
 800c74e:	4649      	mov	r1, r9
 800c750:	f7f4 f9ec 	bl	8000b2c <__aeabi_dcmpun>
 800c754:	b140      	cbz	r0, 800c768 <_printf_float+0xec>
 800c756:	464b      	mov	r3, r9
 800c758:	2b00      	cmp	r3, #0
 800c75a:	bfbc      	itt	lt
 800c75c:	232d      	movlt	r3, #45	; 0x2d
 800c75e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c762:	4a7f      	ldr	r2, [pc, #508]	; (800c960 <_printf_float+0x2e4>)
 800c764:	4b7f      	ldr	r3, [pc, #508]	; (800c964 <_printf_float+0x2e8>)
 800c766:	e7d1      	b.n	800c70c <_printf_float+0x90>
 800c768:	6863      	ldr	r3, [r4, #4]
 800c76a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c76e:	9206      	str	r2, [sp, #24]
 800c770:	1c5a      	adds	r2, r3, #1
 800c772:	d13f      	bne.n	800c7f4 <_printf_float+0x178>
 800c774:	2306      	movs	r3, #6
 800c776:	6063      	str	r3, [r4, #4]
 800c778:	9b05      	ldr	r3, [sp, #20]
 800c77a:	6861      	ldr	r1, [r4, #4]
 800c77c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c780:	2300      	movs	r3, #0
 800c782:	9303      	str	r3, [sp, #12]
 800c784:	ab0a      	add	r3, sp, #40	; 0x28
 800c786:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c78a:	ab09      	add	r3, sp, #36	; 0x24
 800c78c:	ec49 8b10 	vmov	d0, r8, r9
 800c790:	9300      	str	r3, [sp, #0]
 800c792:	6022      	str	r2, [r4, #0]
 800c794:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c798:	4628      	mov	r0, r5
 800c79a:	f7ff fecf 	bl	800c53c <__cvt>
 800c79e:	9b06      	ldr	r3, [sp, #24]
 800c7a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c7a2:	2b47      	cmp	r3, #71	; 0x47
 800c7a4:	4680      	mov	r8, r0
 800c7a6:	d108      	bne.n	800c7ba <_printf_float+0x13e>
 800c7a8:	1cc8      	adds	r0, r1, #3
 800c7aa:	db02      	blt.n	800c7b2 <_printf_float+0x136>
 800c7ac:	6863      	ldr	r3, [r4, #4]
 800c7ae:	4299      	cmp	r1, r3
 800c7b0:	dd41      	ble.n	800c836 <_printf_float+0x1ba>
 800c7b2:	f1ab 0302 	sub.w	r3, fp, #2
 800c7b6:	fa5f fb83 	uxtb.w	fp, r3
 800c7ba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c7be:	d820      	bhi.n	800c802 <_printf_float+0x186>
 800c7c0:	3901      	subs	r1, #1
 800c7c2:	465a      	mov	r2, fp
 800c7c4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c7c8:	9109      	str	r1, [sp, #36]	; 0x24
 800c7ca:	f7ff ff19 	bl	800c600 <__exponent>
 800c7ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c7d0:	1813      	adds	r3, r2, r0
 800c7d2:	2a01      	cmp	r2, #1
 800c7d4:	4681      	mov	r9, r0
 800c7d6:	6123      	str	r3, [r4, #16]
 800c7d8:	dc02      	bgt.n	800c7e0 <_printf_float+0x164>
 800c7da:	6822      	ldr	r2, [r4, #0]
 800c7dc:	07d2      	lsls	r2, r2, #31
 800c7de:	d501      	bpl.n	800c7e4 <_printf_float+0x168>
 800c7e0:	3301      	adds	r3, #1
 800c7e2:	6123      	str	r3, [r4, #16]
 800c7e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d09c      	beq.n	800c726 <_printf_float+0xaa>
 800c7ec:	232d      	movs	r3, #45	; 0x2d
 800c7ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c7f2:	e798      	b.n	800c726 <_printf_float+0xaa>
 800c7f4:	9a06      	ldr	r2, [sp, #24]
 800c7f6:	2a47      	cmp	r2, #71	; 0x47
 800c7f8:	d1be      	bne.n	800c778 <_printf_float+0xfc>
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d1bc      	bne.n	800c778 <_printf_float+0xfc>
 800c7fe:	2301      	movs	r3, #1
 800c800:	e7b9      	b.n	800c776 <_printf_float+0xfa>
 800c802:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c806:	d118      	bne.n	800c83a <_printf_float+0x1be>
 800c808:	2900      	cmp	r1, #0
 800c80a:	6863      	ldr	r3, [r4, #4]
 800c80c:	dd0b      	ble.n	800c826 <_printf_float+0x1aa>
 800c80e:	6121      	str	r1, [r4, #16]
 800c810:	b913      	cbnz	r3, 800c818 <_printf_float+0x19c>
 800c812:	6822      	ldr	r2, [r4, #0]
 800c814:	07d0      	lsls	r0, r2, #31
 800c816:	d502      	bpl.n	800c81e <_printf_float+0x1a2>
 800c818:	3301      	adds	r3, #1
 800c81a:	440b      	add	r3, r1
 800c81c:	6123      	str	r3, [r4, #16]
 800c81e:	65a1      	str	r1, [r4, #88]	; 0x58
 800c820:	f04f 0900 	mov.w	r9, #0
 800c824:	e7de      	b.n	800c7e4 <_printf_float+0x168>
 800c826:	b913      	cbnz	r3, 800c82e <_printf_float+0x1b2>
 800c828:	6822      	ldr	r2, [r4, #0]
 800c82a:	07d2      	lsls	r2, r2, #31
 800c82c:	d501      	bpl.n	800c832 <_printf_float+0x1b6>
 800c82e:	3302      	adds	r3, #2
 800c830:	e7f4      	b.n	800c81c <_printf_float+0x1a0>
 800c832:	2301      	movs	r3, #1
 800c834:	e7f2      	b.n	800c81c <_printf_float+0x1a0>
 800c836:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c83a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c83c:	4299      	cmp	r1, r3
 800c83e:	db05      	blt.n	800c84c <_printf_float+0x1d0>
 800c840:	6823      	ldr	r3, [r4, #0]
 800c842:	6121      	str	r1, [r4, #16]
 800c844:	07d8      	lsls	r0, r3, #31
 800c846:	d5ea      	bpl.n	800c81e <_printf_float+0x1a2>
 800c848:	1c4b      	adds	r3, r1, #1
 800c84a:	e7e7      	b.n	800c81c <_printf_float+0x1a0>
 800c84c:	2900      	cmp	r1, #0
 800c84e:	bfd4      	ite	le
 800c850:	f1c1 0202 	rsble	r2, r1, #2
 800c854:	2201      	movgt	r2, #1
 800c856:	4413      	add	r3, r2
 800c858:	e7e0      	b.n	800c81c <_printf_float+0x1a0>
 800c85a:	6823      	ldr	r3, [r4, #0]
 800c85c:	055a      	lsls	r2, r3, #21
 800c85e:	d407      	bmi.n	800c870 <_printf_float+0x1f4>
 800c860:	6923      	ldr	r3, [r4, #16]
 800c862:	4642      	mov	r2, r8
 800c864:	4631      	mov	r1, r6
 800c866:	4628      	mov	r0, r5
 800c868:	47b8      	blx	r7
 800c86a:	3001      	adds	r0, #1
 800c86c:	d12c      	bne.n	800c8c8 <_printf_float+0x24c>
 800c86e:	e764      	b.n	800c73a <_printf_float+0xbe>
 800c870:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c874:	f240 80e0 	bls.w	800ca38 <_printf_float+0x3bc>
 800c878:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c87c:	2200      	movs	r2, #0
 800c87e:	2300      	movs	r3, #0
 800c880:	f7f4 f922 	bl	8000ac8 <__aeabi_dcmpeq>
 800c884:	2800      	cmp	r0, #0
 800c886:	d034      	beq.n	800c8f2 <_printf_float+0x276>
 800c888:	4a37      	ldr	r2, [pc, #220]	; (800c968 <_printf_float+0x2ec>)
 800c88a:	2301      	movs	r3, #1
 800c88c:	4631      	mov	r1, r6
 800c88e:	4628      	mov	r0, r5
 800c890:	47b8      	blx	r7
 800c892:	3001      	adds	r0, #1
 800c894:	f43f af51 	beq.w	800c73a <_printf_float+0xbe>
 800c898:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c89c:	429a      	cmp	r2, r3
 800c89e:	db02      	blt.n	800c8a6 <_printf_float+0x22a>
 800c8a0:	6823      	ldr	r3, [r4, #0]
 800c8a2:	07d8      	lsls	r0, r3, #31
 800c8a4:	d510      	bpl.n	800c8c8 <_printf_float+0x24c>
 800c8a6:	ee18 3a10 	vmov	r3, s16
 800c8aa:	4652      	mov	r2, sl
 800c8ac:	4631      	mov	r1, r6
 800c8ae:	4628      	mov	r0, r5
 800c8b0:	47b8      	blx	r7
 800c8b2:	3001      	adds	r0, #1
 800c8b4:	f43f af41 	beq.w	800c73a <_printf_float+0xbe>
 800c8b8:	f04f 0800 	mov.w	r8, #0
 800c8bc:	f104 091a 	add.w	r9, r4, #26
 800c8c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8c2:	3b01      	subs	r3, #1
 800c8c4:	4543      	cmp	r3, r8
 800c8c6:	dc09      	bgt.n	800c8dc <_printf_float+0x260>
 800c8c8:	6823      	ldr	r3, [r4, #0]
 800c8ca:	079b      	lsls	r3, r3, #30
 800c8cc:	f100 8107 	bmi.w	800cade <_printf_float+0x462>
 800c8d0:	68e0      	ldr	r0, [r4, #12]
 800c8d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8d4:	4298      	cmp	r0, r3
 800c8d6:	bfb8      	it	lt
 800c8d8:	4618      	movlt	r0, r3
 800c8da:	e730      	b.n	800c73e <_printf_float+0xc2>
 800c8dc:	2301      	movs	r3, #1
 800c8de:	464a      	mov	r2, r9
 800c8e0:	4631      	mov	r1, r6
 800c8e2:	4628      	mov	r0, r5
 800c8e4:	47b8      	blx	r7
 800c8e6:	3001      	adds	r0, #1
 800c8e8:	f43f af27 	beq.w	800c73a <_printf_float+0xbe>
 800c8ec:	f108 0801 	add.w	r8, r8, #1
 800c8f0:	e7e6      	b.n	800c8c0 <_printf_float+0x244>
 800c8f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	dc39      	bgt.n	800c96c <_printf_float+0x2f0>
 800c8f8:	4a1b      	ldr	r2, [pc, #108]	; (800c968 <_printf_float+0x2ec>)
 800c8fa:	2301      	movs	r3, #1
 800c8fc:	4631      	mov	r1, r6
 800c8fe:	4628      	mov	r0, r5
 800c900:	47b8      	blx	r7
 800c902:	3001      	adds	r0, #1
 800c904:	f43f af19 	beq.w	800c73a <_printf_float+0xbe>
 800c908:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c90c:	4313      	orrs	r3, r2
 800c90e:	d102      	bne.n	800c916 <_printf_float+0x29a>
 800c910:	6823      	ldr	r3, [r4, #0]
 800c912:	07d9      	lsls	r1, r3, #31
 800c914:	d5d8      	bpl.n	800c8c8 <_printf_float+0x24c>
 800c916:	ee18 3a10 	vmov	r3, s16
 800c91a:	4652      	mov	r2, sl
 800c91c:	4631      	mov	r1, r6
 800c91e:	4628      	mov	r0, r5
 800c920:	47b8      	blx	r7
 800c922:	3001      	adds	r0, #1
 800c924:	f43f af09 	beq.w	800c73a <_printf_float+0xbe>
 800c928:	f04f 0900 	mov.w	r9, #0
 800c92c:	f104 0a1a 	add.w	sl, r4, #26
 800c930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c932:	425b      	negs	r3, r3
 800c934:	454b      	cmp	r3, r9
 800c936:	dc01      	bgt.n	800c93c <_printf_float+0x2c0>
 800c938:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c93a:	e792      	b.n	800c862 <_printf_float+0x1e6>
 800c93c:	2301      	movs	r3, #1
 800c93e:	4652      	mov	r2, sl
 800c940:	4631      	mov	r1, r6
 800c942:	4628      	mov	r0, r5
 800c944:	47b8      	blx	r7
 800c946:	3001      	adds	r0, #1
 800c948:	f43f aef7 	beq.w	800c73a <_printf_float+0xbe>
 800c94c:	f109 0901 	add.w	r9, r9, #1
 800c950:	e7ee      	b.n	800c930 <_printf_float+0x2b4>
 800c952:	bf00      	nop
 800c954:	7fefffff 	.word	0x7fefffff
 800c958:	0800f7a0 	.word	0x0800f7a0
 800c95c:	0800f7a4 	.word	0x0800f7a4
 800c960:	0800f7a8 	.word	0x0800f7a8
 800c964:	0800f7ac 	.word	0x0800f7ac
 800c968:	0800f7b0 	.word	0x0800f7b0
 800c96c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c96e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c970:	429a      	cmp	r2, r3
 800c972:	bfa8      	it	ge
 800c974:	461a      	movge	r2, r3
 800c976:	2a00      	cmp	r2, #0
 800c978:	4691      	mov	r9, r2
 800c97a:	dc37      	bgt.n	800c9ec <_printf_float+0x370>
 800c97c:	f04f 0b00 	mov.w	fp, #0
 800c980:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c984:	f104 021a 	add.w	r2, r4, #26
 800c988:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c98a:	9305      	str	r3, [sp, #20]
 800c98c:	eba3 0309 	sub.w	r3, r3, r9
 800c990:	455b      	cmp	r3, fp
 800c992:	dc33      	bgt.n	800c9fc <_printf_float+0x380>
 800c994:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c998:	429a      	cmp	r2, r3
 800c99a:	db3b      	blt.n	800ca14 <_printf_float+0x398>
 800c99c:	6823      	ldr	r3, [r4, #0]
 800c99e:	07da      	lsls	r2, r3, #31
 800c9a0:	d438      	bmi.n	800ca14 <_printf_float+0x398>
 800c9a2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c9a6:	eba2 0903 	sub.w	r9, r2, r3
 800c9aa:	9b05      	ldr	r3, [sp, #20]
 800c9ac:	1ad2      	subs	r2, r2, r3
 800c9ae:	4591      	cmp	r9, r2
 800c9b0:	bfa8      	it	ge
 800c9b2:	4691      	movge	r9, r2
 800c9b4:	f1b9 0f00 	cmp.w	r9, #0
 800c9b8:	dc35      	bgt.n	800ca26 <_printf_float+0x3aa>
 800c9ba:	f04f 0800 	mov.w	r8, #0
 800c9be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c9c2:	f104 0a1a 	add.w	sl, r4, #26
 800c9c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c9ca:	1a9b      	subs	r3, r3, r2
 800c9cc:	eba3 0309 	sub.w	r3, r3, r9
 800c9d0:	4543      	cmp	r3, r8
 800c9d2:	f77f af79 	ble.w	800c8c8 <_printf_float+0x24c>
 800c9d6:	2301      	movs	r3, #1
 800c9d8:	4652      	mov	r2, sl
 800c9da:	4631      	mov	r1, r6
 800c9dc:	4628      	mov	r0, r5
 800c9de:	47b8      	blx	r7
 800c9e0:	3001      	adds	r0, #1
 800c9e2:	f43f aeaa 	beq.w	800c73a <_printf_float+0xbe>
 800c9e6:	f108 0801 	add.w	r8, r8, #1
 800c9ea:	e7ec      	b.n	800c9c6 <_printf_float+0x34a>
 800c9ec:	4613      	mov	r3, r2
 800c9ee:	4631      	mov	r1, r6
 800c9f0:	4642      	mov	r2, r8
 800c9f2:	4628      	mov	r0, r5
 800c9f4:	47b8      	blx	r7
 800c9f6:	3001      	adds	r0, #1
 800c9f8:	d1c0      	bne.n	800c97c <_printf_float+0x300>
 800c9fa:	e69e      	b.n	800c73a <_printf_float+0xbe>
 800c9fc:	2301      	movs	r3, #1
 800c9fe:	4631      	mov	r1, r6
 800ca00:	4628      	mov	r0, r5
 800ca02:	9205      	str	r2, [sp, #20]
 800ca04:	47b8      	blx	r7
 800ca06:	3001      	adds	r0, #1
 800ca08:	f43f ae97 	beq.w	800c73a <_printf_float+0xbe>
 800ca0c:	9a05      	ldr	r2, [sp, #20]
 800ca0e:	f10b 0b01 	add.w	fp, fp, #1
 800ca12:	e7b9      	b.n	800c988 <_printf_float+0x30c>
 800ca14:	ee18 3a10 	vmov	r3, s16
 800ca18:	4652      	mov	r2, sl
 800ca1a:	4631      	mov	r1, r6
 800ca1c:	4628      	mov	r0, r5
 800ca1e:	47b8      	blx	r7
 800ca20:	3001      	adds	r0, #1
 800ca22:	d1be      	bne.n	800c9a2 <_printf_float+0x326>
 800ca24:	e689      	b.n	800c73a <_printf_float+0xbe>
 800ca26:	9a05      	ldr	r2, [sp, #20]
 800ca28:	464b      	mov	r3, r9
 800ca2a:	4442      	add	r2, r8
 800ca2c:	4631      	mov	r1, r6
 800ca2e:	4628      	mov	r0, r5
 800ca30:	47b8      	blx	r7
 800ca32:	3001      	adds	r0, #1
 800ca34:	d1c1      	bne.n	800c9ba <_printf_float+0x33e>
 800ca36:	e680      	b.n	800c73a <_printf_float+0xbe>
 800ca38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ca3a:	2a01      	cmp	r2, #1
 800ca3c:	dc01      	bgt.n	800ca42 <_printf_float+0x3c6>
 800ca3e:	07db      	lsls	r3, r3, #31
 800ca40:	d53a      	bpl.n	800cab8 <_printf_float+0x43c>
 800ca42:	2301      	movs	r3, #1
 800ca44:	4642      	mov	r2, r8
 800ca46:	4631      	mov	r1, r6
 800ca48:	4628      	mov	r0, r5
 800ca4a:	47b8      	blx	r7
 800ca4c:	3001      	adds	r0, #1
 800ca4e:	f43f ae74 	beq.w	800c73a <_printf_float+0xbe>
 800ca52:	ee18 3a10 	vmov	r3, s16
 800ca56:	4652      	mov	r2, sl
 800ca58:	4631      	mov	r1, r6
 800ca5a:	4628      	mov	r0, r5
 800ca5c:	47b8      	blx	r7
 800ca5e:	3001      	adds	r0, #1
 800ca60:	f43f ae6b 	beq.w	800c73a <_printf_float+0xbe>
 800ca64:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ca68:	2200      	movs	r2, #0
 800ca6a:	2300      	movs	r3, #0
 800ca6c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800ca70:	f7f4 f82a 	bl	8000ac8 <__aeabi_dcmpeq>
 800ca74:	b9d8      	cbnz	r0, 800caae <_printf_float+0x432>
 800ca76:	f10a 33ff 	add.w	r3, sl, #4294967295
 800ca7a:	f108 0201 	add.w	r2, r8, #1
 800ca7e:	4631      	mov	r1, r6
 800ca80:	4628      	mov	r0, r5
 800ca82:	47b8      	blx	r7
 800ca84:	3001      	adds	r0, #1
 800ca86:	d10e      	bne.n	800caa6 <_printf_float+0x42a>
 800ca88:	e657      	b.n	800c73a <_printf_float+0xbe>
 800ca8a:	2301      	movs	r3, #1
 800ca8c:	4652      	mov	r2, sl
 800ca8e:	4631      	mov	r1, r6
 800ca90:	4628      	mov	r0, r5
 800ca92:	47b8      	blx	r7
 800ca94:	3001      	adds	r0, #1
 800ca96:	f43f ae50 	beq.w	800c73a <_printf_float+0xbe>
 800ca9a:	f108 0801 	add.w	r8, r8, #1
 800ca9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800caa0:	3b01      	subs	r3, #1
 800caa2:	4543      	cmp	r3, r8
 800caa4:	dcf1      	bgt.n	800ca8a <_printf_float+0x40e>
 800caa6:	464b      	mov	r3, r9
 800caa8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800caac:	e6da      	b.n	800c864 <_printf_float+0x1e8>
 800caae:	f04f 0800 	mov.w	r8, #0
 800cab2:	f104 0a1a 	add.w	sl, r4, #26
 800cab6:	e7f2      	b.n	800ca9e <_printf_float+0x422>
 800cab8:	2301      	movs	r3, #1
 800caba:	4642      	mov	r2, r8
 800cabc:	e7df      	b.n	800ca7e <_printf_float+0x402>
 800cabe:	2301      	movs	r3, #1
 800cac0:	464a      	mov	r2, r9
 800cac2:	4631      	mov	r1, r6
 800cac4:	4628      	mov	r0, r5
 800cac6:	47b8      	blx	r7
 800cac8:	3001      	adds	r0, #1
 800caca:	f43f ae36 	beq.w	800c73a <_printf_float+0xbe>
 800cace:	f108 0801 	add.w	r8, r8, #1
 800cad2:	68e3      	ldr	r3, [r4, #12]
 800cad4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cad6:	1a5b      	subs	r3, r3, r1
 800cad8:	4543      	cmp	r3, r8
 800cada:	dcf0      	bgt.n	800cabe <_printf_float+0x442>
 800cadc:	e6f8      	b.n	800c8d0 <_printf_float+0x254>
 800cade:	f04f 0800 	mov.w	r8, #0
 800cae2:	f104 0919 	add.w	r9, r4, #25
 800cae6:	e7f4      	b.n	800cad2 <_printf_float+0x456>

0800cae8 <_printf_common>:
 800cae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800caec:	4616      	mov	r6, r2
 800caee:	4699      	mov	r9, r3
 800caf0:	688a      	ldr	r2, [r1, #8]
 800caf2:	690b      	ldr	r3, [r1, #16]
 800caf4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800caf8:	4293      	cmp	r3, r2
 800cafa:	bfb8      	it	lt
 800cafc:	4613      	movlt	r3, r2
 800cafe:	6033      	str	r3, [r6, #0]
 800cb00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cb04:	4607      	mov	r7, r0
 800cb06:	460c      	mov	r4, r1
 800cb08:	b10a      	cbz	r2, 800cb0e <_printf_common+0x26>
 800cb0a:	3301      	adds	r3, #1
 800cb0c:	6033      	str	r3, [r6, #0]
 800cb0e:	6823      	ldr	r3, [r4, #0]
 800cb10:	0699      	lsls	r1, r3, #26
 800cb12:	bf42      	ittt	mi
 800cb14:	6833      	ldrmi	r3, [r6, #0]
 800cb16:	3302      	addmi	r3, #2
 800cb18:	6033      	strmi	r3, [r6, #0]
 800cb1a:	6825      	ldr	r5, [r4, #0]
 800cb1c:	f015 0506 	ands.w	r5, r5, #6
 800cb20:	d106      	bne.n	800cb30 <_printf_common+0x48>
 800cb22:	f104 0a19 	add.w	sl, r4, #25
 800cb26:	68e3      	ldr	r3, [r4, #12]
 800cb28:	6832      	ldr	r2, [r6, #0]
 800cb2a:	1a9b      	subs	r3, r3, r2
 800cb2c:	42ab      	cmp	r3, r5
 800cb2e:	dc26      	bgt.n	800cb7e <_printf_common+0x96>
 800cb30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cb34:	1e13      	subs	r3, r2, #0
 800cb36:	6822      	ldr	r2, [r4, #0]
 800cb38:	bf18      	it	ne
 800cb3a:	2301      	movne	r3, #1
 800cb3c:	0692      	lsls	r2, r2, #26
 800cb3e:	d42b      	bmi.n	800cb98 <_printf_common+0xb0>
 800cb40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cb44:	4649      	mov	r1, r9
 800cb46:	4638      	mov	r0, r7
 800cb48:	47c0      	blx	r8
 800cb4a:	3001      	adds	r0, #1
 800cb4c:	d01e      	beq.n	800cb8c <_printf_common+0xa4>
 800cb4e:	6823      	ldr	r3, [r4, #0]
 800cb50:	6922      	ldr	r2, [r4, #16]
 800cb52:	f003 0306 	and.w	r3, r3, #6
 800cb56:	2b04      	cmp	r3, #4
 800cb58:	bf02      	ittt	eq
 800cb5a:	68e5      	ldreq	r5, [r4, #12]
 800cb5c:	6833      	ldreq	r3, [r6, #0]
 800cb5e:	1aed      	subeq	r5, r5, r3
 800cb60:	68a3      	ldr	r3, [r4, #8]
 800cb62:	bf0c      	ite	eq
 800cb64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cb68:	2500      	movne	r5, #0
 800cb6a:	4293      	cmp	r3, r2
 800cb6c:	bfc4      	itt	gt
 800cb6e:	1a9b      	subgt	r3, r3, r2
 800cb70:	18ed      	addgt	r5, r5, r3
 800cb72:	2600      	movs	r6, #0
 800cb74:	341a      	adds	r4, #26
 800cb76:	42b5      	cmp	r5, r6
 800cb78:	d11a      	bne.n	800cbb0 <_printf_common+0xc8>
 800cb7a:	2000      	movs	r0, #0
 800cb7c:	e008      	b.n	800cb90 <_printf_common+0xa8>
 800cb7e:	2301      	movs	r3, #1
 800cb80:	4652      	mov	r2, sl
 800cb82:	4649      	mov	r1, r9
 800cb84:	4638      	mov	r0, r7
 800cb86:	47c0      	blx	r8
 800cb88:	3001      	adds	r0, #1
 800cb8a:	d103      	bne.n	800cb94 <_printf_common+0xac>
 800cb8c:	f04f 30ff 	mov.w	r0, #4294967295
 800cb90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb94:	3501      	adds	r5, #1
 800cb96:	e7c6      	b.n	800cb26 <_printf_common+0x3e>
 800cb98:	18e1      	adds	r1, r4, r3
 800cb9a:	1c5a      	adds	r2, r3, #1
 800cb9c:	2030      	movs	r0, #48	; 0x30
 800cb9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cba2:	4422      	add	r2, r4
 800cba4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cba8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cbac:	3302      	adds	r3, #2
 800cbae:	e7c7      	b.n	800cb40 <_printf_common+0x58>
 800cbb0:	2301      	movs	r3, #1
 800cbb2:	4622      	mov	r2, r4
 800cbb4:	4649      	mov	r1, r9
 800cbb6:	4638      	mov	r0, r7
 800cbb8:	47c0      	blx	r8
 800cbba:	3001      	adds	r0, #1
 800cbbc:	d0e6      	beq.n	800cb8c <_printf_common+0xa4>
 800cbbe:	3601      	adds	r6, #1
 800cbc0:	e7d9      	b.n	800cb76 <_printf_common+0x8e>
	...

0800cbc4 <_printf_i>:
 800cbc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cbc8:	7e0f      	ldrb	r7, [r1, #24]
 800cbca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800cbcc:	2f78      	cmp	r7, #120	; 0x78
 800cbce:	4691      	mov	r9, r2
 800cbd0:	4680      	mov	r8, r0
 800cbd2:	460c      	mov	r4, r1
 800cbd4:	469a      	mov	sl, r3
 800cbd6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800cbda:	d807      	bhi.n	800cbec <_printf_i+0x28>
 800cbdc:	2f62      	cmp	r7, #98	; 0x62
 800cbde:	d80a      	bhi.n	800cbf6 <_printf_i+0x32>
 800cbe0:	2f00      	cmp	r7, #0
 800cbe2:	f000 80d4 	beq.w	800cd8e <_printf_i+0x1ca>
 800cbe6:	2f58      	cmp	r7, #88	; 0x58
 800cbe8:	f000 80c0 	beq.w	800cd6c <_printf_i+0x1a8>
 800cbec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cbf0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cbf4:	e03a      	b.n	800cc6c <_printf_i+0xa8>
 800cbf6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800cbfa:	2b15      	cmp	r3, #21
 800cbfc:	d8f6      	bhi.n	800cbec <_printf_i+0x28>
 800cbfe:	a101      	add	r1, pc, #4	; (adr r1, 800cc04 <_printf_i+0x40>)
 800cc00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cc04:	0800cc5d 	.word	0x0800cc5d
 800cc08:	0800cc71 	.word	0x0800cc71
 800cc0c:	0800cbed 	.word	0x0800cbed
 800cc10:	0800cbed 	.word	0x0800cbed
 800cc14:	0800cbed 	.word	0x0800cbed
 800cc18:	0800cbed 	.word	0x0800cbed
 800cc1c:	0800cc71 	.word	0x0800cc71
 800cc20:	0800cbed 	.word	0x0800cbed
 800cc24:	0800cbed 	.word	0x0800cbed
 800cc28:	0800cbed 	.word	0x0800cbed
 800cc2c:	0800cbed 	.word	0x0800cbed
 800cc30:	0800cd75 	.word	0x0800cd75
 800cc34:	0800cc9d 	.word	0x0800cc9d
 800cc38:	0800cd2f 	.word	0x0800cd2f
 800cc3c:	0800cbed 	.word	0x0800cbed
 800cc40:	0800cbed 	.word	0x0800cbed
 800cc44:	0800cd97 	.word	0x0800cd97
 800cc48:	0800cbed 	.word	0x0800cbed
 800cc4c:	0800cc9d 	.word	0x0800cc9d
 800cc50:	0800cbed 	.word	0x0800cbed
 800cc54:	0800cbed 	.word	0x0800cbed
 800cc58:	0800cd37 	.word	0x0800cd37
 800cc5c:	682b      	ldr	r3, [r5, #0]
 800cc5e:	1d1a      	adds	r2, r3, #4
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	602a      	str	r2, [r5, #0]
 800cc64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cc68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cc6c:	2301      	movs	r3, #1
 800cc6e:	e09f      	b.n	800cdb0 <_printf_i+0x1ec>
 800cc70:	6820      	ldr	r0, [r4, #0]
 800cc72:	682b      	ldr	r3, [r5, #0]
 800cc74:	0607      	lsls	r7, r0, #24
 800cc76:	f103 0104 	add.w	r1, r3, #4
 800cc7a:	6029      	str	r1, [r5, #0]
 800cc7c:	d501      	bpl.n	800cc82 <_printf_i+0xbe>
 800cc7e:	681e      	ldr	r6, [r3, #0]
 800cc80:	e003      	b.n	800cc8a <_printf_i+0xc6>
 800cc82:	0646      	lsls	r6, r0, #25
 800cc84:	d5fb      	bpl.n	800cc7e <_printf_i+0xba>
 800cc86:	f9b3 6000 	ldrsh.w	r6, [r3]
 800cc8a:	2e00      	cmp	r6, #0
 800cc8c:	da03      	bge.n	800cc96 <_printf_i+0xd2>
 800cc8e:	232d      	movs	r3, #45	; 0x2d
 800cc90:	4276      	negs	r6, r6
 800cc92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cc96:	485a      	ldr	r0, [pc, #360]	; (800ce00 <_printf_i+0x23c>)
 800cc98:	230a      	movs	r3, #10
 800cc9a:	e012      	b.n	800ccc2 <_printf_i+0xfe>
 800cc9c:	682b      	ldr	r3, [r5, #0]
 800cc9e:	6820      	ldr	r0, [r4, #0]
 800cca0:	1d19      	adds	r1, r3, #4
 800cca2:	6029      	str	r1, [r5, #0]
 800cca4:	0605      	lsls	r5, r0, #24
 800cca6:	d501      	bpl.n	800ccac <_printf_i+0xe8>
 800cca8:	681e      	ldr	r6, [r3, #0]
 800ccaa:	e002      	b.n	800ccb2 <_printf_i+0xee>
 800ccac:	0641      	lsls	r1, r0, #25
 800ccae:	d5fb      	bpl.n	800cca8 <_printf_i+0xe4>
 800ccb0:	881e      	ldrh	r6, [r3, #0]
 800ccb2:	4853      	ldr	r0, [pc, #332]	; (800ce00 <_printf_i+0x23c>)
 800ccb4:	2f6f      	cmp	r7, #111	; 0x6f
 800ccb6:	bf0c      	ite	eq
 800ccb8:	2308      	moveq	r3, #8
 800ccba:	230a      	movne	r3, #10
 800ccbc:	2100      	movs	r1, #0
 800ccbe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ccc2:	6865      	ldr	r5, [r4, #4]
 800ccc4:	60a5      	str	r5, [r4, #8]
 800ccc6:	2d00      	cmp	r5, #0
 800ccc8:	bfa2      	ittt	ge
 800ccca:	6821      	ldrge	r1, [r4, #0]
 800cccc:	f021 0104 	bicge.w	r1, r1, #4
 800ccd0:	6021      	strge	r1, [r4, #0]
 800ccd2:	b90e      	cbnz	r6, 800ccd8 <_printf_i+0x114>
 800ccd4:	2d00      	cmp	r5, #0
 800ccd6:	d04b      	beq.n	800cd70 <_printf_i+0x1ac>
 800ccd8:	4615      	mov	r5, r2
 800ccda:	fbb6 f1f3 	udiv	r1, r6, r3
 800ccde:	fb03 6711 	mls	r7, r3, r1, r6
 800cce2:	5dc7      	ldrb	r7, [r0, r7]
 800cce4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800cce8:	4637      	mov	r7, r6
 800ccea:	42bb      	cmp	r3, r7
 800ccec:	460e      	mov	r6, r1
 800ccee:	d9f4      	bls.n	800ccda <_printf_i+0x116>
 800ccf0:	2b08      	cmp	r3, #8
 800ccf2:	d10b      	bne.n	800cd0c <_printf_i+0x148>
 800ccf4:	6823      	ldr	r3, [r4, #0]
 800ccf6:	07de      	lsls	r6, r3, #31
 800ccf8:	d508      	bpl.n	800cd0c <_printf_i+0x148>
 800ccfa:	6923      	ldr	r3, [r4, #16]
 800ccfc:	6861      	ldr	r1, [r4, #4]
 800ccfe:	4299      	cmp	r1, r3
 800cd00:	bfde      	ittt	le
 800cd02:	2330      	movle	r3, #48	; 0x30
 800cd04:	f805 3c01 	strble.w	r3, [r5, #-1]
 800cd08:	f105 35ff 	addle.w	r5, r5, #4294967295
 800cd0c:	1b52      	subs	r2, r2, r5
 800cd0e:	6122      	str	r2, [r4, #16]
 800cd10:	f8cd a000 	str.w	sl, [sp]
 800cd14:	464b      	mov	r3, r9
 800cd16:	aa03      	add	r2, sp, #12
 800cd18:	4621      	mov	r1, r4
 800cd1a:	4640      	mov	r0, r8
 800cd1c:	f7ff fee4 	bl	800cae8 <_printf_common>
 800cd20:	3001      	adds	r0, #1
 800cd22:	d14a      	bne.n	800cdba <_printf_i+0x1f6>
 800cd24:	f04f 30ff 	mov.w	r0, #4294967295
 800cd28:	b004      	add	sp, #16
 800cd2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd2e:	6823      	ldr	r3, [r4, #0]
 800cd30:	f043 0320 	orr.w	r3, r3, #32
 800cd34:	6023      	str	r3, [r4, #0]
 800cd36:	4833      	ldr	r0, [pc, #204]	; (800ce04 <_printf_i+0x240>)
 800cd38:	2778      	movs	r7, #120	; 0x78
 800cd3a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800cd3e:	6823      	ldr	r3, [r4, #0]
 800cd40:	6829      	ldr	r1, [r5, #0]
 800cd42:	061f      	lsls	r7, r3, #24
 800cd44:	f851 6b04 	ldr.w	r6, [r1], #4
 800cd48:	d402      	bmi.n	800cd50 <_printf_i+0x18c>
 800cd4a:	065f      	lsls	r7, r3, #25
 800cd4c:	bf48      	it	mi
 800cd4e:	b2b6      	uxthmi	r6, r6
 800cd50:	07df      	lsls	r7, r3, #31
 800cd52:	bf48      	it	mi
 800cd54:	f043 0320 	orrmi.w	r3, r3, #32
 800cd58:	6029      	str	r1, [r5, #0]
 800cd5a:	bf48      	it	mi
 800cd5c:	6023      	strmi	r3, [r4, #0]
 800cd5e:	b91e      	cbnz	r6, 800cd68 <_printf_i+0x1a4>
 800cd60:	6823      	ldr	r3, [r4, #0]
 800cd62:	f023 0320 	bic.w	r3, r3, #32
 800cd66:	6023      	str	r3, [r4, #0]
 800cd68:	2310      	movs	r3, #16
 800cd6a:	e7a7      	b.n	800ccbc <_printf_i+0xf8>
 800cd6c:	4824      	ldr	r0, [pc, #144]	; (800ce00 <_printf_i+0x23c>)
 800cd6e:	e7e4      	b.n	800cd3a <_printf_i+0x176>
 800cd70:	4615      	mov	r5, r2
 800cd72:	e7bd      	b.n	800ccf0 <_printf_i+0x12c>
 800cd74:	682b      	ldr	r3, [r5, #0]
 800cd76:	6826      	ldr	r6, [r4, #0]
 800cd78:	6961      	ldr	r1, [r4, #20]
 800cd7a:	1d18      	adds	r0, r3, #4
 800cd7c:	6028      	str	r0, [r5, #0]
 800cd7e:	0635      	lsls	r5, r6, #24
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	d501      	bpl.n	800cd88 <_printf_i+0x1c4>
 800cd84:	6019      	str	r1, [r3, #0]
 800cd86:	e002      	b.n	800cd8e <_printf_i+0x1ca>
 800cd88:	0670      	lsls	r0, r6, #25
 800cd8a:	d5fb      	bpl.n	800cd84 <_printf_i+0x1c0>
 800cd8c:	8019      	strh	r1, [r3, #0]
 800cd8e:	2300      	movs	r3, #0
 800cd90:	6123      	str	r3, [r4, #16]
 800cd92:	4615      	mov	r5, r2
 800cd94:	e7bc      	b.n	800cd10 <_printf_i+0x14c>
 800cd96:	682b      	ldr	r3, [r5, #0]
 800cd98:	1d1a      	adds	r2, r3, #4
 800cd9a:	602a      	str	r2, [r5, #0]
 800cd9c:	681d      	ldr	r5, [r3, #0]
 800cd9e:	6862      	ldr	r2, [r4, #4]
 800cda0:	2100      	movs	r1, #0
 800cda2:	4628      	mov	r0, r5
 800cda4:	f7f3 fa14 	bl	80001d0 <memchr>
 800cda8:	b108      	cbz	r0, 800cdae <_printf_i+0x1ea>
 800cdaa:	1b40      	subs	r0, r0, r5
 800cdac:	6060      	str	r0, [r4, #4]
 800cdae:	6863      	ldr	r3, [r4, #4]
 800cdb0:	6123      	str	r3, [r4, #16]
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cdb8:	e7aa      	b.n	800cd10 <_printf_i+0x14c>
 800cdba:	6923      	ldr	r3, [r4, #16]
 800cdbc:	462a      	mov	r2, r5
 800cdbe:	4649      	mov	r1, r9
 800cdc0:	4640      	mov	r0, r8
 800cdc2:	47d0      	blx	sl
 800cdc4:	3001      	adds	r0, #1
 800cdc6:	d0ad      	beq.n	800cd24 <_printf_i+0x160>
 800cdc8:	6823      	ldr	r3, [r4, #0]
 800cdca:	079b      	lsls	r3, r3, #30
 800cdcc:	d413      	bmi.n	800cdf6 <_printf_i+0x232>
 800cdce:	68e0      	ldr	r0, [r4, #12]
 800cdd0:	9b03      	ldr	r3, [sp, #12]
 800cdd2:	4298      	cmp	r0, r3
 800cdd4:	bfb8      	it	lt
 800cdd6:	4618      	movlt	r0, r3
 800cdd8:	e7a6      	b.n	800cd28 <_printf_i+0x164>
 800cdda:	2301      	movs	r3, #1
 800cddc:	4632      	mov	r2, r6
 800cdde:	4649      	mov	r1, r9
 800cde0:	4640      	mov	r0, r8
 800cde2:	47d0      	blx	sl
 800cde4:	3001      	adds	r0, #1
 800cde6:	d09d      	beq.n	800cd24 <_printf_i+0x160>
 800cde8:	3501      	adds	r5, #1
 800cdea:	68e3      	ldr	r3, [r4, #12]
 800cdec:	9903      	ldr	r1, [sp, #12]
 800cdee:	1a5b      	subs	r3, r3, r1
 800cdf0:	42ab      	cmp	r3, r5
 800cdf2:	dcf2      	bgt.n	800cdda <_printf_i+0x216>
 800cdf4:	e7eb      	b.n	800cdce <_printf_i+0x20a>
 800cdf6:	2500      	movs	r5, #0
 800cdf8:	f104 0619 	add.w	r6, r4, #25
 800cdfc:	e7f5      	b.n	800cdea <_printf_i+0x226>
 800cdfe:	bf00      	nop
 800ce00:	0800f7b2 	.word	0x0800f7b2
 800ce04:	0800f7c3 	.word	0x0800f7c3

0800ce08 <std>:
 800ce08:	2300      	movs	r3, #0
 800ce0a:	b510      	push	{r4, lr}
 800ce0c:	4604      	mov	r4, r0
 800ce0e:	e9c0 3300 	strd	r3, r3, [r0]
 800ce12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ce16:	6083      	str	r3, [r0, #8]
 800ce18:	8181      	strh	r1, [r0, #12]
 800ce1a:	6643      	str	r3, [r0, #100]	; 0x64
 800ce1c:	81c2      	strh	r2, [r0, #14]
 800ce1e:	6183      	str	r3, [r0, #24]
 800ce20:	4619      	mov	r1, r3
 800ce22:	2208      	movs	r2, #8
 800ce24:	305c      	adds	r0, #92	; 0x5c
 800ce26:	f000 f914 	bl	800d052 <memset>
 800ce2a:	4b0d      	ldr	r3, [pc, #52]	; (800ce60 <std+0x58>)
 800ce2c:	6263      	str	r3, [r4, #36]	; 0x24
 800ce2e:	4b0d      	ldr	r3, [pc, #52]	; (800ce64 <std+0x5c>)
 800ce30:	62a3      	str	r3, [r4, #40]	; 0x28
 800ce32:	4b0d      	ldr	r3, [pc, #52]	; (800ce68 <std+0x60>)
 800ce34:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ce36:	4b0d      	ldr	r3, [pc, #52]	; (800ce6c <std+0x64>)
 800ce38:	6323      	str	r3, [r4, #48]	; 0x30
 800ce3a:	4b0d      	ldr	r3, [pc, #52]	; (800ce70 <std+0x68>)
 800ce3c:	6224      	str	r4, [r4, #32]
 800ce3e:	429c      	cmp	r4, r3
 800ce40:	d006      	beq.n	800ce50 <std+0x48>
 800ce42:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800ce46:	4294      	cmp	r4, r2
 800ce48:	d002      	beq.n	800ce50 <std+0x48>
 800ce4a:	33d0      	adds	r3, #208	; 0xd0
 800ce4c:	429c      	cmp	r4, r3
 800ce4e:	d105      	bne.n	800ce5c <std+0x54>
 800ce50:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ce54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ce58:	f000 b978 	b.w	800d14c <__retarget_lock_init_recursive>
 800ce5c:	bd10      	pop	{r4, pc}
 800ce5e:	bf00      	nop
 800ce60:	0800cfcd 	.word	0x0800cfcd
 800ce64:	0800cfef 	.word	0x0800cfef
 800ce68:	0800d027 	.word	0x0800d027
 800ce6c:	0800d04b 	.word	0x0800d04b
 800ce70:	20000dec 	.word	0x20000dec

0800ce74 <stdio_exit_handler>:
 800ce74:	4a02      	ldr	r2, [pc, #8]	; (800ce80 <stdio_exit_handler+0xc>)
 800ce76:	4903      	ldr	r1, [pc, #12]	; (800ce84 <stdio_exit_handler+0x10>)
 800ce78:	4803      	ldr	r0, [pc, #12]	; (800ce88 <stdio_exit_handler+0x14>)
 800ce7a:	f000 b869 	b.w	800cf50 <_fwalk_sglue>
 800ce7e:	bf00      	nop
 800ce80:	20000070 	.word	0x20000070
 800ce84:	0800eb01 	.word	0x0800eb01
 800ce88:	2000007c 	.word	0x2000007c

0800ce8c <cleanup_stdio>:
 800ce8c:	6841      	ldr	r1, [r0, #4]
 800ce8e:	4b0c      	ldr	r3, [pc, #48]	; (800cec0 <cleanup_stdio+0x34>)
 800ce90:	4299      	cmp	r1, r3
 800ce92:	b510      	push	{r4, lr}
 800ce94:	4604      	mov	r4, r0
 800ce96:	d001      	beq.n	800ce9c <cleanup_stdio+0x10>
 800ce98:	f001 fe32 	bl	800eb00 <_fflush_r>
 800ce9c:	68a1      	ldr	r1, [r4, #8]
 800ce9e:	4b09      	ldr	r3, [pc, #36]	; (800cec4 <cleanup_stdio+0x38>)
 800cea0:	4299      	cmp	r1, r3
 800cea2:	d002      	beq.n	800ceaa <cleanup_stdio+0x1e>
 800cea4:	4620      	mov	r0, r4
 800cea6:	f001 fe2b 	bl	800eb00 <_fflush_r>
 800ceaa:	68e1      	ldr	r1, [r4, #12]
 800ceac:	4b06      	ldr	r3, [pc, #24]	; (800cec8 <cleanup_stdio+0x3c>)
 800ceae:	4299      	cmp	r1, r3
 800ceb0:	d004      	beq.n	800cebc <cleanup_stdio+0x30>
 800ceb2:	4620      	mov	r0, r4
 800ceb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ceb8:	f001 be22 	b.w	800eb00 <_fflush_r>
 800cebc:	bd10      	pop	{r4, pc}
 800cebe:	bf00      	nop
 800cec0:	20000dec 	.word	0x20000dec
 800cec4:	20000e54 	.word	0x20000e54
 800cec8:	20000ebc 	.word	0x20000ebc

0800cecc <global_stdio_init.part.0>:
 800cecc:	b510      	push	{r4, lr}
 800cece:	4b0b      	ldr	r3, [pc, #44]	; (800cefc <global_stdio_init.part.0+0x30>)
 800ced0:	4c0b      	ldr	r4, [pc, #44]	; (800cf00 <global_stdio_init.part.0+0x34>)
 800ced2:	4a0c      	ldr	r2, [pc, #48]	; (800cf04 <global_stdio_init.part.0+0x38>)
 800ced4:	601a      	str	r2, [r3, #0]
 800ced6:	4620      	mov	r0, r4
 800ced8:	2200      	movs	r2, #0
 800ceda:	2104      	movs	r1, #4
 800cedc:	f7ff ff94 	bl	800ce08 <std>
 800cee0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800cee4:	2201      	movs	r2, #1
 800cee6:	2109      	movs	r1, #9
 800cee8:	f7ff ff8e 	bl	800ce08 <std>
 800ceec:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800cef0:	2202      	movs	r2, #2
 800cef2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cef6:	2112      	movs	r1, #18
 800cef8:	f7ff bf86 	b.w	800ce08 <std>
 800cefc:	20000f24 	.word	0x20000f24
 800cf00:	20000dec 	.word	0x20000dec
 800cf04:	0800ce75 	.word	0x0800ce75

0800cf08 <__sfp_lock_acquire>:
 800cf08:	4801      	ldr	r0, [pc, #4]	; (800cf10 <__sfp_lock_acquire+0x8>)
 800cf0a:	f000 b920 	b.w	800d14e <__retarget_lock_acquire_recursive>
 800cf0e:	bf00      	nop
 800cf10:	20000f2d 	.word	0x20000f2d

0800cf14 <__sfp_lock_release>:
 800cf14:	4801      	ldr	r0, [pc, #4]	; (800cf1c <__sfp_lock_release+0x8>)
 800cf16:	f000 b91b 	b.w	800d150 <__retarget_lock_release_recursive>
 800cf1a:	bf00      	nop
 800cf1c:	20000f2d 	.word	0x20000f2d

0800cf20 <__sinit>:
 800cf20:	b510      	push	{r4, lr}
 800cf22:	4604      	mov	r4, r0
 800cf24:	f7ff fff0 	bl	800cf08 <__sfp_lock_acquire>
 800cf28:	6a23      	ldr	r3, [r4, #32]
 800cf2a:	b11b      	cbz	r3, 800cf34 <__sinit+0x14>
 800cf2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf30:	f7ff bff0 	b.w	800cf14 <__sfp_lock_release>
 800cf34:	4b04      	ldr	r3, [pc, #16]	; (800cf48 <__sinit+0x28>)
 800cf36:	6223      	str	r3, [r4, #32]
 800cf38:	4b04      	ldr	r3, [pc, #16]	; (800cf4c <__sinit+0x2c>)
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d1f5      	bne.n	800cf2c <__sinit+0xc>
 800cf40:	f7ff ffc4 	bl	800cecc <global_stdio_init.part.0>
 800cf44:	e7f2      	b.n	800cf2c <__sinit+0xc>
 800cf46:	bf00      	nop
 800cf48:	0800ce8d 	.word	0x0800ce8d
 800cf4c:	20000f24 	.word	0x20000f24

0800cf50 <_fwalk_sglue>:
 800cf50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf54:	4607      	mov	r7, r0
 800cf56:	4688      	mov	r8, r1
 800cf58:	4614      	mov	r4, r2
 800cf5a:	2600      	movs	r6, #0
 800cf5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cf60:	f1b9 0901 	subs.w	r9, r9, #1
 800cf64:	d505      	bpl.n	800cf72 <_fwalk_sglue+0x22>
 800cf66:	6824      	ldr	r4, [r4, #0]
 800cf68:	2c00      	cmp	r4, #0
 800cf6a:	d1f7      	bne.n	800cf5c <_fwalk_sglue+0xc>
 800cf6c:	4630      	mov	r0, r6
 800cf6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf72:	89ab      	ldrh	r3, [r5, #12]
 800cf74:	2b01      	cmp	r3, #1
 800cf76:	d907      	bls.n	800cf88 <_fwalk_sglue+0x38>
 800cf78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cf7c:	3301      	adds	r3, #1
 800cf7e:	d003      	beq.n	800cf88 <_fwalk_sglue+0x38>
 800cf80:	4629      	mov	r1, r5
 800cf82:	4638      	mov	r0, r7
 800cf84:	47c0      	blx	r8
 800cf86:	4306      	orrs	r6, r0
 800cf88:	3568      	adds	r5, #104	; 0x68
 800cf8a:	e7e9      	b.n	800cf60 <_fwalk_sglue+0x10>

0800cf8c <siprintf>:
 800cf8c:	b40e      	push	{r1, r2, r3}
 800cf8e:	b500      	push	{lr}
 800cf90:	b09c      	sub	sp, #112	; 0x70
 800cf92:	ab1d      	add	r3, sp, #116	; 0x74
 800cf94:	9002      	str	r0, [sp, #8]
 800cf96:	9006      	str	r0, [sp, #24]
 800cf98:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800cf9c:	4809      	ldr	r0, [pc, #36]	; (800cfc4 <siprintf+0x38>)
 800cf9e:	9107      	str	r1, [sp, #28]
 800cfa0:	9104      	str	r1, [sp, #16]
 800cfa2:	4909      	ldr	r1, [pc, #36]	; (800cfc8 <siprintf+0x3c>)
 800cfa4:	f853 2b04 	ldr.w	r2, [r3], #4
 800cfa8:	9105      	str	r1, [sp, #20]
 800cfaa:	6800      	ldr	r0, [r0, #0]
 800cfac:	9301      	str	r3, [sp, #4]
 800cfae:	a902      	add	r1, sp, #8
 800cfb0:	f001 fc22 	bl	800e7f8 <_svfiprintf_r>
 800cfb4:	9b02      	ldr	r3, [sp, #8]
 800cfb6:	2200      	movs	r2, #0
 800cfb8:	701a      	strb	r2, [r3, #0]
 800cfba:	b01c      	add	sp, #112	; 0x70
 800cfbc:	f85d eb04 	ldr.w	lr, [sp], #4
 800cfc0:	b003      	add	sp, #12
 800cfc2:	4770      	bx	lr
 800cfc4:	200000c8 	.word	0x200000c8
 800cfc8:	ffff0208 	.word	0xffff0208

0800cfcc <__sread>:
 800cfcc:	b510      	push	{r4, lr}
 800cfce:	460c      	mov	r4, r1
 800cfd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfd4:	f000 f86c 	bl	800d0b0 <_read_r>
 800cfd8:	2800      	cmp	r0, #0
 800cfda:	bfab      	itete	ge
 800cfdc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800cfde:	89a3      	ldrhlt	r3, [r4, #12]
 800cfe0:	181b      	addge	r3, r3, r0
 800cfe2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cfe6:	bfac      	ite	ge
 800cfe8:	6563      	strge	r3, [r4, #84]	; 0x54
 800cfea:	81a3      	strhlt	r3, [r4, #12]
 800cfec:	bd10      	pop	{r4, pc}

0800cfee <__swrite>:
 800cfee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cff2:	461f      	mov	r7, r3
 800cff4:	898b      	ldrh	r3, [r1, #12]
 800cff6:	05db      	lsls	r3, r3, #23
 800cff8:	4605      	mov	r5, r0
 800cffa:	460c      	mov	r4, r1
 800cffc:	4616      	mov	r6, r2
 800cffe:	d505      	bpl.n	800d00c <__swrite+0x1e>
 800d000:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d004:	2302      	movs	r3, #2
 800d006:	2200      	movs	r2, #0
 800d008:	f000 f840 	bl	800d08c <_lseek_r>
 800d00c:	89a3      	ldrh	r3, [r4, #12]
 800d00e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d012:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d016:	81a3      	strh	r3, [r4, #12]
 800d018:	4632      	mov	r2, r6
 800d01a:	463b      	mov	r3, r7
 800d01c:	4628      	mov	r0, r5
 800d01e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d022:	f000 b857 	b.w	800d0d4 <_write_r>

0800d026 <__sseek>:
 800d026:	b510      	push	{r4, lr}
 800d028:	460c      	mov	r4, r1
 800d02a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d02e:	f000 f82d 	bl	800d08c <_lseek_r>
 800d032:	1c43      	adds	r3, r0, #1
 800d034:	89a3      	ldrh	r3, [r4, #12]
 800d036:	bf15      	itete	ne
 800d038:	6560      	strne	r0, [r4, #84]	; 0x54
 800d03a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d03e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d042:	81a3      	strheq	r3, [r4, #12]
 800d044:	bf18      	it	ne
 800d046:	81a3      	strhne	r3, [r4, #12]
 800d048:	bd10      	pop	{r4, pc}

0800d04a <__sclose>:
 800d04a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d04e:	f000 b80d 	b.w	800d06c <_close_r>

0800d052 <memset>:
 800d052:	4402      	add	r2, r0
 800d054:	4603      	mov	r3, r0
 800d056:	4293      	cmp	r3, r2
 800d058:	d100      	bne.n	800d05c <memset+0xa>
 800d05a:	4770      	bx	lr
 800d05c:	f803 1b01 	strb.w	r1, [r3], #1
 800d060:	e7f9      	b.n	800d056 <memset+0x4>
	...

0800d064 <_localeconv_r>:
 800d064:	4800      	ldr	r0, [pc, #0]	; (800d068 <_localeconv_r+0x4>)
 800d066:	4770      	bx	lr
 800d068:	200001bc 	.word	0x200001bc

0800d06c <_close_r>:
 800d06c:	b538      	push	{r3, r4, r5, lr}
 800d06e:	4d06      	ldr	r5, [pc, #24]	; (800d088 <_close_r+0x1c>)
 800d070:	2300      	movs	r3, #0
 800d072:	4604      	mov	r4, r0
 800d074:	4608      	mov	r0, r1
 800d076:	602b      	str	r3, [r5, #0]
 800d078:	f7f5 ff7d 	bl	8002f76 <_close>
 800d07c:	1c43      	adds	r3, r0, #1
 800d07e:	d102      	bne.n	800d086 <_close_r+0x1a>
 800d080:	682b      	ldr	r3, [r5, #0]
 800d082:	b103      	cbz	r3, 800d086 <_close_r+0x1a>
 800d084:	6023      	str	r3, [r4, #0]
 800d086:	bd38      	pop	{r3, r4, r5, pc}
 800d088:	20000f28 	.word	0x20000f28

0800d08c <_lseek_r>:
 800d08c:	b538      	push	{r3, r4, r5, lr}
 800d08e:	4d07      	ldr	r5, [pc, #28]	; (800d0ac <_lseek_r+0x20>)
 800d090:	4604      	mov	r4, r0
 800d092:	4608      	mov	r0, r1
 800d094:	4611      	mov	r1, r2
 800d096:	2200      	movs	r2, #0
 800d098:	602a      	str	r2, [r5, #0]
 800d09a:	461a      	mov	r2, r3
 800d09c:	f7f5 ff92 	bl	8002fc4 <_lseek>
 800d0a0:	1c43      	adds	r3, r0, #1
 800d0a2:	d102      	bne.n	800d0aa <_lseek_r+0x1e>
 800d0a4:	682b      	ldr	r3, [r5, #0]
 800d0a6:	b103      	cbz	r3, 800d0aa <_lseek_r+0x1e>
 800d0a8:	6023      	str	r3, [r4, #0]
 800d0aa:	bd38      	pop	{r3, r4, r5, pc}
 800d0ac:	20000f28 	.word	0x20000f28

0800d0b0 <_read_r>:
 800d0b0:	b538      	push	{r3, r4, r5, lr}
 800d0b2:	4d07      	ldr	r5, [pc, #28]	; (800d0d0 <_read_r+0x20>)
 800d0b4:	4604      	mov	r4, r0
 800d0b6:	4608      	mov	r0, r1
 800d0b8:	4611      	mov	r1, r2
 800d0ba:	2200      	movs	r2, #0
 800d0bc:	602a      	str	r2, [r5, #0]
 800d0be:	461a      	mov	r2, r3
 800d0c0:	f7f5 ff3c 	bl	8002f3c <_read>
 800d0c4:	1c43      	adds	r3, r0, #1
 800d0c6:	d102      	bne.n	800d0ce <_read_r+0x1e>
 800d0c8:	682b      	ldr	r3, [r5, #0]
 800d0ca:	b103      	cbz	r3, 800d0ce <_read_r+0x1e>
 800d0cc:	6023      	str	r3, [r4, #0]
 800d0ce:	bd38      	pop	{r3, r4, r5, pc}
 800d0d0:	20000f28 	.word	0x20000f28

0800d0d4 <_write_r>:
 800d0d4:	b538      	push	{r3, r4, r5, lr}
 800d0d6:	4d07      	ldr	r5, [pc, #28]	; (800d0f4 <_write_r+0x20>)
 800d0d8:	4604      	mov	r4, r0
 800d0da:	4608      	mov	r0, r1
 800d0dc:	4611      	mov	r1, r2
 800d0de:	2200      	movs	r2, #0
 800d0e0:	602a      	str	r2, [r5, #0]
 800d0e2:	461a      	mov	r2, r3
 800d0e4:	f7f4 fb82 	bl	80017ec <_write>
 800d0e8:	1c43      	adds	r3, r0, #1
 800d0ea:	d102      	bne.n	800d0f2 <_write_r+0x1e>
 800d0ec:	682b      	ldr	r3, [r5, #0]
 800d0ee:	b103      	cbz	r3, 800d0f2 <_write_r+0x1e>
 800d0f0:	6023      	str	r3, [r4, #0]
 800d0f2:	bd38      	pop	{r3, r4, r5, pc}
 800d0f4:	20000f28 	.word	0x20000f28

0800d0f8 <__errno>:
 800d0f8:	4b01      	ldr	r3, [pc, #4]	; (800d100 <__errno+0x8>)
 800d0fa:	6818      	ldr	r0, [r3, #0]
 800d0fc:	4770      	bx	lr
 800d0fe:	bf00      	nop
 800d100:	200000c8 	.word	0x200000c8

0800d104 <__libc_init_array>:
 800d104:	b570      	push	{r4, r5, r6, lr}
 800d106:	4d0d      	ldr	r5, [pc, #52]	; (800d13c <__libc_init_array+0x38>)
 800d108:	4c0d      	ldr	r4, [pc, #52]	; (800d140 <__libc_init_array+0x3c>)
 800d10a:	1b64      	subs	r4, r4, r5
 800d10c:	10a4      	asrs	r4, r4, #2
 800d10e:	2600      	movs	r6, #0
 800d110:	42a6      	cmp	r6, r4
 800d112:	d109      	bne.n	800d128 <__libc_init_array+0x24>
 800d114:	4d0b      	ldr	r5, [pc, #44]	; (800d144 <__libc_init_array+0x40>)
 800d116:	4c0c      	ldr	r4, [pc, #48]	; (800d148 <__libc_init_array+0x44>)
 800d118:	f002 f896 	bl	800f248 <_init>
 800d11c:	1b64      	subs	r4, r4, r5
 800d11e:	10a4      	asrs	r4, r4, #2
 800d120:	2600      	movs	r6, #0
 800d122:	42a6      	cmp	r6, r4
 800d124:	d105      	bne.n	800d132 <__libc_init_array+0x2e>
 800d126:	bd70      	pop	{r4, r5, r6, pc}
 800d128:	f855 3b04 	ldr.w	r3, [r5], #4
 800d12c:	4798      	blx	r3
 800d12e:	3601      	adds	r6, #1
 800d130:	e7ee      	b.n	800d110 <__libc_init_array+0xc>
 800d132:	f855 3b04 	ldr.w	r3, [r5], #4
 800d136:	4798      	blx	r3
 800d138:	3601      	adds	r6, #1
 800d13a:	e7f2      	b.n	800d122 <__libc_init_array+0x1e>
 800d13c:	0800fb1c 	.word	0x0800fb1c
 800d140:	0800fb1c 	.word	0x0800fb1c
 800d144:	0800fb1c 	.word	0x0800fb1c
 800d148:	0800fb20 	.word	0x0800fb20

0800d14c <__retarget_lock_init_recursive>:
 800d14c:	4770      	bx	lr

0800d14e <__retarget_lock_acquire_recursive>:
 800d14e:	4770      	bx	lr

0800d150 <__retarget_lock_release_recursive>:
 800d150:	4770      	bx	lr

0800d152 <quorem>:
 800d152:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d156:	6903      	ldr	r3, [r0, #16]
 800d158:	690c      	ldr	r4, [r1, #16]
 800d15a:	42a3      	cmp	r3, r4
 800d15c:	4607      	mov	r7, r0
 800d15e:	db7e      	blt.n	800d25e <quorem+0x10c>
 800d160:	3c01      	subs	r4, #1
 800d162:	f101 0814 	add.w	r8, r1, #20
 800d166:	f100 0514 	add.w	r5, r0, #20
 800d16a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d16e:	9301      	str	r3, [sp, #4]
 800d170:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d174:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d178:	3301      	adds	r3, #1
 800d17a:	429a      	cmp	r2, r3
 800d17c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d180:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d184:	fbb2 f6f3 	udiv	r6, r2, r3
 800d188:	d331      	bcc.n	800d1ee <quorem+0x9c>
 800d18a:	f04f 0e00 	mov.w	lr, #0
 800d18e:	4640      	mov	r0, r8
 800d190:	46ac      	mov	ip, r5
 800d192:	46f2      	mov	sl, lr
 800d194:	f850 2b04 	ldr.w	r2, [r0], #4
 800d198:	b293      	uxth	r3, r2
 800d19a:	fb06 e303 	mla	r3, r6, r3, lr
 800d19e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d1a2:	0c1a      	lsrs	r2, r3, #16
 800d1a4:	b29b      	uxth	r3, r3
 800d1a6:	ebaa 0303 	sub.w	r3, sl, r3
 800d1aa:	f8dc a000 	ldr.w	sl, [ip]
 800d1ae:	fa13 f38a 	uxtah	r3, r3, sl
 800d1b2:	fb06 220e 	mla	r2, r6, lr, r2
 800d1b6:	9300      	str	r3, [sp, #0]
 800d1b8:	9b00      	ldr	r3, [sp, #0]
 800d1ba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d1be:	b292      	uxth	r2, r2
 800d1c0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d1c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d1c8:	f8bd 3000 	ldrh.w	r3, [sp]
 800d1cc:	4581      	cmp	r9, r0
 800d1ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d1d2:	f84c 3b04 	str.w	r3, [ip], #4
 800d1d6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d1da:	d2db      	bcs.n	800d194 <quorem+0x42>
 800d1dc:	f855 300b 	ldr.w	r3, [r5, fp]
 800d1e0:	b92b      	cbnz	r3, 800d1ee <quorem+0x9c>
 800d1e2:	9b01      	ldr	r3, [sp, #4]
 800d1e4:	3b04      	subs	r3, #4
 800d1e6:	429d      	cmp	r5, r3
 800d1e8:	461a      	mov	r2, r3
 800d1ea:	d32c      	bcc.n	800d246 <quorem+0xf4>
 800d1ec:	613c      	str	r4, [r7, #16]
 800d1ee:	4638      	mov	r0, r7
 800d1f0:	f001 f9a8 	bl	800e544 <__mcmp>
 800d1f4:	2800      	cmp	r0, #0
 800d1f6:	db22      	blt.n	800d23e <quorem+0xec>
 800d1f8:	3601      	adds	r6, #1
 800d1fa:	4629      	mov	r1, r5
 800d1fc:	2000      	movs	r0, #0
 800d1fe:	f858 2b04 	ldr.w	r2, [r8], #4
 800d202:	f8d1 c000 	ldr.w	ip, [r1]
 800d206:	b293      	uxth	r3, r2
 800d208:	1ac3      	subs	r3, r0, r3
 800d20a:	0c12      	lsrs	r2, r2, #16
 800d20c:	fa13 f38c 	uxtah	r3, r3, ip
 800d210:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800d214:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d218:	b29b      	uxth	r3, r3
 800d21a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d21e:	45c1      	cmp	r9, r8
 800d220:	f841 3b04 	str.w	r3, [r1], #4
 800d224:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d228:	d2e9      	bcs.n	800d1fe <quorem+0xac>
 800d22a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d22e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d232:	b922      	cbnz	r2, 800d23e <quorem+0xec>
 800d234:	3b04      	subs	r3, #4
 800d236:	429d      	cmp	r5, r3
 800d238:	461a      	mov	r2, r3
 800d23a:	d30a      	bcc.n	800d252 <quorem+0x100>
 800d23c:	613c      	str	r4, [r7, #16]
 800d23e:	4630      	mov	r0, r6
 800d240:	b003      	add	sp, #12
 800d242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d246:	6812      	ldr	r2, [r2, #0]
 800d248:	3b04      	subs	r3, #4
 800d24a:	2a00      	cmp	r2, #0
 800d24c:	d1ce      	bne.n	800d1ec <quorem+0x9a>
 800d24e:	3c01      	subs	r4, #1
 800d250:	e7c9      	b.n	800d1e6 <quorem+0x94>
 800d252:	6812      	ldr	r2, [r2, #0]
 800d254:	3b04      	subs	r3, #4
 800d256:	2a00      	cmp	r2, #0
 800d258:	d1f0      	bne.n	800d23c <quorem+0xea>
 800d25a:	3c01      	subs	r4, #1
 800d25c:	e7eb      	b.n	800d236 <quorem+0xe4>
 800d25e:	2000      	movs	r0, #0
 800d260:	e7ee      	b.n	800d240 <quorem+0xee>
 800d262:	0000      	movs	r0, r0
 800d264:	0000      	movs	r0, r0
	...

0800d268 <_dtoa_r>:
 800d268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d26c:	ed2d 8b04 	vpush	{d8-d9}
 800d270:	69c5      	ldr	r5, [r0, #28]
 800d272:	b093      	sub	sp, #76	; 0x4c
 800d274:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d278:	ec57 6b10 	vmov	r6, r7, d0
 800d27c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d280:	9107      	str	r1, [sp, #28]
 800d282:	4604      	mov	r4, r0
 800d284:	920a      	str	r2, [sp, #40]	; 0x28
 800d286:	930d      	str	r3, [sp, #52]	; 0x34
 800d288:	b975      	cbnz	r5, 800d2a8 <_dtoa_r+0x40>
 800d28a:	2010      	movs	r0, #16
 800d28c:	f000 fe2a 	bl	800dee4 <malloc>
 800d290:	4602      	mov	r2, r0
 800d292:	61e0      	str	r0, [r4, #28]
 800d294:	b920      	cbnz	r0, 800d2a0 <_dtoa_r+0x38>
 800d296:	4bae      	ldr	r3, [pc, #696]	; (800d550 <_dtoa_r+0x2e8>)
 800d298:	21ef      	movs	r1, #239	; 0xef
 800d29a:	48ae      	ldr	r0, [pc, #696]	; (800d554 <_dtoa_r+0x2ec>)
 800d29c:	f001 fc90 	bl	800ebc0 <__assert_func>
 800d2a0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d2a4:	6005      	str	r5, [r0, #0]
 800d2a6:	60c5      	str	r5, [r0, #12]
 800d2a8:	69e3      	ldr	r3, [r4, #28]
 800d2aa:	6819      	ldr	r1, [r3, #0]
 800d2ac:	b151      	cbz	r1, 800d2c4 <_dtoa_r+0x5c>
 800d2ae:	685a      	ldr	r2, [r3, #4]
 800d2b0:	604a      	str	r2, [r1, #4]
 800d2b2:	2301      	movs	r3, #1
 800d2b4:	4093      	lsls	r3, r2
 800d2b6:	608b      	str	r3, [r1, #8]
 800d2b8:	4620      	mov	r0, r4
 800d2ba:	f000 ff07 	bl	800e0cc <_Bfree>
 800d2be:	69e3      	ldr	r3, [r4, #28]
 800d2c0:	2200      	movs	r2, #0
 800d2c2:	601a      	str	r2, [r3, #0]
 800d2c4:	1e3b      	subs	r3, r7, #0
 800d2c6:	bfbb      	ittet	lt
 800d2c8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d2cc:	9303      	strlt	r3, [sp, #12]
 800d2ce:	2300      	movge	r3, #0
 800d2d0:	2201      	movlt	r2, #1
 800d2d2:	bfac      	ite	ge
 800d2d4:	f8c8 3000 	strge.w	r3, [r8]
 800d2d8:	f8c8 2000 	strlt.w	r2, [r8]
 800d2dc:	4b9e      	ldr	r3, [pc, #632]	; (800d558 <_dtoa_r+0x2f0>)
 800d2de:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800d2e2:	ea33 0308 	bics.w	r3, r3, r8
 800d2e6:	d11b      	bne.n	800d320 <_dtoa_r+0xb8>
 800d2e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d2ea:	f242 730f 	movw	r3, #9999	; 0x270f
 800d2ee:	6013      	str	r3, [r2, #0]
 800d2f0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800d2f4:	4333      	orrs	r3, r6
 800d2f6:	f000 8593 	beq.w	800de20 <_dtoa_r+0xbb8>
 800d2fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d2fc:	b963      	cbnz	r3, 800d318 <_dtoa_r+0xb0>
 800d2fe:	4b97      	ldr	r3, [pc, #604]	; (800d55c <_dtoa_r+0x2f4>)
 800d300:	e027      	b.n	800d352 <_dtoa_r+0xea>
 800d302:	4b97      	ldr	r3, [pc, #604]	; (800d560 <_dtoa_r+0x2f8>)
 800d304:	9300      	str	r3, [sp, #0]
 800d306:	3308      	adds	r3, #8
 800d308:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d30a:	6013      	str	r3, [r2, #0]
 800d30c:	9800      	ldr	r0, [sp, #0]
 800d30e:	b013      	add	sp, #76	; 0x4c
 800d310:	ecbd 8b04 	vpop	{d8-d9}
 800d314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d318:	4b90      	ldr	r3, [pc, #576]	; (800d55c <_dtoa_r+0x2f4>)
 800d31a:	9300      	str	r3, [sp, #0]
 800d31c:	3303      	adds	r3, #3
 800d31e:	e7f3      	b.n	800d308 <_dtoa_r+0xa0>
 800d320:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d324:	2200      	movs	r2, #0
 800d326:	ec51 0b17 	vmov	r0, r1, d7
 800d32a:	eeb0 8a47 	vmov.f32	s16, s14
 800d32e:	eef0 8a67 	vmov.f32	s17, s15
 800d332:	2300      	movs	r3, #0
 800d334:	f7f3 fbc8 	bl	8000ac8 <__aeabi_dcmpeq>
 800d338:	4681      	mov	r9, r0
 800d33a:	b160      	cbz	r0, 800d356 <_dtoa_r+0xee>
 800d33c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d33e:	2301      	movs	r3, #1
 800d340:	6013      	str	r3, [r2, #0]
 800d342:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d344:	2b00      	cmp	r3, #0
 800d346:	f000 8568 	beq.w	800de1a <_dtoa_r+0xbb2>
 800d34a:	4b86      	ldr	r3, [pc, #536]	; (800d564 <_dtoa_r+0x2fc>)
 800d34c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d34e:	6013      	str	r3, [r2, #0]
 800d350:	3b01      	subs	r3, #1
 800d352:	9300      	str	r3, [sp, #0]
 800d354:	e7da      	b.n	800d30c <_dtoa_r+0xa4>
 800d356:	aa10      	add	r2, sp, #64	; 0x40
 800d358:	a911      	add	r1, sp, #68	; 0x44
 800d35a:	4620      	mov	r0, r4
 800d35c:	eeb0 0a48 	vmov.f32	s0, s16
 800d360:	eef0 0a68 	vmov.f32	s1, s17
 800d364:	f001 f994 	bl	800e690 <__d2b>
 800d368:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800d36c:	4682      	mov	sl, r0
 800d36e:	2d00      	cmp	r5, #0
 800d370:	d07f      	beq.n	800d472 <_dtoa_r+0x20a>
 800d372:	ee18 3a90 	vmov	r3, s17
 800d376:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d37a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800d37e:	ec51 0b18 	vmov	r0, r1, d8
 800d382:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d386:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d38a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800d38e:	4619      	mov	r1, r3
 800d390:	2200      	movs	r2, #0
 800d392:	4b75      	ldr	r3, [pc, #468]	; (800d568 <_dtoa_r+0x300>)
 800d394:	f7f2 ff78 	bl	8000288 <__aeabi_dsub>
 800d398:	a367      	add	r3, pc, #412	; (adr r3, 800d538 <_dtoa_r+0x2d0>)
 800d39a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d39e:	f7f3 f92b 	bl	80005f8 <__aeabi_dmul>
 800d3a2:	a367      	add	r3, pc, #412	; (adr r3, 800d540 <_dtoa_r+0x2d8>)
 800d3a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3a8:	f7f2 ff70 	bl	800028c <__adddf3>
 800d3ac:	4606      	mov	r6, r0
 800d3ae:	4628      	mov	r0, r5
 800d3b0:	460f      	mov	r7, r1
 800d3b2:	f7f3 f8b7 	bl	8000524 <__aeabi_i2d>
 800d3b6:	a364      	add	r3, pc, #400	; (adr r3, 800d548 <_dtoa_r+0x2e0>)
 800d3b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3bc:	f7f3 f91c 	bl	80005f8 <__aeabi_dmul>
 800d3c0:	4602      	mov	r2, r0
 800d3c2:	460b      	mov	r3, r1
 800d3c4:	4630      	mov	r0, r6
 800d3c6:	4639      	mov	r1, r7
 800d3c8:	f7f2 ff60 	bl	800028c <__adddf3>
 800d3cc:	4606      	mov	r6, r0
 800d3ce:	460f      	mov	r7, r1
 800d3d0:	f7f3 fbc2 	bl	8000b58 <__aeabi_d2iz>
 800d3d4:	2200      	movs	r2, #0
 800d3d6:	4683      	mov	fp, r0
 800d3d8:	2300      	movs	r3, #0
 800d3da:	4630      	mov	r0, r6
 800d3dc:	4639      	mov	r1, r7
 800d3de:	f7f3 fb7d 	bl	8000adc <__aeabi_dcmplt>
 800d3e2:	b148      	cbz	r0, 800d3f8 <_dtoa_r+0x190>
 800d3e4:	4658      	mov	r0, fp
 800d3e6:	f7f3 f89d 	bl	8000524 <__aeabi_i2d>
 800d3ea:	4632      	mov	r2, r6
 800d3ec:	463b      	mov	r3, r7
 800d3ee:	f7f3 fb6b 	bl	8000ac8 <__aeabi_dcmpeq>
 800d3f2:	b908      	cbnz	r0, 800d3f8 <_dtoa_r+0x190>
 800d3f4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d3f8:	f1bb 0f16 	cmp.w	fp, #22
 800d3fc:	d857      	bhi.n	800d4ae <_dtoa_r+0x246>
 800d3fe:	4b5b      	ldr	r3, [pc, #364]	; (800d56c <_dtoa_r+0x304>)
 800d400:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d404:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d408:	ec51 0b18 	vmov	r0, r1, d8
 800d40c:	f7f3 fb66 	bl	8000adc <__aeabi_dcmplt>
 800d410:	2800      	cmp	r0, #0
 800d412:	d04e      	beq.n	800d4b2 <_dtoa_r+0x24a>
 800d414:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d418:	2300      	movs	r3, #0
 800d41a:	930c      	str	r3, [sp, #48]	; 0x30
 800d41c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d41e:	1b5b      	subs	r3, r3, r5
 800d420:	1e5a      	subs	r2, r3, #1
 800d422:	bf45      	ittet	mi
 800d424:	f1c3 0301 	rsbmi	r3, r3, #1
 800d428:	9305      	strmi	r3, [sp, #20]
 800d42a:	2300      	movpl	r3, #0
 800d42c:	2300      	movmi	r3, #0
 800d42e:	9206      	str	r2, [sp, #24]
 800d430:	bf54      	ite	pl
 800d432:	9305      	strpl	r3, [sp, #20]
 800d434:	9306      	strmi	r3, [sp, #24]
 800d436:	f1bb 0f00 	cmp.w	fp, #0
 800d43a:	db3c      	blt.n	800d4b6 <_dtoa_r+0x24e>
 800d43c:	9b06      	ldr	r3, [sp, #24]
 800d43e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800d442:	445b      	add	r3, fp
 800d444:	9306      	str	r3, [sp, #24]
 800d446:	2300      	movs	r3, #0
 800d448:	9308      	str	r3, [sp, #32]
 800d44a:	9b07      	ldr	r3, [sp, #28]
 800d44c:	2b09      	cmp	r3, #9
 800d44e:	d868      	bhi.n	800d522 <_dtoa_r+0x2ba>
 800d450:	2b05      	cmp	r3, #5
 800d452:	bfc4      	itt	gt
 800d454:	3b04      	subgt	r3, #4
 800d456:	9307      	strgt	r3, [sp, #28]
 800d458:	9b07      	ldr	r3, [sp, #28]
 800d45a:	f1a3 0302 	sub.w	r3, r3, #2
 800d45e:	bfcc      	ite	gt
 800d460:	2500      	movgt	r5, #0
 800d462:	2501      	movle	r5, #1
 800d464:	2b03      	cmp	r3, #3
 800d466:	f200 8085 	bhi.w	800d574 <_dtoa_r+0x30c>
 800d46a:	e8df f003 	tbb	[pc, r3]
 800d46e:	3b2e      	.short	0x3b2e
 800d470:	5839      	.short	0x5839
 800d472:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d476:	441d      	add	r5, r3
 800d478:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d47c:	2b20      	cmp	r3, #32
 800d47e:	bfc1      	itttt	gt
 800d480:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d484:	fa08 f803 	lslgt.w	r8, r8, r3
 800d488:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800d48c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800d490:	bfd6      	itet	le
 800d492:	f1c3 0320 	rsble	r3, r3, #32
 800d496:	ea48 0003 	orrgt.w	r0, r8, r3
 800d49a:	fa06 f003 	lslle.w	r0, r6, r3
 800d49e:	f7f3 f831 	bl	8000504 <__aeabi_ui2d>
 800d4a2:	2201      	movs	r2, #1
 800d4a4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800d4a8:	3d01      	subs	r5, #1
 800d4aa:	920e      	str	r2, [sp, #56]	; 0x38
 800d4ac:	e76f      	b.n	800d38e <_dtoa_r+0x126>
 800d4ae:	2301      	movs	r3, #1
 800d4b0:	e7b3      	b.n	800d41a <_dtoa_r+0x1b2>
 800d4b2:	900c      	str	r0, [sp, #48]	; 0x30
 800d4b4:	e7b2      	b.n	800d41c <_dtoa_r+0x1b4>
 800d4b6:	9b05      	ldr	r3, [sp, #20]
 800d4b8:	eba3 030b 	sub.w	r3, r3, fp
 800d4bc:	9305      	str	r3, [sp, #20]
 800d4be:	f1cb 0300 	rsb	r3, fp, #0
 800d4c2:	9308      	str	r3, [sp, #32]
 800d4c4:	2300      	movs	r3, #0
 800d4c6:	930b      	str	r3, [sp, #44]	; 0x2c
 800d4c8:	e7bf      	b.n	800d44a <_dtoa_r+0x1e2>
 800d4ca:	2300      	movs	r3, #0
 800d4cc:	9309      	str	r3, [sp, #36]	; 0x24
 800d4ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	dc52      	bgt.n	800d57a <_dtoa_r+0x312>
 800d4d4:	2301      	movs	r3, #1
 800d4d6:	9301      	str	r3, [sp, #4]
 800d4d8:	9304      	str	r3, [sp, #16]
 800d4da:	461a      	mov	r2, r3
 800d4dc:	920a      	str	r2, [sp, #40]	; 0x28
 800d4de:	e00b      	b.n	800d4f8 <_dtoa_r+0x290>
 800d4e0:	2301      	movs	r3, #1
 800d4e2:	e7f3      	b.n	800d4cc <_dtoa_r+0x264>
 800d4e4:	2300      	movs	r3, #0
 800d4e6:	9309      	str	r3, [sp, #36]	; 0x24
 800d4e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d4ea:	445b      	add	r3, fp
 800d4ec:	9301      	str	r3, [sp, #4]
 800d4ee:	3301      	adds	r3, #1
 800d4f0:	2b01      	cmp	r3, #1
 800d4f2:	9304      	str	r3, [sp, #16]
 800d4f4:	bfb8      	it	lt
 800d4f6:	2301      	movlt	r3, #1
 800d4f8:	69e0      	ldr	r0, [r4, #28]
 800d4fa:	2100      	movs	r1, #0
 800d4fc:	2204      	movs	r2, #4
 800d4fe:	f102 0614 	add.w	r6, r2, #20
 800d502:	429e      	cmp	r6, r3
 800d504:	d93d      	bls.n	800d582 <_dtoa_r+0x31a>
 800d506:	6041      	str	r1, [r0, #4]
 800d508:	4620      	mov	r0, r4
 800d50a:	f000 fd9f 	bl	800e04c <_Balloc>
 800d50e:	9000      	str	r0, [sp, #0]
 800d510:	2800      	cmp	r0, #0
 800d512:	d139      	bne.n	800d588 <_dtoa_r+0x320>
 800d514:	4b16      	ldr	r3, [pc, #88]	; (800d570 <_dtoa_r+0x308>)
 800d516:	4602      	mov	r2, r0
 800d518:	f240 11af 	movw	r1, #431	; 0x1af
 800d51c:	e6bd      	b.n	800d29a <_dtoa_r+0x32>
 800d51e:	2301      	movs	r3, #1
 800d520:	e7e1      	b.n	800d4e6 <_dtoa_r+0x27e>
 800d522:	2501      	movs	r5, #1
 800d524:	2300      	movs	r3, #0
 800d526:	9307      	str	r3, [sp, #28]
 800d528:	9509      	str	r5, [sp, #36]	; 0x24
 800d52a:	f04f 33ff 	mov.w	r3, #4294967295
 800d52e:	9301      	str	r3, [sp, #4]
 800d530:	9304      	str	r3, [sp, #16]
 800d532:	2200      	movs	r2, #0
 800d534:	2312      	movs	r3, #18
 800d536:	e7d1      	b.n	800d4dc <_dtoa_r+0x274>
 800d538:	636f4361 	.word	0x636f4361
 800d53c:	3fd287a7 	.word	0x3fd287a7
 800d540:	8b60c8b3 	.word	0x8b60c8b3
 800d544:	3fc68a28 	.word	0x3fc68a28
 800d548:	509f79fb 	.word	0x509f79fb
 800d54c:	3fd34413 	.word	0x3fd34413
 800d550:	0800f7e1 	.word	0x0800f7e1
 800d554:	0800f7f8 	.word	0x0800f7f8
 800d558:	7ff00000 	.word	0x7ff00000
 800d55c:	0800f7dd 	.word	0x0800f7dd
 800d560:	0800f7d4 	.word	0x0800f7d4
 800d564:	0800f7b1 	.word	0x0800f7b1
 800d568:	3ff80000 	.word	0x3ff80000
 800d56c:	0800f8e8 	.word	0x0800f8e8
 800d570:	0800f850 	.word	0x0800f850
 800d574:	2301      	movs	r3, #1
 800d576:	9309      	str	r3, [sp, #36]	; 0x24
 800d578:	e7d7      	b.n	800d52a <_dtoa_r+0x2c2>
 800d57a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d57c:	9301      	str	r3, [sp, #4]
 800d57e:	9304      	str	r3, [sp, #16]
 800d580:	e7ba      	b.n	800d4f8 <_dtoa_r+0x290>
 800d582:	3101      	adds	r1, #1
 800d584:	0052      	lsls	r2, r2, #1
 800d586:	e7ba      	b.n	800d4fe <_dtoa_r+0x296>
 800d588:	69e3      	ldr	r3, [r4, #28]
 800d58a:	9a00      	ldr	r2, [sp, #0]
 800d58c:	601a      	str	r2, [r3, #0]
 800d58e:	9b04      	ldr	r3, [sp, #16]
 800d590:	2b0e      	cmp	r3, #14
 800d592:	f200 80a8 	bhi.w	800d6e6 <_dtoa_r+0x47e>
 800d596:	2d00      	cmp	r5, #0
 800d598:	f000 80a5 	beq.w	800d6e6 <_dtoa_r+0x47e>
 800d59c:	f1bb 0f00 	cmp.w	fp, #0
 800d5a0:	dd38      	ble.n	800d614 <_dtoa_r+0x3ac>
 800d5a2:	4bc0      	ldr	r3, [pc, #768]	; (800d8a4 <_dtoa_r+0x63c>)
 800d5a4:	f00b 020f 	and.w	r2, fp, #15
 800d5a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d5ac:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800d5b0:	e9d3 6700 	ldrd	r6, r7, [r3]
 800d5b4:	ea4f 182b 	mov.w	r8, fp, asr #4
 800d5b8:	d019      	beq.n	800d5ee <_dtoa_r+0x386>
 800d5ba:	4bbb      	ldr	r3, [pc, #748]	; (800d8a8 <_dtoa_r+0x640>)
 800d5bc:	ec51 0b18 	vmov	r0, r1, d8
 800d5c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d5c4:	f7f3 f942 	bl	800084c <__aeabi_ddiv>
 800d5c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d5cc:	f008 080f 	and.w	r8, r8, #15
 800d5d0:	2503      	movs	r5, #3
 800d5d2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800d8a8 <_dtoa_r+0x640>
 800d5d6:	f1b8 0f00 	cmp.w	r8, #0
 800d5da:	d10a      	bne.n	800d5f2 <_dtoa_r+0x38a>
 800d5dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d5e0:	4632      	mov	r2, r6
 800d5e2:	463b      	mov	r3, r7
 800d5e4:	f7f3 f932 	bl	800084c <__aeabi_ddiv>
 800d5e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d5ec:	e02b      	b.n	800d646 <_dtoa_r+0x3de>
 800d5ee:	2502      	movs	r5, #2
 800d5f0:	e7ef      	b.n	800d5d2 <_dtoa_r+0x36a>
 800d5f2:	f018 0f01 	tst.w	r8, #1
 800d5f6:	d008      	beq.n	800d60a <_dtoa_r+0x3a2>
 800d5f8:	4630      	mov	r0, r6
 800d5fa:	4639      	mov	r1, r7
 800d5fc:	e9d9 2300 	ldrd	r2, r3, [r9]
 800d600:	f7f2 fffa 	bl	80005f8 <__aeabi_dmul>
 800d604:	3501      	adds	r5, #1
 800d606:	4606      	mov	r6, r0
 800d608:	460f      	mov	r7, r1
 800d60a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800d60e:	f109 0908 	add.w	r9, r9, #8
 800d612:	e7e0      	b.n	800d5d6 <_dtoa_r+0x36e>
 800d614:	f000 809f 	beq.w	800d756 <_dtoa_r+0x4ee>
 800d618:	f1cb 0600 	rsb	r6, fp, #0
 800d61c:	4ba1      	ldr	r3, [pc, #644]	; (800d8a4 <_dtoa_r+0x63c>)
 800d61e:	4fa2      	ldr	r7, [pc, #648]	; (800d8a8 <_dtoa_r+0x640>)
 800d620:	f006 020f 	and.w	r2, r6, #15
 800d624:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d62c:	ec51 0b18 	vmov	r0, r1, d8
 800d630:	f7f2 ffe2 	bl	80005f8 <__aeabi_dmul>
 800d634:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d638:	1136      	asrs	r6, r6, #4
 800d63a:	2300      	movs	r3, #0
 800d63c:	2502      	movs	r5, #2
 800d63e:	2e00      	cmp	r6, #0
 800d640:	d17e      	bne.n	800d740 <_dtoa_r+0x4d8>
 800d642:	2b00      	cmp	r3, #0
 800d644:	d1d0      	bne.n	800d5e8 <_dtoa_r+0x380>
 800d646:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d648:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	f000 8084 	beq.w	800d75a <_dtoa_r+0x4f2>
 800d652:	4b96      	ldr	r3, [pc, #600]	; (800d8ac <_dtoa_r+0x644>)
 800d654:	2200      	movs	r2, #0
 800d656:	4640      	mov	r0, r8
 800d658:	4649      	mov	r1, r9
 800d65a:	f7f3 fa3f 	bl	8000adc <__aeabi_dcmplt>
 800d65e:	2800      	cmp	r0, #0
 800d660:	d07b      	beq.n	800d75a <_dtoa_r+0x4f2>
 800d662:	9b04      	ldr	r3, [sp, #16]
 800d664:	2b00      	cmp	r3, #0
 800d666:	d078      	beq.n	800d75a <_dtoa_r+0x4f2>
 800d668:	9b01      	ldr	r3, [sp, #4]
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	dd39      	ble.n	800d6e2 <_dtoa_r+0x47a>
 800d66e:	4b90      	ldr	r3, [pc, #576]	; (800d8b0 <_dtoa_r+0x648>)
 800d670:	2200      	movs	r2, #0
 800d672:	4640      	mov	r0, r8
 800d674:	4649      	mov	r1, r9
 800d676:	f7f2 ffbf 	bl	80005f8 <__aeabi_dmul>
 800d67a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d67e:	9e01      	ldr	r6, [sp, #4]
 800d680:	f10b 37ff 	add.w	r7, fp, #4294967295
 800d684:	3501      	adds	r5, #1
 800d686:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800d68a:	4628      	mov	r0, r5
 800d68c:	f7f2 ff4a 	bl	8000524 <__aeabi_i2d>
 800d690:	4642      	mov	r2, r8
 800d692:	464b      	mov	r3, r9
 800d694:	f7f2 ffb0 	bl	80005f8 <__aeabi_dmul>
 800d698:	4b86      	ldr	r3, [pc, #536]	; (800d8b4 <_dtoa_r+0x64c>)
 800d69a:	2200      	movs	r2, #0
 800d69c:	f7f2 fdf6 	bl	800028c <__adddf3>
 800d6a0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800d6a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d6a8:	9303      	str	r3, [sp, #12]
 800d6aa:	2e00      	cmp	r6, #0
 800d6ac:	d158      	bne.n	800d760 <_dtoa_r+0x4f8>
 800d6ae:	4b82      	ldr	r3, [pc, #520]	; (800d8b8 <_dtoa_r+0x650>)
 800d6b0:	2200      	movs	r2, #0
 800d6b2:	4640      	mov	r0, r8
 800d6b4:	4649      	mov	r1, r9
 800d6b6:	f7f2 fde7 	bl	8000288 <__aeabi_dsub>
 800d6ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d6be:	4680      	mov	r8, r0
 800d6c0:	4689      	mov	r9, r1
 800d6c2:	f7f3 fa29 	bl	8000b18 <__aeabi_dcmpgt>
 800d6c6:	2800      	cmp	r0, #0
 800d6c8:	f040 8296 	bne.w	800dbf8 <_dtoa_r+0x990>
 800d6cc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800d6d0:	4640      	mov	r0, r8
 800d6d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d6d6:	4649      	mov	r1, r9
 800d6d8:	f7f3 fa00 	bl	8000adc <__aeabi_dcmplt>
 800d6dc:	2800      	cmp	r0, #0
 800d6de:	f040 8289 	bne.w	800dbf4 <_dtoa_r+0x98c>
 800d6e2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800d6e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	f2c0 814e 	blt.w	800d98a <_dtoa_r+0x722>
 800d6ee:	f1bb 0f0e 	cmp.w	fp, #14
 800d6f2:	f300 814a 	bgt.w	800d98a <_dtoa_r+0x722>
 800d6f6:	4b6b      	ldr	r3, [pc, #428]	; (800d8a4 <_dtoa_r+0x63c>)
 800d6f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d6fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d700:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d702:	2b00      	cmp	r3, #0
 800d704:	f280 80dc 	bge.w	800d8c0 <_dtoa_r+0x658>
 800d708:	9b04      	ldr	r3, [sp, #16]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	f300 80d8 	bgt.w	800d8c0 <_dtoa_r+0x658>
 800d710:	f040 826f 	bne.w	800dbf2 <_dtoa_r+0x98a>
 800d714:	4b68      	ldr	r3, [pc, #416]	; (800d8b8 <_dtoa_r+0x650>)
 800d716:	2200      	movs	r2, #0
 800d718:	4640      	mov	r0, r8
 800d71a:	4649      	mov	r1, r9
 800d71c:	f7f2 ff6c 	bl	80005f8 <__aeabi_dmul>
 800d720:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d724:	f7f3 f9ee 	bl	8000b04 <__aeabi_dcmpge>
 800d728:	9e04      	ldr	r6, [sp, #16]
 800d72a:	4637      	mov	r7, r6
 800d72c:	2800      	cmp	r0, #0
 800d72e:	f040 8245 	bne.w	800dbbc <_dtoa_r+0x954>
 800d732:	9d00      	ldr	r5, [sp, #0]
 800d734:	2331      	movs	r3, #49	; 0x31
 800d736:	f805 3b01 	strb.w	r3, [r5], #1
 800d73a:	f10b 0b01 	add.w	fp, fp, #1
 800d73e:	e241      	b.n	800dbc4 <_dtoa_r+0x95c>
 800d740:	07f2      	lsls	r2, r6, #31
 800d742:	d505      	bpl.n	800d750 <_dtoa_r+0x4e8>
 800d744:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d748:	f7f2 ff56 	bl	80005f8 <__aeabi_dmul>
 800d74c:	3501      	adds	r5, #1
 800d74e:	2301      	movs	r3, #1
 800d750:	1076      	asrs	r6, r6, #1
 800d752:	3708      	adds	r7, #8
 800d754:	e773      	b.n	800d63e <_dtoa_r+0x3d6>
 800d756:	2502      	movs	r5, #2
 800d758:	e775      	b.n	800d646 <_dtoa_r+0x3de>
 800d75a:	9e04      	ldr	r6, [sp, #16]
 800d75c:	465f      	mov	r7, fp
 800d75e:	e792      	b.n	800d686 <_dtoa_r+0x41e>
 800d760:	9900      	ldr	r1, [sp, #0]
 800d762:	4b50      	ldr	r3, [pc, #320]	; (800d8a4 <_dtoa_r+0x63c>)
 800d764:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d768:	4431      	add	r1, r6
 800d76a:	9102      	str	r1, [sp, #8]
 800d76c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d76e:	eeb0 9a47 	vmov.f32	s18, s14
 800d772:	eef0 9a67 	vmov.f32	s19, s15
 800d776:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d77a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d77e:	2900      	cmp	r1, #0
 800d780:	d044      	beq.n	800d80c <_dtoa_r+0x5a4>
 800d782:	494e      	ldr	r1, [pc, #312]	; (800d8bc <_dtoa_r+0x654>)
 800d784:	2000      	movs	r0, #0
 800d786:	f7f3 f861 	bl	800084c <__aeabi_ddiv>
 800d78a:	ec53 2b19 	vmov	r2, r3, d9
 800d78e:	f7f2 fd7b 	bl	8000288 <__aeabi_dsub>
 800d792:	9d00      	ldr	r5, [sp, #0]
 800d794:	ec41 0b19 	vmov	d9, r0, r1
 800d798:	4649      	mov	r1, r9
 800d79a:	4640      	mov	r0, r8
 800d79c:	f7f3 f9dc 	bl	8000b58 <__aeabi_d2iz>
 800d7a0:	4606      	mov	r6, r0
 800d7a2:	f7f2 febf 	bl	8000524 <__aeabi_i2d>
 800d7a6:	4602      	mov	r2, r0
 800d7a8:	460b      	mov	r3, r1
 800d7aa:	4640      	mov	r0, r8
 800d7ac:	4649      	mov	r1, r9
 800d7ae:	f7f2 fd6b 	bl	8000288 <__aeabi_dsub>
 800d7b2:	3630      	adds	r6, #48	; 0x30
 800d7b4:	f805 6b01 	strb.w	r6, [r5], #1
 800d7b8:	ec53 2b19 	vmov	r2, r3, d9
 800d7bc:	4680      	mov	r8, r0
 800d7be:	4689      	mov	r9, r1
 800d7c0:	f7f3 f98c 	bl	8000adc <__aeabi_dcmplt>
 800d7c4:	2800      	cmp	r0, #0
 800d7c6:	d164      	bne.n	800d892 <_dtoa_r+0x62a>
 800d7c8:	4642      	mov	r2, r8
 800d7ca:	464b      	mov	r3, r9
 800d7cc:	4937      	ldr	r1, [pc, #220]	; (800d8ac <_dtoa_r+0x644>)
 800d7ce:	2000      	movs	r0, #0
 800d7d0:	f7f2 fd5a 	bl	8000288 <__aeabi_dsub>
 800d7d4:	ec53 2b19 	vmov	r2, r3, d9
 800d7d8:	f7f3 f980 	bl	8000adc <__aeabi_dcmplt>
 800d7dc:	2800      	cmp	r0, #0
 800d7de:	f040 80b6 	bne.w	800d94e <_dtoa_r+0x6e6>
 800d7e2:	9b02      	ldr	r3, [sp, #8]
 800d7e4:	429d      	cmp	r5, r3
 800d7e6:	f43f af7c 	beq.w	800d6e2 <_dtoa_r+0x47a>
 800d7ea:	4b31      	ldr	r3, [pc, #196]	; (800d8b0 <_dtoa_r+0x648>)
 800d7ec:	ec51 0b19 	vmov	r0, r1, d9
 800d7f0:	2200      	movs	r2, #0
 800d7f2:	f7f2 ff01 	bl	80005f8 <__aeabi_dmul>
 800d7f6:	4b2e      	ldr	r3, [pc, #184]	; (800d8b0 <_dtoa_r+0x648>)
 800d7f8:	ec41 0b19 	vmov	d9, r0, r1
 800d7fc:	2200      	movs	r2, #0
 800d7fe:	4640      	mov	r0, r8
 800d800:	4649      	mov	r1, r9
 800d802:	f7f2 fef9 	bl	80005f8 <__aeabi_dmul>
 800d806:	4680      	mov	r8, r0
 800d808:	4689      	mov	r9, r1
 800d80a:	e7c5      	b.n	800d798 <_dtoa_r+0x530>
 800d80c:	ec51 0b17 	vmov	r0, r1, d7
 800d810:	f7f2 fef2 	bl	80005f8 <__aeabi_dmul>
 800d814:	9b02      	ldr	r3, [sp, #8]
 800d816:	9d00      	ldr	r5, [sp, #0]
 800d818:	930f      	str	r3, [sp, #60]	; 0x3c
 800d81a:	ec41 0b19 	vmov	d9, r0, r1
 800d81e:	4649      	mov	r1, r9
 800d820:	4640      	mov	r0, r8
 800d822:	f7f3 f999 	bl	8000b58 <__aeabi_d2iz>
 800d826:	4606      	mov	r6, r0
 800d828:	f7f2 fe7c 	bl	8000524 <__aeabi_i2d>
 800d82c:	3630      	adds	r6, #48	; 0x30
 800d82e:	4602      	mov	r2, r0
 800d830:	460b      	mov	r3, r1
 800d832:	4640      	mov	r0, r8
 800d834:	4649      	mov	r1, r9
 800d836:	f7f2 fd27 	bl	8000288 <__aeabi_dsub>
 800d83a:	f805 6b01 	strb.w	r6, [r5], #1
 800d83e:	9b02      	ldr	r3, [sp, #8]
 800d840:	429d      	cmp	r5, r3
 800d842:	4680      	mov	r8, r0
 800d844:	4689      	mov	r9, r1
 800d846:	f04f 0200 	mov.w	r2, #0
 800d84a:	d124      	bne.n	800d896 <_dtoa_r+0x62e>
 800d84c:	4b1b      	ldr	r3, [pc, #108]	; (800d8bc <_dtoa_r+0x654>)
 800d84e:	ec51 0b19 	vmov	r0, r1, d9
 800d852:	f7f2 fd1b 	bl	800028c <__adddf3>
 800d856:	4602      	mov	r2, r0
 800d858:	460b      	mov	r3, r1
 800d85a:	4640      	mov	r0, r8
 800d85c:	4649      	mov	r1, r9
 800d85e:	f7f3 f95b 	bl	8000b18 <__aeabi_dcmpgt>
 800d862:	2800      	cmp	r0, #0
 800d864:	d173      	bne.n	800d94e <_dtoa_r+0x6e6>
 800d866:	ec53 2b19 	vmov	r2, r3, d9
 800d86a:	4914      	ldr	r1, [pc, #80]	; (800d8bc <_dtoa_r+0x654>)
 800d86c:	2000      	movs	r0, #0
 800d86e:	f7f2 fd0b 	bl	8000288 <__aeabi_dsub>
 800d872:	4602      	mov	r2, r0
 800d874:	460b      	mov	r3, r1
 800d876:	4640      	mov	r0, r8
 800d878:	4649      	mov	r1, r9
 800d87a:	f7f3 f92f 	bl	8000adc <__aeabi_dcmplt>
 800d87e:	2800      	cmp	r0, #0
 800d880:	f43f af2f 	beq.w	800d6e2 <_dtoa_r+0x47a>
 800d884:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d886:	1e6b      	subs	r3, r5, #1
 800d888:	930f      	str	r3, [sp, #60]	; 0x3c
 800d88a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d88e:	2b30      	cmp	r3, #48	; 0x30
 800d890:	d0f8      	beq.n	800d884 <_dtoa_r+0x61c>
 800d892:	46bb      	mov	fp, r7
 800d894:	e04a      	b.n	800d92c <_dtoa_r+0x6c4>
 800d896:	4b06      	ldr	r3, [pc, #24]	; (800d8b0 <_dtoa_r+0x648>)
 800d898:	f7f2 feae 	bl	80005f8 <__aeabi_dmul>
 800d89c:	4680      	mov	r8, r0
 800d89e:	4689      	mov	r9, r1
 800d8a0:	e7bd      	b.n	800d81e <_dtoa_r+0x5b6>
 800d8a2:	bf00      	nop
 800d8a4:	0800f8e8 	.word	0x0800f8e8
 800d8a8:	0800f8c0 	.word	0x0800f8c0
 800d8ac:	3ff00000 	.word	0x3ff00000
 800d8b0:	40240000 	.word	0x40240000
 800d8b4:	401c0000 	.word	0x401c0000
 800d8b8:	40140000 	.word	0x40140000
 800d8bc:	3fe00000 	.word	0x3fe00000
 800d8c0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d8c4:	9d00      	ldr	r5, [sp, #0]
 800d8c6:	4642      	mov	r2, r8
 800d8c8:	464b      	mov	r3, r9
 800d8ca:	4630      	mov	r0, r6
 800d8cc:	4639      	mov	r1, r7
 800d8ce:	f7f2 ffbd 	bl	800084c <__aeabi_ddiv>
 800d8d2:	f7f3 f941 	bl	8000b58 <__aeabi_d2iz>
 800d8d6:	9001      	str	r0, [sp, #4]
 800d8d8:	f7f2 fe24 	bl	8000524 <__aeabi_i2d>
 800d8dc:	4642      	mov	r2, r8
 800d8de:	464b      	mov	r3, r9
 800d8e0:	f7f2 fe8a 	bl	80005f8 <__aeabi_dmul>
 800d8e4:	4602      	mov	r2, r0
 800d8e6:	460b      	mov	r3, r1
 800d8e8:	4630      	mov	r0, r6
 800d8ea:	4639      	mov	r1, r7
 800d8ec:	f7f2 fccc 	bl	8000288 <__aeabi_dsub>
 800d8f0:	9e01      	ldr	r6, [sp, #4]
 800d8f2:	9f04      	ldr	r7, [sp, #16]
 800d8f4:	3630      	adds	r6, #48	; 0x30
 800d8f6:	f805 6b01 	strb.w	r6, [r5], #1
 800d8fa:	9e00      	ldr	r6, [sp, #0]
 800d8fc:	1bae      	subs	r6, r5, r6
 800d8fe:	42b7      	cmp	r7, r6
 800d900:	4602      	mov	r2, r0
 800d902:	460b      	mov	r3, r1
 800d904:	d134      	bne.n	800d970 <_dtoa_r+0x708>
 800d906:	f7f2 fcc1 	bl	800028c <__adddf3>
 800d90a:	4642      	mov	r2, r8
 800d90c:	464b      	mov	r3, r9
 800d90e:	4606      	mov	r6, r0
 800d910:	460f      	mov	r7, r1
 800d912:	f7f3 f901 	bl	8000b18 <__aeabi_dcmpgt>
 800d916:	b9c8      	cbnz	r0, 800d94c <_dtoa_r+0x6e4>
 800d918:	4642      	mov	r2, r8
 800d91a:	464b      	mov	r3, r9
 800d91c:	4630      	mov	r0, r6
 800d91e:	4639      	mov	r1, r7
 800d920:	f7f3 f8d2 	bl	8000ac8 <__aeabi_dcmpeq>
 800d924:	b110      	cbz	r0, 800d92c <_dtoa_r+0x6c4>
 800d926:	9b01      	ldr	r3, [sp, #4]
 800d928:	07db      	lsls	r3, r3, #31
 800d92a:	d40f      	bmi.n	800d94c <_dtoa_r+0x6e4>
 800d92c:	4651      	mov	r1, sl
 800d92e:	4620      	mov	r0, r4
 800d930:	f000 fbcc 	bl	800e0cc <_Bfree>
 800d934:	2300      	movs	r3, #0
 800d936:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d938:	702b      	strb	r3, [r5, #0]
 800d93a:	f10b 0301 	add.w	r3, fp, #1
 800d93e:	6013      	str	r3, [r2, #0]
 800d940:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d942:	2b00      	cmp	r3, #0
 800d944:	f43f ace2 	beq.w	800d30c <_dtoa_r+0xa4>
 800d948:	601d      	str	r5, [r3, #0]
 800d94a:	e4df      	b.n	800d30c <_dtoa_r+0xa4>
 800d94c:	465f      	mov	r7, fp
 800d94e:	462b      	mov	r3, r5
 800d950:	461d      	mov	r5, r3
 800d952:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d956:	2a39      	cmp	r2, #57	; 0x39
 800d958:	d106      	bne.n	800d968 <_dtoa_r+0x700>
 800d95a:	9a00      	ldr	r2, [sp, #0]
 800d95c:	429a      	cmp	r2, r3
 800d95e:	d1f7      	bne.n	800d950 <_dtoa_r+0x6e8>
 800d960:	9900      	ldr	r1, [sp, #0]
 800d962:	2230      	movs	r2, #48	; 0x30
 800d964:	3701      	adds	r7, #1
 800d966:	700a      	strb	r2, [r1, #0]
 800d968:	781a      	ldrb	r2, [r3, #0]
 800d96a:	3201      	adds	r2, #1
 800d96c:	701a      	strb	r2, [r3, #0]
 800d96e:	e790      	b.n	800d892 <_dtoa_r+0x62a>
 800d970:	4ba3      	ldr	r3, [pc, #652]	; (800dc00 <_dtoa_r+0x998>)
 800d972:	2200      	movs	r2, #0
 800d974:	f7f2 fe40 	bl	80005f8 <__aeabi_dmul>
 800d978:	2200      	movs	r2, #0
 800d97a:	2300      	movs	r3, #0
 800d97c:	4606      	mov	r6, r0
 800d97e:	460f      	mov	r7, r1
 800d980:	f7f3 f8a2 	bl	8000ac8 <__aeabi_dcmpeq>
 800d984:	2800      	cmp	r0, #0
 800d986:	d09e      	beq.n	800d8c6 <_dtoa_r+0x65e>
 800d988:	e7d0      	b.n	800d92c <_dtoa_r+0x6c4>
 800d98a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d98c:	2a00      	cmp	r2, #0
 800d98e:	f000 80ca 	beq.w	800db26 <_dtoa_r+0x8be>
 800d992:	9a07      	ldr	r2, [sp, #28]
 800d994:	2a01      	cmp	r2, #1
 800d996:	f300 80ad 	bgt.w	800daf4 <_dtoa_r+0x88c>
 800d99a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d99c:	2a00      	cmp	r2, #0
 800d99e:	f000 80a5 	beq.w	800daec <_dtoa_r+0x884>
 800d9a2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d9a6:	9e08      	ldr	r6, [sp, #32]
 800d9a8:	9d05      	ldr	r5, [sp, #20]
 800d9aa:	9a05      	ldr	r2, [sp, #20]
 800d9ac:	441a      	add	r2, r3
 800d9ae:	9205      	str	r2, [sp, #20]
 800d9b0:	9a06      	ldr	r2, [sp, #24]
 800d9b2:	2101      	movs	r1, #1
 800d9b4:	441a      	add	r2, r3
 800d9b6:	4620      	mov	r0, r4
 800d9b8:	9206      	str	r2, [sp, #24]
 800d9ba:	f000 fc3d 	bl	800e238 <__i2b>
 800d9be:	4607      	mov	r7, r0
 800d9c0:	b165      	cbz	r5, 800d9dc <_dtoa_r+0x774>
 800d9c2:	9b06      	ldr	r3, [sp, #24]
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	dd09      	ble.n	800d9dc <_dtoa_r+0x774>
 800d9c8:	42ab      	cmp	r3, r5
 800d9ca:	9a05      	ldr	r2, [sp, #20]
 800d9cc:	bfa8      	it	ge
 800d9ce:	462b      	movge	r3, r5
 800d9d0:	1ad2      	subs	r2, r2, r3
 800d9d2:	9205      	str	r2, [sp, #20]
 800d9d4:	9a06      	ldr	r2, [sp, #24]
 800d9d6:	1aed      	subs	r5, r5, r3
 800d9d8:	1ad3      	subs	r3, r2, r3
 800d9da:	9306      	str	r3, [sp, #24]
 800d9dc:	9b08      	ldr	r3, [sp, #32]
 800d9de:	b1f3      	cbz	r3, 800da1e <_dtoa_r+0x7b6>
 800d9e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	f000 80a3 	beq.w	800db2e <_dtoa_r+0x8c6>
 800d9e8:	2e00      	cmp	r6, #0
 800d9ea:	dd10      	ble.n	800da0e <_dtoa_r+0x7a6>
 800d9ec:	4639      	mov	r1, r7
 800d9ee:	4632      	mov	r2, r6
 800d9f0:	4620      	mov	r0, r4
 800d9f2:	f000 fce1 	bl	800e3b8 <__pow5mult>
 800d9f6:	4652      	mov	r2, sl
 800d9f8:	4601      	mov	r1, r0
 800d9fa:	4607      	mov	r7, r0
 800d9fc:	4620      	mov	r0, r4
 800d9fe:	f000 fc31 	bl	800e264 <__multiply>
 800da02:	4651      	mov	r1, sl
 800da04:	4680      	mov	r8, r0
 800da06:	4620      	mov	r0, r4
 800da08:	f000 fb60 	bl	800e0cc <_Bfree>
 800da0c:	46c2      	mov	sl, r8
 800da0e:	9b08      	ldr	r3, [sp, #32]
 800da10:	1b9a      	subs	r2, r3, r6
 800da12:	d004      	beq.n	800da1e <_dtoa_r+0x7b6>
 800da14:	4651      	mov	r1, sl
 800da16:	4620      	mov	r0, r4
 800da18:	f000 fcce 	bl	800e3b8 <__pow5mult>
 800da1c:	4682      	mov	sl, r0
 800da1e:	2101      	movs	r1, #1
 800da20:	4620      	mov	r0, r4
 800da22:	f000 fc09 	bl	800e238 <__i2b>
 800da26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da28:	2b00      	cmp	r3, #0
 800da2a:	4606      	mov	r6, r0
 800da2c:	f340 8081 	ble.w	800db32 <_dtoa_r+0x8ca>
 800da30:	461a      	mov	r2, r3
 800da32:	4601      	mov	r1, r0
 800da34:	4620      	mov	r0, r4
 800da36:	f000 fcbf 	bl	800e3b8 <__pow5mult>
 800da3a:	9b07      	ldr	r3, [sp, #28]
 800da3c:	2b01      	cmp	r3, #1
 800da3e:	4606      	mov	r6, r0
 800da40:	dd7a      	ble.n	800db38 <_dtoa_r+0x8d0>
 800da42:	f04f 0800 	mov.w	r8, #0
 800da46:	6933      	ldr	r3, [r6, #16]
 800da48:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800da4c:	6918      	ldr	r0, [r3, #16]
 800da4e:	f000 fba5 	bl	800e19c <__hi0bits>
 800da52:	f1c0 0020 	rsb	r0, r0, #32
 800da56:	9b06      	ldr	r3, [sp, #24]
 800da58:	4418      	add	r0, r3
 800da5a:	f010 001f 	ands.w	r0, r0, #31
 800da5e:	f000 8094 	beq.w	800db8a <_dtoa_r+0x922>
 800da62:	f1c0 0320 	rsb	r3, r0, #32
 800da66:	2b04      	cmp	r3, #4
 800da68:	f340 8085 	ble.w	800db76 <_dtoa_r+0x90e>
 800da6c:	9b05      	ldr	r3, [sp, #20]
 800da6e:	f1c0 001c 	rsb	r0, r0, #28
 800da72:	4403      	add	r3, r0
 800da74:	9305      	str	r3, [sp, #20]
 800da76:	9b06      	ldr	r3, [sp, #24]
 800da78:	4403      	add	r3, r0
 800da7a:	4405      	add	r5, r0
 800da7c:	9306      	str	r3, [sp, #24]
 800da7e:	9b05      	ldr	r3, [sp, #20]
 800da80:	2b00      	cmp	r3, #0
 800da82:	dd05      	ble.n	800da90 <_dtoa_r+0x828>
 800da84:	4651      	mov	r1, sl
 800da86:	461a      	mov	r2, r3
 800da88:	4620      	mov	r0, r4
 800da8a:	f000 fcef 	bl	800e46c <__lshift>
 800da8e:	4682      	mov	sl, r0
 800da90:	9b06      	ldr	r3, [sp, #24]
 800da92:	2b00      	cmp	r3, #0
 800da94:	dd05      	ble.n	800daa2 <_dtoa_r+0x83a>
 800da96:	4631      	mov	r1, r6
 800da98:	461a      	mov	r2, r3
 800da9a:	4620      	mov	r0, r4
 800da9c:	f000 fce6 	bl	800e46c <__lshift>
 800daa0:	4606      	mov	r6, r0
 800daa2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d072      	beq.n	800db8e <_dtoa_r+0x926>
 800daa8:	4631      	mov	r1, r6
 800daaa:	4650      	mov	r0, sl
 800daac:	f000 fd4a 	bl	800e544 <__mcmp>
 800dab0:	2800      	cmp	r0, #0
 800dab2:	da6c      	bge.n	800db8e <_dtoa_r+0x926>
 800dab4:	2300      	movs	r3, #0
 800dab6:	4651      	mov	r1, sl
 800dab8:	220a      	movs	r2, #10
 800daba:	4620      	mov	r0, r4
 800dabc:	f000 fb28 	bl	800e110 <__multadd>
 800dac0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dac2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800dac6:	4682      	mov	sl, r0
 800dac8:	2b00      	cmp	r3, #0
 800daca:	f000 81b0 	beq.w	800de2e <_dtoa_r+0xbc6>
 800dace:	2300      	movs	r3, #0
 800dad0:	4639      	mov	r1, r7
 800dad2:	220a      	movs	r2, #10
 800dad4:	4620      	mov	r0, r4
 800dad6:	f000 fb1b 	bl	800e110 <__multadd>
 800dada:	9b01      	ldr	r3, [sp, #4]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	4607      	mov	r7, r0
 800dae0:	f300 8096 	bgt.w	800dc10 <_dtoa_r+0x9a8>
 800dae4:	9b07      	ldr	r3, [sp, #28]
 800dae6:	2b02      	cmp	r3, #2
 800dae8:	dc59      	bgt.n	800db9e <_dtoa_r+0x936>
 800daea:	e091      	b.n	800dc10 <_dtoa_r+0x9a8>
 800daec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800daee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800daf2:	e758      	b.n	800d9a6 <_dtoa_r+0x73e>
 800daf4:	9b04      	ldr	r3, [sp, #16]
 800daf6:	1e5e      	subs	r6, r3, #1
 800daf8:	9b08      	ldr	r3, [sp, #32]
 800dafa:	42b3      	cmp	r3, r6
 800dafc:	bfbf      	itttt	lt
 800dafe:	9b08      	ldrlt	r3, [sp, #32]
 800db00:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800db02:	9608      	strlt	r6, [sp, #32]
 800db04:	1af3      	sublt	r3, r6, r3
 800db06:	bfb4      	ite	lt
 800db08:	18d2      	addlt	r2, r2, r3
 800db0a:	1b9e      	subge	r6, r3, r6
 800db0c:	9b04      	ldr	r3, [sp, #16]
 800db0e:	bfbc      	itt	lt
 800db10:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800db12:	2600      	movlt	r6, #0
 800db14:	2b00      	cmp	r3, #0
 800db16:	bfb7      	itett	lt
 800db18:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800db1c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800db20:	1a9d      	sublt	r5, r3, r2
 800db22:	2300      	movlt	r3, #0
 800db24:	e741      	b.n	800d9aa <_dtoa_r+0x742>
 800db26:	9e08      	ldr	r6, [sp, #32]
 800db28:	9d05      	ldr	r5, [sp, #20]
 800db2a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800db2c:	e748      	b.n	800d9c0 <_dtoa_r+0x758>
 800db2e:	9a08      	ldr	r2, [sp, #32]
 800db30:	e770      	b.n	800da14 <_dtoa_r+0x7ac>
 800db32:	9b07      	ldr	r3, [sp, #28]
 800db34:	2b01      	cmp	r3, #1
 800db36:	dc19      	bgt.n	800db6c <_dtoa_r+0x904>
 800db38:	9b02      	ldr	r3, [sp, #8]
 800db3a:	b9bb      	cbnz	r3, 800db6c <_dtoa_r+0x904>
 800db3c:	9b03      	ldr	r3, [sp, #12]
 800db3e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800db42:	b99b      	cbnz	r3, 800db6c <_dtoa_r+0x904>
 800db44:	9b03      	ldr	r3, [sp, #12]
 800db46:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800db4a:	0d1b      	lsrs	r3, r3, #20
 800db4c:	051b      	lsls	r3, r3, #20
 800db4e:	b183      	cbz	r3, 800db72 <_dtoa_r+0x90a>
 800db50:	9b05      	ldr	r3, [sp, #20]
 800db52:	3301      	adds	r3, #1
 800db54:	9305      	str	r3, [sp, #20]
 800db56:	9b06      	ldr	r3, [sp, #24]
 800db58:	3301      	adds	r3, #1
 800db5a:	9306      	str	r3, [sp, #24]
 800db5c:	f04f 0801 	mov.w	r8, #1
 800db60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800db62:	2b00      	cmp	r3, #0
 800db64:	f47f af6f 	bne.w	800da46 <_dtoa_r+0x7de>
 800db68:	2001      	movs	r0, #1
 800db6a:	e774      	b.n	800da56 <_dtoa_r+0x7ee>
 800db6c:	f04f 0800 	mov.w	r8, #0
 800db70:	e7f6      	b.n	800db60 <_dtoa_r+0x8f8>
 800db72:	4698      	mov	r8, r3
 800db74:	e7f4      	b.n	800db60 <_dtoa_r+0x8f8>
 800db76:	d082      	beq.n	800da7e <_dtoa_r+0x816>
 800db78:	9a05      	ldr	r2, [sp, #20]
 800db7a:	331c      	adds	r3, #28
 800db7c:	441a      	add	r2, r3
 800db7e:	9205      	str	r2, [sp, #20]
 800db80:	9a06      	ldr	r2, [sp, #24]
 800db82:	441a      	add	r2, r3
 800db84:	441d      	add	r5, r3
 800db86:	9206      	str	r2, [sp, #24]
 800db88:	e779      	b.n	800da7e <_dtoa_r+0x816>
 800db8a:	4603      	mov	r3, r0
 800db8c:	e7f4      	b.n	800db78 <_dtoa_r+0x910>
 800db8e:	9b04      	ldr	r3, [sp, #16]
 800db90:	2b00      	cmp	r3, #0
 800db92:	dc37      	bgt.n	800dc04 <_dtoa_r+0x99c>
 800db94:	9b07      	ldr	r3, [sp, #28]
 800db96:	2b02      	cmp	r3, #2
 800db98:	dd34      	ble.n	800dc04 <_dtoa_r+0x99c>
 800db9a:	9b04      	ldr	r3, [sp, #16]
 800db9c:	9301      	str	r3, [sp, #4]
 800db9e:	9b01      	ldr	r3, [sp, #4]
 800dba0:	b963      	cbnz	r3, 800dbbc <_dtoa_r+0x954>
 800dba2:	4631      	mov	r1, r6
 800dba4:	2205      	movs	r2, #5
 800dba6:	4620      	mov	r0, r4
 800dba8:	f000 fab2 	bl	800e110 <__multadd>
 800dbac:	4601      	mov	r1, r0
 800dbae:	4606      	mov	r6, r0
 800dbb0:	4650      	mov	r0, sl
 800dbb2:	f000 fcc7 	bl	800e544 <__mcmp>
 800dbb6:	2800      	cmp	r0, #0
 800dbb8:	f73f adbb 	bgt.w	800d732 <_dtoa_r+0x4ca>
 800dbbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dbbe:	9d00      	ldr	r5, [sp, #0]
 800dbc0:	ea6f 0b03 	mvn.w	fp, r3
 800dbc4:	f04f 0800 	mov.w	r8, #0
 800dbc8:	4631      	mov	r1, r6
 800dbca:	4620      	mov	r0, r4
 800dbcc:	f000 fa7e 	bl	800e0cc <_Bfree>
 800dbd0:	2f00      	cmp	r7, #0
 800dbd2:	f43f aeab 	beq.w	800d92c <_dtoa_r+0x6c4>
 800dbd6:	f1b8 0f00 	cmp.w	r8, #0
 800dbda:	d005      	beq.n	800dbe8 <_dtoa_r+0x980>
 800dbdc:	45b8      	cmp	r8, r7
 800dbde:	d003      	beq.n	800dbe8 <_dtoa_r+0x980>
 800dbe0:	4641      	mov	r1, r8
 800dbe2:	4620      	mov	r0, r4
 800dbe4:	f000 fa72 	bl	800e0cc <_Bfree>
 800dbe8:	4639      	mov	r1, r7
 800dbea:	4620      	mov	r0, r4
 800dbec:	f000 fa6e 	bl	800e0cc <_Bfree>
 800dbf0:	e69c      	b.n	800d92c <_dtoa_r+0x6c4>
 800dbf2:	2600      	movs	r6, #0
 800dbf4:	4637      	mov	r7, r6
 800dbf6:	e7e1      	b.n	800dbbc <_dtoa_r+0x954>
 800dbf8:	46bb      	mov	fp, r7
 800dbfa:	4637      	mov	r7, r6
 800dbfc:	e599      	b.n	800d732 <_dtoa_r+0x4ca>
 800dbfe:	bf00      	nop
 800dc00:	40240000 	.word	0x40240000
 800dc04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	f000 80c8 	beq.w	800dd9c <_dtoa_r+0xb34>
 800dc0c:	9b04      	ldr	r3, [sp, #16]
 800dc0e:	9301      	str	r3, [sp, #4]
 800dc10:	2d00      	cmp	r5, #0
 800dc12:	dd05      	ble.n	800dc20 <_dtoa_r+0x9b8>
 800dc14:	4639      	mov	r1, r7
 800dc16:	462a      	mov	r2, r5
 800dc18:	4620      	mov	r0, r4
 800dc1a:	f000 fc27 	bl	800e46c <__lshift>
 800dc1e:	4607      	mov	r7, r0
 800dc20:	f1b8 0f00 	cmp.w	r8, #0
 800dc24:	d05b      	beq.n	800dcde <_dtoa_r+0xa76>
 800dc26:	6879      	ldr	r1, [r7, #4]
 800dc28:	4620      	mov	r0, r4
 800dc2a:	f000 fa0f 	bl	800e04c <_Balloc>
 800dc2e:	4605      	mov	r5, r0
 800dc30:	b928      	cbnz	r0, 800dc3e <_dtoa_r+0x9d6>
 800dc32:	4b83      	ldr	r3, [pc, #524]	; (800de40 <_dtoa_r+0xbd8>)
 800dc34:	4602      	mov	r2, r0
 800dc36:	f240 21ef 	movw	r1, #751	; 0x2ef
 800dc3a:	f7ff bb2e 	b.w	800d29a <_dtoa_r+0x32>
 800dc3e:	693a      	ldr	r2, [r7, #16]
 800dc40:	3202      	adds	r2, #2
 800dc42:	0092      	lsls	r2, r2, #2
 800dc44:	f107 010c 	add.w	r1, r7, #12
 800dc48:	300c      	adds	r0, #12
 800dc4a:	f000 ffab 	bl	800eba4 <memcpy>
 800dc4e:	2201      	movs	r2, #1
 800dc50:	4629      	mov	r1, r5
 800dc52:	4620      	mov	r0, r4
 800dc54:	f000 fc0a 	bl	800e46c <__lshift>
 800dc58:	9b00      	ldr	r3, [sp, #0]
 800dc5a:	3301      	adds	r3, #1
 800dc5c:	9304      	str	r3, [sp, #16]
 800dc5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dc62:	4413      	add	r3, r2
 800dc64:	9308      	str	r3, [sp, #32]
 800dc66:	9b02      	ldr	r3, [sp, #8]
 800dc68:	f003 0301 	and.w	r3, r3, #1
 800dc6c:	46b8      	mov	r8, r7
 800dc6e:	9306      	str	r3, [sp, #24]
 800dc70:	4607      	mov	r7, r0
 800dc72:	9b04      	ldr	r3, [sp, #16]
 800dc74:	4631      	mov	r1, r6
 800dc76:	3b01      	subs	r3, #1
 800dc78:	4650      	mov	r0, sl
 800dc7a:	9301      	str	r3, [sp, #4]
 800dc7c:	f7ff fa69 	bl	800d152 <quorem>
 800dc80:	4641      	mov	r1, r8
 800dc82:	9002      	str	r0, [sp, #8]
 800dc84:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800dc88:	4650      	mov	r0, sl
 800dc8a:	f000 fc5b 	bl	800e544 <__mcmp>
 800dc8e:	463a      	mov	r2, r7
 800dc90:	9005      	str	r0, [sp, #20]
 800dc92:	4631      	mov	r1, r6
 800dc94:	4620      	mov	r0, r4
 800dc96:	f000 fc71 	bl	800e57c <__mdiff>
 800dc9a:	68c2      	ldr	r2, [r0, #12]
 800dc9c:	4605      	mov	r5, r0
 800dc9e:	bb02      	cbnz	r2, 800dce2 <_dtoa_r+0xa7a>
 800dca0:	4601      	mov	r1, r0
 800dca2:	4650      	mov	r0, sl
 800dca4:	f000 fc4e 	bl	800e544 <__mcmp>
 800dca8:	4602      	mov	r2, r0
 800dcaa:	4629      	mov	r1, r5
 800dcac:	4620      	mov	r0, r4
 800dcae:	9209      	str	r2, [sp, #36]	; 0x24
 800dcb0:	f000 fa0c 	bl	800e0cc <_Bfree>
 800dcb4:	9b07      	ldr	r3, [sp, #28]
 800dcb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dcb8:	9d04      	ldr	r5, [sp, #16]
 800dcba:	ea43 0102 	orr.w	r1, r3, r2
 800dcbe:	9b06      	ldr	r3, [sp, #24]
 800dcc0:	4319      	orrs	r1, r3
 800dcc2:	d110      	bne.n	800dce6 <_dtoa_r+0xa7e>
 800dcc4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800dcc8:	d029      	beq.n	800dd1e <_dtoa_r+0xab6>
 800dcca:	9b05      	ldr	r3, [sp, #20]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	dd02      	ble.n	800dcd6 <_dtoa_r+0xa6e>
 800dcd0:	9b02      	ldr	r3, [sp, #8]
 800dcd2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800dcd6:	9b01      	ldr	r3, [sp, #4]
 800dcd8:	f883 9000 	strb.w	r9, [r3]
 800dcdc:	e774      	b.n	800dbc8 <_dtoa_r+0x960>
 800dcde:	4638      	mov	r0, r7
 800dce0:	e7ba      	b.n	800dc58 <_dtoa_r+0x9f0>
 800dce2:	2201      	movs	r2, #1
 800dce4:	e7e1      	b.n	800dcaa <_dtoa_r+0xa42>
 800dce6:	9b05      	ldr	r3, [sp, #20]
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	db04      	blt.n	800dcf6 <_dtoa_r+0xa8e>
 800dcec:	9907      	ldr	r1, [sp, #28]
 800dcee:	430b      	orrs	r3, r1
 800dcf0:	9906      	ldr	r1, [sp, #24]
 800dcf2:	430b      	orrs	r3, r1
 800dcf4:	d120      	bne.n	800dd38 <_dtoa_r+0xad0>
 800dcf6:	2a00      	cmp	r2, #0
 800dcf8:	dded      	ble.n	800dcd6 <_dtoa_r+0xa6e>
 800dcfa:	4651      	mov	r1, sl
 800dcfc:	2201      	movs	r2, #1
 800dcfe:	4620      	mov	r0, r4
 800dd00:	f000 fbb4 	bl	800e46c <__lshift>
 800dd04:	4631      	mov	r1, r6
 800dd06:	4682      	mov	sl, r0
 800dd08:	f000 fc1c 	bl	800e544 <__mcmp>
 800dd0c:	2800      	cmp	r0, #0
 800dd0e:	dc03      	bgt.n	800dd18 <_dtoa_r+0xab0>
 800dd10:	d1e1      	bne.n	800dcd6 <_dtoa_r+0xa6e>
 800dd12:	f019 0f01 	tst.w	r9, #1
 800dd16:	d0de      	beq.n	800dcd6 <_dtoa_r+0xa6e>
 800dd18:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800dd1c:	d1d8      	bne.n	800dcd0 <_dtoa_r+0xa68>
 800dd1e:	9a01      	ldr	r2, [sp, #4]
 800dd20:	2339      	movs	r3, #57	; 0x39
 800dd22:	7013      	strb	r3, [r2, #0]
 800dd24:	462b      	mov	r3, r5
 800dd26:	461d      	mov	r5, r3
 800dd28:	3b01      	subs	r3, #1
 800dd2a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800dd2e:	2a39      	cmp	r2, #57	; 0x39
 800dd30:	d06c      	beq.n	800de0c <_dtoa_r+0xba4>
 800dd32:	3201      	adds	r2, #1
 800dd34:	701a      	strb	r2, [r3, #0]
 800dd36:	e747      	b.n	800dbc8 <_dtoa_r+0x960>
 800dd38:	2a00      	cmp	r2, #0
 800dd3a:	dd07      	ble.n	800dd4c <_dtoa_r+0xae4>
 800dd3c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800dd40:	d0ed      	beq.n	800dd1e <_dtoa_r+0xab6>
 800dd42:	9a01      	ldr	r2, [sp, #4]
 800dd44:	f109 0301 	add.w	r3, r9, #1
 800dd48:	7013      	strb	r3, [r2, #0]
 800dd4a:	e73d      	b.n	800dbc8 <_dtoa_r+0x960>
 800dd4c:	9b04      	ldr	r3, [sp, #16]
 800dd4e:	9a08      	ldr	r2, [sp, #32]
 800dd50:	f803 9c01 	strb.w	r9, [r3, #-1]
 800dd54:	4293      	cmp	r3, r2
 800dd56:	d043      	beq.n	800dde0 <_dtoa_r+0xb78>
 800dd58:	4651      	mov	r1, sl
 800dd5a:	2300      	movs	r3, #0
 800dd5c:	220a      	movs	r2, #10
 800dd5e:	4620      	mov	r0, r4
 800dd60:	f000 f9d6 	bl	800e110 <__multadd>
 800dd64:	45b8      	cmp	r8, r7
 800dd66:	4682      	mov	sl, r0
 800dd68:	f04f 0300 	mov.w	r3, #0
 800dd6c:	f04f 020a 	mov.w	r2, #10
 800dd70:	4641      	mov	r1, r8
 800dd72:	4620      	mov	r0, r4
 800dd74:	d107      	bne.n	800dd86 <_dtoa_r+0xb1e>
 800dd76:	f000 f9cb 	bl	800e110 <__multadd>
 800dd7a:	4680      	mov	r8, r0
 800dd7c:	4607      	mov	r7, r0
 800dd7e:	9b04      	ldr	r3, [sp, #16]
 800dd80:	3301      	adds	r3, #1
 800dd82:	9304      	str	r3, [sp, #16]
 800dd84:	e775      	b.n	800dc72 <_dtoa_r+0xa0a>
 800dd86:	f000 f9c3 	bl	800e110 <__multadd>
 800dd8a:	4639      	mov	r1, r7
 800dd8c:	4680      	mov	r8, r0
 800dd8e:	2300      	movs	r3, #0
 800dd90:	220a      	movs	r2, #10
 800dd92:	4620      	mov	r0, r4
 800dd94:	f000 f9bc 	bl	800e110 <__multadd>
 800dd98:	4607      	mov	r7, r0
 800dd9a:	e7f0      	b.n	800dd7e <_dtoa_r+0xb16>
 800dd9c:	9b04      	ldr	r3, [sp, #16]
 800dd9e:	9301      	str	r3, [sp, #4]
 800dda0:	9d00      	ldr	r5, [sp, #0]
 800dda2:	4631      	mov	r1, r6
 800dda4:	4650      	mov	r0, sl
 800dda6:	f7ff f9d4 	bl	800d152 <quorem>
 800ddaa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ddae:	9b00      	ldr	r3, [sp, #0]
 800ddb0:	f805 9b01 	strb.w	r9, [r5], #1
 800ddb4:	1aea      	subs	r2, r5, r3
 800ddb6:	9b01      	ldr	r3, [sp, #4]
 800ddb8:	4293      	cmp	r3, r2
 800ddba:	dd07      	ble.n	800ddcc <_dtoa_r+0xb64>
 800ddbc:	4651      	mov	r1, sl
 800ddbe:	2300      	movs	r3, #0
 800ddc0:	220a      	movs	r2, #10
 800ddc2:	4620      	mov	r0, r4
 800ddc4:	f000 f9a4 	bl	800e110 <__multadd>
 800ddc8:	4682      	mov	sl, r0
 800ddca:	e7ea      	b.n	800dda2 <_dtoa_r+0xb3a>
 800ddcc:	9b01      	ldr	r3, [sp, #4]
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	bfc8      	it	gt
 800ddd2:	461d      	movgt	r5, r3
 800ddd4:	9b00      	ldr	r3, [sp, #0]
 800ddd6:	bfd8      	it	le
 800ddd8:	2501      	movle	r5, #1
 800ddda:	441d      	add	r5, r3
 800dddc:	f04f 0800 	mov.w	r8, #0
 800dde0:	4651      	mov	r1, sl
 800dde2:	2201      	movs	r2, #1
 800dde4:	4620      	mov	r0, r4
 800dde6:	f000 fb41 	bl	800e46c <__lshift>
 800ddea:	4631      	mov	r1, r6
 800ddec:	4682      	mov	sl, r0
 800ddee:	f000 fba9 	bl	800e544 <__mcmp>
 800ddf2:	2800      	cmp	r0, #0
 800ddf4:	dc96      	bgt.n	800dd24 <_dtoa_r+0xabc>
 800ddf6:	d102      	bne.n	800ddfe <_dtoa_r+0xb96>
 800ddf8:	f019 0f01 	tst.w	r9, #1
 800ddfc:	d192      	bne.n	800dd24 <_dtoa_r+0xabc>
 800ddfe:	462b      	mov	r3, r5
 800de00:	461d      	mov	r5, r3
 800de02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800de06:	2a30      	cmp	r2, #48	; 0x30
 800de08:	d0fa      	beq.n	800de00 <_dtoa_r+0xb98>
 800de0a:	e6dd      	b.n	800dbc8 <_dtoa_r+0x960>
 800de0c:	9a00      	ldr	r2, [sp, #0]
 800de0e:	429a      	cmp	r2, r3
 800de10:	d189      	bne.n	800dd26 <_dtoa_r+0xabe>
 800de12:	f10b 0b01 	add.w	fp, fp, #1
 800de16:	2331      	movs	r3, #49	; 0x31
 800de18:	e796      	b.n	800dd48 <_dtoa_r+0xae0>
 800de1a:	4b0a      	ldr	r3, [pc, #40]	; (800de44 <_dtoa_r+0xbdc>)
 800de1c:	f7ff ba99 	b.w	800d352 <_dtoa_r+0xea>
 800de20:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800de22:	2b00      	cmp	r3, #0
 800de24:	f47f aa6d 	bne.w	800d302 <_dtoa_r+0x9a>
 800de28:	4b07      	ldr	r3, [pc, #28]	; (800de48 <_dtoa_r+0xbe0>)
 800de2a:	f7ff ba92 	b.w	800d352 <_dtoa_r+0xea>
 800de2e:	9b01      	ldr	r3, [sp, #4]
 800de30:	2b00      	cmp	r3, #0
 800de32:	dcb5      	bgt.n	800dda0 <_dtoa_r+0xb38>
 800de34:	9b07      	ldr	r3, [sp, #28]
 800de36:	2b02      	cmp	r3, #2
 800de38:	f73f aeb1 	bgt.w	800db9e <_dtoa_r+0x936>
 800de3c:	e7b0      	b.n	800dda0 <_dtoa_r+0xb38>
 800de3e:	bf00      	nop
 800de40:	0800f850 	.word	0x0800f850
 800de44:	0800f7b0 	.word	0x0800f7b0
 800de48:	0800f7d4 	.word	0x0800f7d4

0800de4c <_free_r>:
 800de4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800de4e:	2900      	cmp	r1, #0
 800de50:	d044      	beq.n	800dedc <_free_r+0x90>
 800de52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de56:	9001      	str	r0, [sp, #4]
 800de58:	2b00      	cmp	r3, #0
 800de5a:	f1a1 0404 	sub.w	r4, r1, #4
 800de5e:	bfb8      	it	lt
 800de60:	18e4      	addlt	r4, r4, r3
 800de62:	f000 f8e7 	bl	800e034 <__malloc_lock>
 800de66:	4a1e      	ldr	r2, [pc, #120]	; (800dee0 <_free_r+0x94>)
 800de68:	9801      	ldr	r0, [sp, #4]
 800de6a:	6813      	ldr	r3, [r2, #0]
 800de6c:	b933      	cbnz	r3, 800de7c <_free_r+0x30>
 800de6e:	6063      	str	r3, [r4, #4]
 800de70:	6014      	str	r4, [r2, #0]
 800de72:	b003      	add	sp, #12
 800de74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800de78:	f000 b8e2 	b.w	800e040 <__malloc_unlock>
 800de7c:	42a3      	cmp	r3, r4
 800de7e:	d908      	bls.n	800de92 <_free_r+0x46>
 800de80:	6825      	ldr	r5, [r4, #0]
 800de82:	1961      	adds	r1, r4, r5
 800de84:	428b      	cmp	r3, r1
 800de86:	bf01      	itttt	eq
 800de88:	6819      	ldreq	r1, [r3, #0]
 800de8a:	685b      	ldreq	r3, [r3, #4]
 800de8c:	1949      	addeq	r1, r1, r5
 800de8e:	6021      	streq	r1, [r4, #0]
 800de90:	e7ed      	b.n	800de6e <_free_r+0x22>
 800de92:	461a      	mov	r2, r3
 800de94:	685b      	ldr	r3, [r3, #4]
 800de96:	b10b      	cbz	r3, 800de9c <_free_r+0x50>
 800de98:	42a3      	cmp	r3, r4
 800de9a:	d9fa      	bls.n	800de92 <_free_r+0x46>
 800de9c:	6811      	ldr	r1, [r2, #0]
 800de9e:	1855      	adds	r5, r2, r1
 800dea0:	42a5      	cmp	r5, r4
 800dea2:	d10b      	bne.n	800debc <_free_r+0x70>
 800dea4:	6824      	ldr	r4, [r4, #0]
 800dea6:	4421      	add	r1, r4
 800dea8:	1854      	adds	r4, r2, r1
 800deaa:	42a3      	cmp	r3, r4
 800deac:	6011      	str	r1, [r2, #0]
 800deae:	d1e0      	bne.n	800de72 <_free_r+0x26>
 800deb0:	681c      	ldr	r4, [r3, #0]
 800deb2:	685b      	ldr	r3, [r3, #4]
 800deb4:	6053      	str	r3, [r2, #4]
 800deb6:	440c      	add	r4, r1
 800deb8:	6014      	str	r4, [r2, #0]
 800deba:	e7da      	b.n	800de72 <_free_r+0x26>
 800debc:	d902      	bls.n	800dec4 <_free_r+0x78>
 800debe:	230c      	movs	r3, #12
 800dec0:	6003      	str	r3, [r0, #0]
 800dec2:	e7d6      	b.n	800de72 <_free_r+0x26>
 800dec4:	6825      	ldr	r5, [r4, #0]
 800dec6:	1961      	adds	r1, r4, r5
 800dec8:	428b      	cmp	r3, r1
 800deca:	bf04      	itt	eq
 800decc:	6819      	ldreq	r1, [r3, #0]
 800dece:	685b      	ldreq	r3, [r3, #4]
 800ded0:	6063      	str	r3, [r4, #4]
 800ded2:	bf04      	itt	eq
 800ded4:	1949      	addeq	r1, r1, r5
 800ded6:	6021      	streq	r1, [r4, #0]
 800ded8:	6054      	str	r4, [r2, #4]
 800deda:	e7ca      	b.n	800de72 <_free_r+0x26>
 800dedc:	b003      	add	sp, #12
 800dede:	bd30      	pop	{r4, r5, pc}
 800dee0:	20000f30 	.word	0x20000f30

0800dee4 <malloc>:
 800dee4:	4b02      	ldr	r3, [pc, #8]	; (800def0 <malloc+0xc>)
 800dee6:	4601      	mov	r1, r0
 800dee8:	6818      	ldr	r0, [r3, #0]
 800deea:	f000 b823 	b.w	800df34 <_malloc_r>
 800deee:	bf00      	nop
 800def0:	200000c8 	.word	0x200000c8

0800def4 <sbrk_aligned>:
 800def4:	b570      	push	{r4, r5, r6, lr}
 800def6:	4e0e      	ldr	r6, [pc, #56]	; (800df30 <sbrk_aligned+0x3c>)
 800def8:	460c      	mov	r4, r1
 800defa:	6831      	ldr	r1, [r6, #0]
 800defc:	4605      	mov	r5, r0
 800defe:	b911      	cbnz	r1, 800df06 <sbrk_aligned+0x12>
 800df00:	f000 fe40 	bl	800eb84 <_sbrk_r>
 800df04:	6030      	str	r0, [r6, #0]
 800df06:	4621      	mov	r1, r4
 800df08:	4628      	mov	r0, r5
 800df0a:	f000 fe3b 	bl	800eb84 <_sbrk_r>
 800df0e:	1c43      	adds	r3, r0, #1
 800df10:	d00a      	beq.n	800df28 <sbrk_aligned+0x34>
 800df12:	1cc4      	adds	r4, r0, #3
 800df14:	f024 0403 	bic.w	r4, r4, #3
 800df18:	42a0      	cmp	r0, r4
 800df1a:	d007      	beq.n	800df2c <sbrk_aligned+0x38>
 800df1c:	1a21      	subs	r1, r4, r0
 800df1e:	4628      	mov	r0, r5
 800df20:	f000 fe30 	bl	800eb84 <_sbrk_r>
 800df24:	3001      	adds	r0, #1
 800df26:	d101      	bne.n	800df2c <sbrk_aligned+0x38>
 800df28:	f04f 34ff 	mov.w	r4, #4294967295
 800df2c:	4620      	mov	r0, r4
 800df2e:	bd70      	pop	{r4, r5, r6, pc}
 800df30:	20000f34 	.word	0x20000f34

0800df34 <_malloc_r>:
 800df34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df38:	1ccd      	adds	r5, r1, #3
 800df3a:	f025 0503 	bic.w	r5, r5, #3
 800df3e:	3508      	adds	r5, #8
 800df40:	2d0c      	cmp	r5, #12
 800df42:	bf38      	it	cc
 800df44:	250c      	movcc	r5, #12
 800df46:	2d00      	cmp	r5, #0
 800df48:	4607      	mov	r7, r0
 800df4a:	db01      	blt.n	800df50 <_malloc_r+0x1c>
 800df4c:	42a9      	cmp	r1, r5
 800df4e:	d905      	bls.n	800df5c <_malloc_r+0x28>
 800df50:	230c      	movs	r3, #12
 800df52:	603b      	str	r3, [r7, #0]
 800df54:	2600      	movs	r6, #0
 800df56:	4630      	mov	r0, r6
 800df58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df5c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800e030 <_malloc_r+0xfc>
 800df60:	f000 f868 	bl	800e034 <__malloc_lock>
 800df64:	f8d8 3000 	ldr.w	r3, [r8]
 800df68:	461c      	mov	r4, r3
 800df6a:	bb5c      	cbnz	r4, 800dfc4 <_malloc_r+0x90>
 800df6c:	4629      	mov	r1, r5
 800df6e:	4638      	mov	r0, r7
 800df70:	f7ff ffc0 	bl	800def4 <sbrk_aligned>
 800df74:	1c43      	adds	r3, r0, #1
 800df76:	4604      	mov	r4, r0
 800df78:	d155      	bne.n	800e026 <_malloc_r+0xf2>
 800df7a:	f8d8 4000 	ldr.w	r4, [r8]
 800df7e:	4626      	mov	r6, r4
 800df80:	2e00      	cmp	r6, #0
 800df82:	d145      	bne.n	800e010 <_malloc_r+0xdc>
 800df84:	2c00      	cmp	r4, #0
 800df86:	d048      	beq.n	800e01a <_malloc_r+0xe6>
 800df88:	6823      	ldr	r3, [r4, #0]
 800df8a:	4631      	mov	r1, r6
 800df8c:	4638      	mov	r0, r7
 800df8e:	eb04 0903 	add.w	r9, r4, r3
 800df92:	f000 fdf7 	bl	800eb84 <_sbrk_r>
 800df96:	4581      	cmp	r9, r0
 800df98:	d13f      	bne.n	800e01a <_malloc_r+0xe6>
 800df9a:	6821      	ldr	r1, [r4, #0]
 800df9c:	1a6d      	subs	r5, r5, r1
 800df9e:	4629      	mov	r1, r5
 800dfa0:	4638      	mov	r0, r7
 800dfa2:	f7ff ffa7 	bl	800def4 <sbrk_aligned>
 800dfa6:	3001      	adds	r0, #1
 800dfa8:	d037      	beq.n	800e01a <_malloc_r+0xe6>
 800dfaa:	6823      	ldr	r3, [r4, #0]
 800dfac:	442b      	add	r3, r5
 800dfae:	6023      	str	r3, [r4, #0]
 800dfb0:	f8d8 3000 	ldr.w	r3, [r8]
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d038      	beq.n	800e02a <_malloc_r+0xf6>
 800dfb8:	685a      	ldr	r2, [r3, #4]
 800dfba:	42a2      	cmp	r2, r4
 800dfbc:	d12b      	bne.n	800e016 <_malloc_r+0xe2>
 800dfbe:	2200      	movs	r2, #0
 800dfc0:	605a      	str	r2, [r3, #4]
 800dfc2:	e00f      	b.n	800dfe4 <_malloc_r+0xb0>
 800dfc4:	6822      	ldr	r2, [r4, #0]
 800dfc6:	1b52      	subs	r2, r2, r5
 800dfc8:	d41f      	bmi.n	800e00a <_malloc_r+0xd6>
 800dfca:	2a0b      	cmp	r2, #11
 800dfcc:	d917      	bls.n	800dffe <_malloc_r+0xca>
 800dfce:	1961      	adds	r1, r4, r5
 800dfd0:	42a3      	cmp	r3, r4
 800dfd2:	6025      	str	r5, [r4, #0]
 800dfd4:	bf18      	it	ne
 800dfd6:	6059      	strne	r1, [r3, #4]
 800dfd8:	6863      	ldr	r3, [r4, #4]
 800dfda:	bf08      	it	eq
 800dfdc:	f8c8 1000 	streq.w	r1, [r8]
 800dfe0:	5162      	str	r2, [r4, r5]
 800dfe2:	604b      	str	r3, [r1, #4]
 800dfe4:	4638      	mov	r0, r7
 800dfe6:	f104 060b 	add.w	r6, r4, #11
 800dfea:	f000 f829 	bl	800e040 <__malloc_unlock>
 800dfee:	f026 0607 	bic.w	r6, r6, #7
 800dff2:	1d23      	adds	r3, r4, #4
 800dff4:	1af2      	subs	r2, r6, r3
 800dff6:	d0ae      	beq.n	800df56 <_malloc_r+0x22>
 800dff8:	1b9b      	subs	r3, r3, r6
 800dffa:	50a3      	str	r3, [r4, r2]
 800dffc:	e7ab      	b.n	800df56 <_malloc_r+0x22>
 800dffe:	42a3      	cmp	r3, r4
 800e000:	6862      	ldr	r2, [r4, #4]
 800e002:	d1dd      	bne.n	800dfc0 <_malloc_r+0x8c>
 800e004:	f8c8 2000 	str.w	r2, [r8]
 800e008:	e7ec      	b.n	800dfe4 <_malloc_r+0xb0>
 800e00a:	4623      	mov	r3, r4
 800e00c:	6864      	ldr	r4, [r4, #4]
 800e00e:	e7ac      	b.n	800df6a <_malloc_r+0x36>
 800e010:	4634      	mov	r4, r6
 800e012:	6876      	ldr	r6, [r6, #4]
 800e014:	e7b4      	b.n	800df80 <_malloc_r+0x4c>
 800e016:	4613      	mov	r3, r2
 800e018:	e7cc      	b.n	800dfb4 <_malloc_r+0x80>
 800e01a:	230c      	movs	r3, #12
 800e01c:	603b      	str	r3, [r7, #0]
 800e01e:	4638      	mov	r0, r7
 800e020:	f000 f80e 	bl	800e040 <__malloc_unlock>
 800e024:	e797      	b.n	800df56 <_malloc_r+0x22>
 800e026:	6025      	str	r5, [r4, #0]
 800e028:	e7dc      	b.n	800dfe4 <_malloc_r+0xb0>
 800e02a:	605b      	str	r3, [r3, #4]
 800e02c:	deff      	udf	#255	; 0xff
 800e02e:	bf00      	nop
 800e030:	20000f30 	.word	0x20000f30

0800e034 <__malloc_lock>:
 800e034:	4801      	ldr	r0, [pc, #4]	; (800e03c <__malloc_lock+0x8>)
 800e036:	f7ff b88a 	b.w	800d14e <__retarget_lock_acquire_recursive>
 800e03a:	bf00      	nop
 800e03c:	20000f2c 	.word	0x20000f2c

0800e040 <__malloc_unlock>:
 800e040:	4801      	ldr	r0, [pc, #4]	; (800e048 <__malloc_unlock+0x8>)
 800e042:	f7ff b885 	b.w	800d150 <__retarget_lock_release_recursive>
 800e046:	bf00      	nop
 800e048:	20000f2c 	.word	0x20000f2c

0800e04c <_Balloc>:
 800e04c:	b570      	push	{r4, r5, r6, lr}
 800e04e:	69c6      	ldr	r6, [r0, #28]
 800e050:	4604      	mov	r4, r0
 800e052:	460d      	mov	r5, r1
 800e054:	b976      	cbnz	r6, 800e074 <_Balloc+0x28>
 800e056:	2010      	movs	r0, #16
 800e058:	f7ff ff44 	bl	800dee4 <malloc>
 800e05c:	4602      	mov	r2, r0
 800e05e:	61e0      	str	r0, [r4, #28]
 800e060:	b920      	cbnz	r0, 800e06c <_Balloc+0x20>
 800e062:	4b18      	ldr	r3, [pc, #96]	; (800e0c4 <_Balloc+0x78>)
 800e064:	4818      	ldr	r0, [pc, #96]	; (800e0c8 <_Balloc+0x7c>)
 800e066:	216b      	movs	r1, #107	; 0x6b
 800e068:	f000 fdaa 	bl	800ebc0 <__assert_func>
 800e06c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e070:	6006      	str	r6, [r0, #0]
 800e072:	60c6      	str	r6, [r0, #12]
 800e074:	69e6      	ldr	r6, [r4, #28]
 800e076:	68f3      	ldr	r3, [r6, #12]
 800e078:	b183      	cbz	r3, 800e09c <_Balloc+0x50>
 800e07a:	69e3      	ldr	r3, [r4, #28]
 800e07c:	68db      	ldr	r3, [r3, #12]
 800e07e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e082:	b9b8      	cbnz	r0, 800e0b4 <_Balloc+0x68>
 800e084:	2101      	movs	r1, #1
 800e086:	fa01 f605 	lsl.w	r6, r1, r5
 800e08a:	1d72      	adds	r2, r6, #5
 800e08c:	0092      	lsls	r2, r2, #2
 800e08e:	4620      	mov	r0, r4
 800e090:	f000 fdb4 	bl	800ebfc <_calloc_r>
 800e094:	b160      	cbz	r0, 800e0b0 <_Balloc+0x64>
 800e096:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e09a:	e00e      	b.n	800e0ba <_Balloc+0x6e>
 800e09c:	2221      	movs	r2, #33	; 0x21
 800e09e:	2104      	movs	r1, #4
 800e0a0:	4620      	mov	r0, r4
 800e0a2:	f000 fdab 	bl	800ebfc <_calloc_r>
 800e0a6:	69e3      	ldr	r3, [r4, #28]
 800e0a8:	60f0      	str	r0, [r6, #12]
 800e0aa:	68db      	ldr	r3, [r3, #12]
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d1e4      	bne.n	800e07a <_Balloc+0x2e>
 800e0b0:	2000      	movs	r0, #0
 800e0b2:	bd70      	pop	{r4, r5, r6, pc}
 800e0b4:	6802      	ldr	r2, [r0, #0]
 800e0b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e0ba:	2300      	movs	r3, #0
 800e0bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e0c0:	e7f7      	b.n	800e0b2 <_Balloc+0x66>
 800e0c2:	bf00      	nop
 800e0c4:	0800f7e1 	.word	0x0800f7e1
 800e0c8:	0800f861 	.word	0x0800f861

0800e0cc <_Bfree>:
 800e0cc:	b570      	push	{r4, r5, r6, lr}
 800e0ce:	69c6      	ldr	r6, [r0, #28]
 800e0d0:	4605      	mov	r5, r0
 800e0d2:	460c      	mov	r4, r1
 800e0d4:	b976      	cbnz	r6, 800e0f4 <_Bfree+0x28>
 800e0d6:	2010      	movs	r0, #16
 800e0d8:	f7ff ff04 	bl	800dee4 <malloc>
 800e0dc:	4602      	mov	r2, r0
 800e0de:	61e8      	str	r0, [r5, #28]
 800e0e0:	b920      	cbnz	r0, 800e0ec <_Bfree+0x20>
 800e0e2:	4b09      	ldr	r3, [pc, #36]	; (800e108 <_Bfree+0x3c>)
 800e0e4:	4809      	ldr	r0, [pc, #36]	; (800e10c <_Bfree+0x40>)
 800e0e6:	218f      	movs	r1, #143	; 0x8f
 800e0e8:	f000 fd6a 	bl	800ebc0 <__assert_func>
 800e0ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e0f0:	6006      	str	r6, [r0, #0]
 800e0f2:	60c6      	str	r6, [r0, #12]
 800e0f4:	b13c      	cbz	r4, 800e106 <_Bfree+0x3a>
 800e0f6:	69eb      	ldr	r3, [r5, #28]
 800e0f8:	6862      	ldr	r2, [r4, #4]
 800e0fa:	68db      	ldr	r3, [r3, #12]
 800e0fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e100:	6021      	str	r1, [r4, #0]
 800e102:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e106:	bd70      	pop	{r4, r5, r6, pc}
 800e108:	0800f7e1 	.word	0x0800f7e1
 800e10c:	0800f861 	.word	0x0800f861

0800e110 <__multadd>:
 800e110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e114:	690d      	ldr	r5, [r1, #16]
 800e116:	4607      	mov	r7, r0
 800e118:	460c      	mov	r4, r1
 800e11a:	461e      	mov	r6, r3
 800e11c:	f101 0c14 	add.w	ip, r1, #20
 800e120:	2000      	movs	r0, #0
 800e122:	f8dc 3000 	ldr.w	r3, [ip]
 800e126:	b299      	uxth	r1, r3
 800e128:	fb02 6101 	mla	r1, r2, r1, r6
 800e12c:	0c1e      	lsrs	r6, r3, #16
 800e12e:	0c0b      	lsrs	r3, r1, #16
 800e130:	fb02 3306 	mla	r3, r2, r6, r3
 800e134:	b289      	uxth	r1, r1
 800e136:	3001      	adds	r0, #1
 800e138:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e13c:	4285      	cmp	r5, r0
 800e13e:	f84c 1b04 	str.w	r1, [ip], #4
 800e142:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e146:	dcec      	bgt.n	800e122 <__multadd+0x12>
 800e148:	b30e      	cbz	r6, 800e18e <__multadd+0x7e>
 800e14a:	68a3      	ldr	r3, [r4, #8]
 800e14c:	42ab      	cmp	r3, r5
 800e14e:	dc19      	bgt.n	800e184 <__multadd+0x74>
 800e150:	6861      	ldr	r1, [r4, #4]
 800e152:	4638      	mov	r0, r7
 800e154:	3101      	adds	r1, #1
 800e156:	f7ff ff79 	bl	800e04c <_Balloc>
 800e15a:	4680      	mov	r8, r0
 800e15c:	b928      	cbnz	r0, 800e16a <__multadd+0x5a>
 800e15e:	4602      	mov	r2, r0
 800e160:	4b0c      	ldr	r3, [pc, #48]	; (800e194 <__multadd+0x84>)
 800e162:	480d      	ldr	r0, [pc, #52]	; (800e198 <__multadd+0x88>)
 800e164:	21ba      	movs	r1, #186	; 0xba
 800e166:	f000 fd2b 	bl	800ebc0 <__assert_func>
 800e16a:	6922      	ldr	r2, [r4, #16]
 800e16c:	3202      	adds	r2, #2
 800e16e:	f104 010c 	add.w	r1, r4, #12
 800e172:	0092      	lsls	r2, r2, #2
 800e174:	300c      	adds	r0, #12
 800e176:	f000 fd15 	bl	800eba4 <memcpy>
 800e17a:	4621      	mov	r1, r4
 800e17c:	4638      	mov	r0, r7
 800e17e:	f7ff ffa5 	bl	800e0cc <_Bfree>
 800e182:	4644      	mov	r4, r8
 800e184:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e188:	3501      	adds	r5, #1
 800e18a:	615e      	str	r6, [r3, #20]
 800e18c:	6125      	str	r5, [r4, #16]
 800e18e:	4620      	mov	r0, r4
 800e190:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e194:	0800f850 	.word	0x0800f850
 800e198:	0800f861 	.word	0x0800f861

0800e19c <__hi0bits>:
 800e19c:	0c03      	lsrs	r3, r0, #16
 800e19e:	041b      	lsls	r3, r3, #16
 800e1a0:	b9d3      	cbnz	r3, 800e1d8 <__hi0bits+0x3c>
 800e1a2:	0400      	lsls	r0, r0, #16
 800e1a4:	2310      	movs	r3, #16
 800e1a6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e1aa:	bf04      	itt	eq
 800e1ac:	0200      	lsleq	r0, r0, #8
 800e1ae:	3308      	addeq	r3, #8
 800e1b0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e1b4:	bf04      	itt	eq
 800e1b6:	0100      	lsleq	r0, r0, #4
 800e1b8:	3304      	addeq	r3, #4
 800e1ba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e1be:	bf04      	itt	eq
 800e1c0:	0080      	lsleq	r0, r0, #2
 800e1c2:	3302      	addeq	r3, #2
 800e1c4:	2800      	cmp	r0, #0
 800e1c6:	db05      	blt.n	800e1d4 <__hi0bits+0x38>
 800e1c8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e1cc:	f103 0301 	add.w	r3, r3, #1
 800e1d0:	bf08      	it	eq
 800e1d2:	2320      	moveq	r3, #32
 800e1d4:	4618      	mov	r0, r3
 800e1d6:	4770      	bx	lr
 800e1d8:	2300      	movs	r3, #0
 800e1da:	e7e4      	b.n	800e1a6 <__hi0bits+0xa>

0800e1dc <__lo0bits>:
 800e1dc:	6803      	ldr	r3, [r0, #0]
 800e1de:	f013 0207 	ands.w	r2, r3, #7
 800e1e2:	d00c      	beq.n	800e1fe <__lo0bits+0x22>
 800e1e4:	07d9      	lsls	r1, r3, #31
 800e1e6:	d422      	bmi.n	800e22e <__lo0bits+0x52>
 800e1e8:	079a      	lsls	r2, r3, #30
 800e1ea:	bf49      	itett	mi
 800e1ec:	085b      	lsrmi	r3, r3, #1
 800e1ee:	089b      	lsrpl	r3, r3, #2
 800e1f0:	6003      	strmi	r3, [r0, #0]
 800e1f2:	2201      	movmi	r2, #1
 800e1f4:	bf5c      	itt	pl
 800e1f6:	6003      	strpl	r3, [r0, #0]
 800e1f8:	2202      	movpl	r2, #2
 800e1fa:	4610      	mov	r0, r2
 800e1fc:	4770      	bx	lr
 800e1fe:	b299      	uxth	r1, r3
 800e200:	b909      	cbnz	r1, 800e206 <__lo0bits+0x2a>
 800e202:	0c1b      	lsrs	r3, r3, #16
 800e204:	2210      	movs	r2, #16
 800e206:	b2d9      	uxtb	r1, r3
 800e208:	b909      	cbnz	r1, 800e20e <__lo0bits+0x32>
 800e20a:	3208      	adds	r2, #8
 800e20c:	0a1b      	lsrs	r3, r3, #8
 800e20e:	0719      	lsls	r1, r3, #28
 800e210:	bf04      	itt	eq
 800e212:	091b      	lsreq	r3, r3, #4
 800e214:	3204      	addeq	r2, #4
 800e216:	0799      	lsls	r1, r3, #30
 800e218:	bf04      	itt	eq
 800e21a:	089b      	lsreq	r3, r3, #2
 800e21c:	3202      	addeq	r2, #2
 800e21e:	07d9      	lsls	r1, r3, #31
 800e220:	d403      	bmi.n	800e22a <__lo0bits+0x4e>
 800e222:	085b      	lsrs	r3, r3, #1
 800e224:	f102 0201 	add.w	r2, r2, #1
 800e228:	d003      	beq.n	800e232 <__lo0bits+0x56>
 800e22a:	6003      	str	r3, [r0, #0]
 800e22c:	e7e5      	b.n	800e1fa <__lo0bits+0x1e>
 800e22e:	2200      	movs	r2, #0
 800e230:	e7e3      	b.n	800e1fa <__lo0bits+0x1e>
 800e232:	2220      	movs	r2, #32
 800e234:	e7e1      	b.n	800e1fa <__lo0bits+0x1e>
	...

0800e238 <__i2b>:
 800e238:	b510      	push	{r4, lr}
 800e23a:	460c      	mov	r4, r1
 800e23c:	2101      	movs	r1, #1
 800e23e:	f7ff ff05 	bl	800e04c <_Balloc>
 800e242:	4602      	mov	r2, r0
 800e244:	b928      	cbnz	r0, 800e252 <__i2b+0x1a>
 800e246:	4b05      	ldr	r3, [pc, #20]	; (800e25c <__i2b+0x24>)
 800e248:	4805      	ldr	r0, [pc, #20]	; (800e260 <__i2b+0x28>)
 800e24a:	f240 1145 	movw	r1, #325	; 0x145
 800e24e:	f000 fcb7 	bl	800ebc0 <__assert_func>
 800e252:	2301      	movs	r3, #1
 800e254:	6144      	str	r4, [r0, #20]
 800e256:	6103      	str	r3, [r0, #16]
 800e258:	bd10      	pop	{r4, pc}
 800e25a:	bf00      	nop
 800e25c:	0800f850 	.word	0x0800f850
 800e260:	0800f861 	.word	0x0800f861

0800e264 <__multiply>:
 800e264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e268:	4691      	mov	r9, r2
 800e26a:	690a      	ldr	r2, [r1, #16]
 800e26c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e270:	429a      	cmp	r2, r3
 800e272:	bfb8      	it	lt
 800e274:	460b      	movlt	r3, r1
 800e276:	460c      	mov	r4, r1
 800e278:	bfbc      	itt	lt
 800e27a:	464c      	movlt	r4, r9
 800e27c:	4699      	movlt	r9, r3
 800e27e:	6927      	ldr	r7, [r4, #16]
 800e280:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e284:	68a3      	ldr	r3, [r4, #8]
 800e286:	6861      	ldr	r1, [r4, #4]
 800e288:	eb07 060a 	add.w	r6, r7, sl
 800e28c:	42b3      	cmp	r3, r6
 800e28e:	b085      	sub	sp, #20
 800e290:	bfb8      	it	lt
 800e292:	3101      	addlt	r1, #1
 800e294:	f7ff feda 	bl	800e04c <_Balloc>
 800e298:	b930      	cbnz	r0, 800e2a8 <__multiply+0x44>
 800e29a:	4602      	mov	r2, r0
 800e29c:	4b44      	ldr	r3, [pc, #272]	; (800e3b0 <__multiply+0x14c>)
 800e29e:	4845      	ldr	r0, [pc, #276]	; (800e3b4 <__multiply+0x150>)
 800e2a0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800e2a4:	f000 fc8c 	bl	800ebc0 <__assert_func>
 800e2a8:	f100 0514 	add.w	r5, r0, #20
 800e2ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e2b0:	462b      	mov	r3, r5
 800e2b2:	2200      	movs	r2, #0
 800e2b4:	4543      	cmp	r3, r8
 800e2b6:	d321      	bcc.n	800e2fc <__multiply+0x98>
 800e2b8:	f104 0314 	add.w	r3, r4, #20
 800e2bc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e2c0:	f109 0314 	add.w	r3, r9, #20
 800e2c4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e2c8:	9202      	str	r2, [sp, #8]
 800e2ca:	1b3a      	subs	r2, r7, r4
 800e2cc:	3a15      	subs	r2, #21
 800e2ce:	f022 0203 	bic.w	r2, r2, #3
 800e2d2:	3204      	adds	r2, #4
 800e2d4:	f104 0115 	add.w	r1, r4, #21
 800e2d8:	428f      	cmp	r7, r1
 800e2da:	bf38      	it	cc
 800e2dc:	2204      	movcc	r2, #4
 800e2de:	9201      	str	r2, [sp, #4]
 800e2e0:	9a02      	ldr	r2, [sp, #8]
 800e2e2:	9303      	str	r3, [sp, #12]
 800e2e4:	429a      	cmp	r2, r3
 800e2e6:	d80c      	bhi.n	800e302 <__multiply+0x9e>
 800e2e8:	2e00      	cmp	r6, #0
 800e2ea:	dd03      	ble.n	800e2f4 <__multiply+0x90>
 800e2ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	d05b      	beq.n	800e3ac <__multiply+0x148>
 800e2f4:	6106      	str	r6, [r0, #16]
 800e2f6:	b005      	add	sp, #20
 800e2f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2fc:	f843 2b04 	str.w	r2, [r3], #4
 800e300:	e7d8      	b.n	800e2b4 <__multiply+0x50>
 800e302:	f8b3 a000 	ldrh.w	sl, [r3]
 800e306:	f1ba 0f00 	cmp.w	sl, #0
 800e30a:	d024      	beq.n	800e356 <__multiply+0xf2>
 800e30c:	f104 0e14 	add.w	lr, r4, #20
 800e310:	46a9      	mov	r9, r5
 800e312:	f04f 0c00 	mov.w	ip, #0
 800e316:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e31a:	f8d9 1000 	ldr.w	r1, [r9]
 800e31e:	fa1f fb82 	uxth.w	fp, r2
 800e322:	b289      	uxth	r1, r1
 800e324:	fb0a 110b 	mla	r1, sl, fp, r1
 800e328:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e32c:	f8d9 2000 	ldr.w	r2, [r9]
 800e330:	4461      	add	r1, ip
 800e332:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e336:	fb0a c20b 	mla	r2, sl, fp, ip
 800e33a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e33e:	b289      	uxth	r1, r1
 800e340:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e344:	4577      	cmp	r7, lr
 800e346:	f849 1b04 	str.w	r1, [r9], #4
 800e34a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e34e:	d8e2      	bhi.n	800e316 <__multiply+0xb2>
 800e350:	9a01      	ldr	r2, [sp, #4]
 800e352:	f845 c002 	str.w	ip, [r5, r2]
 800e356:	9a03      	ldr	r2, [sp, #12]
 800e358:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e35c:	3304      	adds	r3, #4
 800e35e:	f1b9 0f00 	cmp.w	r9, #0
 800e362:	d021      	beq.n	800e3a8 <__multiply+0x144>
 800e364:	6829      	ldr	r1, [r5, #0]
 800e366:	f104 0c14 	add.w	ip, r4, #20
 800e36a:	46ae      	mov	lr, r5
 800e36c:	f04f 0a00 	mov.w	sl, #0
 800e370:	f8bc b000 	ldrh.w	fp, [ip]
 800e374:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e378:	fb09 220b 	mla	r2, r9, fp, r2
 800e37c:	4452      	add	r2, sl
 800e37e:	b289      	uxth	r1, r1
 800e380:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e384:	f84e 1b04 	str.w	r1, [lr], #4
 800e388:	f85c 1b04 	ldr.w	r1, [ip], #4
 800e38c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e390:	f8be 1000 	ldrh.w	r1, [lr]
 800e394:	fb09 110a 	mla	r1, r9, sl, r1
 800e398:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800e39c:	4567      	cmp	r7, ip
 800e39e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e3a2:	d8e5      	bhi.n	800e370 <__multiply+0x10c>
 800e3a4:	9a01      	ldr	r2, [sp, #4]
 800e3a6:	50a9      	str	r1, [r5, r2]
 800e3a8:	3504      	adds	r5, #4
 800e3aa:	e799      	b.n	800e2e0 <__multiply+0x7c>
 800e3ac:	3e01      	subs	r6, #1
 800e3ae:	e79b      	b.n	800e2e8 <__multiply+0x84>
 800e3b0:	0800f850 	.word	0x0800f850
 800e3b4:	0800f861 	.word	0x0800f861

0800e3b8 <__pow5mult>:
 800e3b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e3bc:	4615      	mov	r5, r2
 800e3be:	f012 0203 	ands.w	r2, r2, #3
 800e3c2:	4606      	mov	r6, r0
 800e3c4:	460f      	mov	r7, r1
 800e3c6:	d007      	beq.n	800e3d8 <__pow5mult+0x20>
 800e3c8:	4c25      	ldr	r4, [pc, #148]	; (800e460 <__pow5mult+0xa8>)
 800e3ca:	3a01      	subs	r2, #1
 800e3cc:	2300      	movs	r3, #0
 800e3ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e3d2:	f7ff fe9d 	bl	800e110 <__multadd>
 800e3d6:	4607      	mov	r7, r0
 800e3d8:	10ad      	asrs	r5, r5, #2
 800e3da:	d03d      	beq.n	800e458 <__pow5mult+0xa0>
 800e3dc:	69f4      	ldr	r4, [r6, #28]
 800e3de:	b97c      	cbnz	r4, 800e400 <__pow5mult+0x48>
 800e3e0:	2010      	movs	r0, #16
 800e3e2:	f7ff fd7f 	bl	800dee4 <malloc>
 800e3e6:	4602      	mov	r2, r0
 800e3e8:	61f0      	str	r0, [r6, #28]
 800e3ea:	b928      	cbnz	r0, 800e3f8 <__pow5mult+0x40>
 800e3ec:	4b1d      	ldr	r3, [pc, #116]	; (800e464 <__pow5mult+0xac>)
 800e3ee:	481e      	ldr	r0, [pc, #120]	; (800e468 <__pow5mult+0xb0>)
 800e3f0:	f240 11b3 	movw	r1, #435	; 0x1b3
 800e3f4:	f000 fbe4 	bl	800ebc0 <__assert_func>
 800e3f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e3fc:	6004      	str	r4, [r0, #0]
 800e3fe:	60c4      	str	r4, [r0, #12]
 800e400:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800e404:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e408:	b94c      	cbnz	r4, 800e41e <__pow5mult+0x66>
 800e40a:	f240 2171 	movw	r1, #625	; 0x271
 800e40e:	4630      	mov	r0, r6
 800e410:	f7ff ff12 	bl	800e238 <__i2b>
 800e414:	2300      	movs	r3, #0
 800e416:	f8c8 0008 	str.w	r0, [r8, #8]
 800e41a:	4604      	mov	r4, r0
 800e41c:	6003      	str	r3, [r0, #0]
 800e41e:	f04f 0900 	mov.w	r9, #0
 800e422:	07eb      	lsls	r3, r5, #31
 800e424:	d50a      	bpl.n	800e43c <__pow5mult+0x84>
 800e426:	4639      	mov	r1, r7
 800e428:	4622      	mov	r2, r4
 800e42a:	4630      	mov	r0, r6
 800e42c:	f7ff ff1a 	bl	800e264 <__multiply>
 800e430:	4639      	mov	r1, r7
 800e432:	4680      	mov	r8, r0
 800e434:	4630      	mov	r0, r6
 800e436:	f7ff fe49 	bl	800e0cc <_Bfree>
 800e43a:	4647      	mov	r7, r8
 800e43c:	106d      	asrs	r5, r5, #1
 800e43e:	d00b      	beq.n	800e458 <__pow5mult+0xa0>
 800e440:	6820      	ldr	r0, [r4, #0]
 800e442:	b938      	cbnz	r0, 800e454 <__pow5mult+0x9c>
 800e444:	4622      	mov	r2, r4
 800e446:	4621      	mov	r1, r4
 800e448:	4630      	mov	r0, r6
 800e44a:	f7ff ff0b 	bl	800e264 <__multiply>
 800e44e:	6020      	str	r0, [r4, #0]
 800e450:	f8c0 9000 	str.w	r9, [r0]
 800e454:	4604      	mov	r4, r0
 800e456:	e7e4      	b.n	800e422 <__pow5mult+0x6a>
 800e458:	4638      	mov	r0, r7
 800e45a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e45e:	bf00      	nop
 800e460:	0800f9b0 	.word	0x0800f9b0
 800e464:	0800f7e1 	.word	0x0800f7e1
 800e468:	0800f861 	.word	0x0800f861

0800e46c <__lshift>:
 800e46c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e470:	460c      	mov	r4, r1
 800e472:	6849      	ldr	r1, [r1, #4]
 800e474:	6923      	ldr	r3, [r4, #16]
 800e476:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e47a:	68a3      	ldr	r3, [r4, #8]
 800e47c:	4607      	mov	r7, r0
 800e47e:	4691      	mov	r9, r2
 800e480:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e484:	f108 0601 	add.w	r6, r8, #1
 800e488:	42b3      	cmp	r3, r6
 800e48a:	db0b      	blt.n	800e4a4 <__lshift+0x38>
 800e48c:	4638      	mov	r0, r7
 800e48e:	f7ff fddd 	bl	800e04c <_Balloc>
 800e492:	4605      	mov	r5, r0
 800e494:	b948      	cbnz	r0, 800e4aa <__lshift+0x3e>
 800e496:	4602      	mov	r2, r0
 800e498:	4b28      	ldr	r3, [pc, #160]	; (800e53c <__lshift+0xd0>)
 800e49a:	4829      	ldr	r0, [pc, #164]	; (800e540 <__lshift+0xd4>)
 800e49c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800e4a0:	f000 fb8e 	bl	800ebc0 <__assert_func>
 800e4a4:	3101      	adds	r1, #1
 800e4a6:	005b      	lsls	r3, r3, #1
 800e4a8:	e7ee      	b.n	800e488 <__lshift+0x1c>
 800e4aa:	2300      	movs	r3, #0
 800e4ac:	f100 0114 	add.w	r1, r0, #20
 800e4b0:	f100 0210 	add.w	r2, r0, #16
 800e4b4:	4618      	mov	r0, r3
 800e4b6:	4553      	cmp	r3, sl
 800e4b8:	db33      	blt.n	800e522 <__lshift+0xb6>
 800e4ba:	6920      	ldr	r0, [r4, #16]
 800e4bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e4c0:	f104 0314 	add.w	r3, r4, #20
 800e4c4:	f019 091f 	ands.w	r9, r9, #31
 800e4c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e4cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e4d0:	d02b      	beq.n	800e52a <__lshift+0xbe>
 800e4d2:	f1c9 0e20 	rsb	lr, r9, #32
 800e4d6:	468a      	mov	sl, r1
 800e4d8:	2200      	movs	r2, #0
 800e4da:	6818      	ldr	r0, [r3, #0]
 800e4dc:	fa00 f009 	lsl.w	r0, r0, r9
 800e4e0:	4310      	orrs	r0, r2
 800e4e2:	f84a 0b04 	str.w	r0, [sl], #4
 800e4e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4ea:	459c      	cmp	ip, r3
 800e4ec:	fa22 f20e 	lsr.w	r2, r2, lr
 800e4f0:	d8f3      	bhi.n	800e4da <__lshift+0x6e>
 800e4f2:	ebac 0304 	sub.w	r3, ip, r4
 800e4f6:	3b15      	subs	r3, #21
 800e4f8:	f023 0303 	bic.w	r3, r3, #3
 800e4fc:	3304      	adds	r3, #4
 800e4fe:	f104 0015 	add.w	r0, r4, #21
 800e502:	4584      	cmp	ip, r0
 800e504:	bf38      	it	cc
 800e506:	2304      	movcc	r3, #4
 800e508:	50ca      	str	r2, [r1, r3]
 800e50a:	b10a      	cbz	r2, 800e510 <__lshift+0xa4>
 800e50c:	f108 0602 	add.w	r6, r8, #2
 800e510:	3e01      	subs	r6, #1
 800e512:	4638      	mov	r0, r7
 800e514:	612e      	str	r6, [r5, #16]
 800e516:	4621      	mov	r1, r4
 800e518:	f7ff fdd8 	bl	800e0cc <_Bfree>
 800e51c:	4628      	mov	r0, r5
 800e51e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e522:	f842 0f04 	str.w	r0, [r2, #4]!
 800e526:	3301      	adds	r3, #1
 800e528:	e7c5      	b.n	800e4b6 <__lshift+0x4a>
 800e52a:	3904      	subs	r1, #4
 800e52c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e530:	f841 2f04 	str.w	r2, [r1, #4]!
 800e534:	459c      	cmp	ip, r3
 800e536:	d8f9      	bhi.n	800e52c <__lshift+0xc0>
 800e538:	e7ea      	b.n	800e510 <__lshift+0xa4>
 800e53a:	bf00      	nop
 800e53c:	0800f850 	.word	0x0800f850
 800e540:	0800f861 	.word	0x0800f861

0800e544 <__mcmp>:
 800e544:	b530      	push	{r4, r5, lr}
 800e546:	6902      	ldr	r2, [r0, #16]
 800e548:	690c      	ldr	r4, [r1, #16]
 800e54a:	1b12      	subs	r2, r2, r4
 800e54c:	d10e      	bne.n	800e56c <__mcmp+0x28>
 800e54e:	f100 0314 	add.w	r3, r0, #20
 800e552:	3114      	adds	r1, #20
 800e554:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e558:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e55c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e560:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e564:	42a5      	cmp	r5, r4
 800e566:	d003      	beq.n	800e570 <__mcmp+0x2c>
 800e568:	d305      	bcc.n	800e576 <__mcmp+0x32>
 800e56a:	2201      	movs	r2, #1
 800e56c:	4610      	mov	r0, r2
 800e56e:	bd30      	pop	{r4, r5, pc}
 800e570:	4283      	cmp	r3, r0
 800e572:	d3f3      	bcc.n	800e55c <__mcmp+0x18>
 800e574:	e7fa      	b.n	800e56c <__mcmp+0x28>
 800e576:	f04f 32ff 	mov.w	r2, #4294967295
 800e57a:	e7f7      	b.n	800e56c <__mcmp+0x28>

0800e57c <__mdiff>:
 800e57c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e580:	460c      	mov	r4, r1
 800e582:	4606      	mov	r6, r0
 800e584:	4611      	mov	r1, r2
 800e586:	4620      	mov	r0, r4
 800e588:	4690      	mov	r8, r2
 800e58a:	f7ff ffdb 	bl	800e544 <__mcmp>
 800e58e:	1e05      	subs	r5, r0, #0
 800e590:	d110      	bne.n	800e5b4 <__mdiff+0x38>
 800e592:	4629      	mov	r1, r5
 800e594:	4630      	mov	r0, r6
 800e596:	f7ff fd59 	bl	800e04c <_Balloc>
 800e59a:	b930      	cbnz	r0, 800e5aa <__mdiff+0x2e>
 800e59c:	4b3a      	ldr	r3, [pc, #232]	; (800e688 <__mdiff+0x10c>)
 800e59e:	4602      	mov	r2, r0
 800e5a0:	f240 2137 	movw	r1, #567	; 0x237
 800e5a4:	4839      	ldr	r0, [pc, #228]	; (800e68c <__mdiff+0x110>)
 800e5a6:	f000 fb0b 	bl	800ebc0 <__assert_func>
 800e5aa:	2301      	movs	r3, #1
 800e5ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e5b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5b4:	bfa4      	itt	ge
 800e5b6:	4643      	movge	r3, r8
 800e5b8:	46a0      	movge	r8, r4
 800e5ba:	4630      	mov	r0, r6
 800e5bc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e5c0:	bfa6      	itte	ge
 800e5c2:	461c      	movge	r4, r3
 800e5c4:	2500      	movge	r5, #0
 800e5c6:	2501      	movlt	r5, #1
 800e5c8:	f7ff fd40 	bl	800e04c <_Balloc>
 800e5cc:	b920      	cbnz	r0, 800e5d8 <__mdiff+0x5c>
 800e5ce:	4b2e      	ldr	r3, [pc, #184]	; (800e688 <__mdiff+0x10c>)
 800e5d0:	4602      	mov	r2, r0
 800e5d2:	f240 2145 	movw	r1, #581	; 0x245
 800e5d6:	e7e5      	b.n	800e5a4 <__mdiff+0x28>
 800e5d8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e5dc:	6926      	ldr	r6, [r4, #16]
 800e5de:	60c5      	str	r5, [r0, #12]
 800e5e0:	f104 0914 	add.w	r9, r4, #20
 800e5e4:	f108 0514 	add.w	r5, r8, #20
 800e5e8:	f100 0e14 	add.w	lr, r0, #20
 800e5ec:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e5f0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e5f4:	f108 0210 	add.w	r2, r8, #16
 800e5f8:	46f2      	mov	sl, lr
 800e5fa:	2100      	movs	r1, #0
 800e5fc:	f859 3b04 	ldr.w	r3, [r9], #4
 800e600:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e604:	fa11 f88b 	uxtah	r8, r1, fp
 800e608:	b299      	uxth	r1, r3
 800e60a:	0c1b      	lsrs	r3, r3, #16
 800e60c:	eba8 0801 	sub.w	r8, r8, r1
 800e610:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e614:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e618:	fa1f f888 	uxth.w	r8, r8
 800e61c:	1419      	asrs	r1, r3, #16
 800e61e:	454e      	cmp	r6, r9
 800e620:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e624:	f84a 3b04 	str.w	r3, [sl], #4
 800e628:	d8e8      	bhi.n	800e5fc <__mdiff+0x80>
 800e62a:	1b33      	subs	r3, r6, r4
 800e62c:	3b15      	subs	r3, #21
 800e62e:	f023 0303 	bic.w	r3, r3, #3
 800e632:	3304      	adds	r3, #4
 800e634:	3415      	adds	r4, #21
 800e636:	42a6      	cmp	r6, r4
 800e638:	bf38      	it	cc
 800e63a:	2304      	movcc	r3, #4
 800e63c:	441d      	add	r5, r3
 800e63e:	4473      	add	r3, lr
 800e640:	469e      	mov	lr, r3
 800e642:	462e      	mov	r6, r5
 800e644:	4566      	cmp	r6, ip
 800e646:	d30e      	bcc.n	800e666 <__mdiff+0xea>
 800e648:	f10c 0203 	add.w	r2, ip, #3
 800e64c:	1b52      	subs	r2, r2, r5
 800e64e:	f022 0203 	bic.w	r2, r2, #3
 800e652:	3d03      	subs	r5, #3
 800e654:	45ac      	cmp	ip, r5
 800e656:	bf38      	it	cc
 800e658:	2200      	movcc	r2, #0
 800e65a:	4413      	add	r3, r2
 800e65c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800e660:	b17a      	cbz	r2, 800e682 <__mdiff+0x106>
 800e662:	6107      	str	r7, [r0, #16]
 800e664:	e7a4      	b.n	800e5b0 <__mdiff+0x34>
 800e666:	f856 8b04 	ldr.w	r8, [r6], #4
 800e66a:	fa11 f288 	uxtah	r2, r1, r8
 800e66e:	1414      	asrs	r4, r2, #16
 800e670:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e674:	b292      	uxth	r2, r2
 800e676:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e67a:	f84e 2b04 	str.w	r2, [lr], #4
 800e67e:	1421      	asrs	r1, r4, #16
 800e680:	e7e0      	b.n	800e644 <__mdiff+0xc8>
 800e682:	3f01      	subs	r7, #1
 800e684:	e7ea      	b.n	800e65c <__mdiff+0xe0>
 800e686:	bf00      	nop
 800e688:	0800f850 	.word	0x0800f850
 800e68c:	0800f861 	.word	0x0800f861

0800e690 <__d2b>:
 800e690:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e694:	460f      	mov	r7, r1
 800e696:	2101      	movs	r1, #1
 800e698:	ec59 8b10 	vmov	r8, r9, d0
 800e69c:	4616      	mov	r6, r2
 800e69e:	f7ff fcd5 	bl	800e04c <_Balloc>
 800e6a2:	4604      	mov	r4, r0
 800e6a4:	b930      	cbnz	r0, 800e6b4 <__d2b+0x24>
 800e6a6:	4602      	mov	r2, r0
 800e6a8:	4b24      	ldr	r3, [pc, #144]	; (800e73c <__d2b+0xac>)
 800e6aa:	4825      	ldr	r0, [pc, #148]	; (800e740 <__d2b+0xb0>)
 800e6ac:	f240 310f 	movw	r1, #783	; 0x30f
 800e6b0:	f000 fa86 	bl	800ebc0 <__assert_func>
 800e6b4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e6b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e6bc:	bb2d      	cbnz	r5, 800e70a <__d2b+0x7a>
 800e6be:	9301      	str	r3, [sp, #4]
 800e6c0:	f1b8 0300 	subs.w	r3, r8, #0
 800e6c4:	d026      	beq.n	800e714 <__d2b+0x84>
 800e6c6:	4668      	mov	r0, sp
 800e6c8:	9300      	str	r3, [sp, #0]
 800e6ca:	f7ff fd87 	bl	800e1dc <__lo0bits>
 800e6ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e6d2:	b1e8      	cbz	r0, 800e710 <__d2b+0x80>
 800e6d4:	f1c0 0320 	rsb	r3, r0, #32
 800e6d8:	fa02 f303 	lsl.w	r3, r2, r3
 800e6dc:	430b      	orrs	r3, r1
 800e6de:	40c2      	lsrs	r2, r0
 800e6e0:	6163      	str	r3, [r4, #20]
 800e6e2:	9201      	str	r2, [sp, #4]
 800e6e4:	9b01      	ldr	r3, [sp, #4]
 800e6e6:	61a3      	str	r3, [r4, #24]
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	bf14      	ite	ne
 800e6ec:	2202      	movne	r2, #2
 800e6ee:	2201      	moveq	r2, #1
 800e6f0:	6122      	str	r2, [r4, #16]
 800e6f2:	b1bd      	cbz	r5, 800e724 <__d2b+0x94>
 800e6f4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e6f8:	4405      	add	r5, r0
 800e6fa:	603d      	str	r5, [r7, #0]
 800e6fc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e700:	6030      	str	r0, [r6, #0]
 800e702:	4620      	mov	r0, r4
 800e704:	b003      	add	sp, #12
 800e706:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e70a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e70e:	e7d6      	b.n	800e6be <__d2b+0x2e>
 800e710:	6161      	str	r1, [r4, #20]
 800e712:	e7e7      	b.n	800e6e4 <__d2b+0x54>
 800e714:	a801      	add	r0, sp, #4
 800e716:	f7ff fd61 	bl	800e1dc <__lo0bits>
 800e71a:	9b01      	ldr	r3, [sp, #4]
 800e71c:	6163      	str	r3, [r4, #20]
 800e71e:	3020      	adds	r0, #32
 800e720:	2201      	movs	r2, #1
 800e722:	e7e5      	b.n	800e6f0 <__d2b+0x60>
 800e724:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e728:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e72c:	6038      	str	r0, [r7, #0]
 800e72e:	6918      	ldr	r0, [r3, #16]
 800e730:	f7ff fd34 	bl	800e19c <__hi0bits>
 800e734:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e738:	e7e2      	b.n	800e700 <__d2b+0x70>
 800e73a:	bf00      	nop
 800e73c:	0800f850 	.word	0x0800f850
 800e740:	0800f861 	.word	0x0800f861

0800e744 <__ssputs_r>:
 800e744:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e748:	688e      	ldr	r6, [r1, #8]
 800e74a:	461f      	mov	r7, r3
 800e74c:	42be      	cmp	r6, r7
 800e74e:	680b      	ldr	r3, [r1, #0]
 800e750:	4682      	mov	sl, r0
 800e752:	460c      	mov	r4, r1
 800e754:	4690      	mov	r8, r2
 800e756:	d82c      	bhi.n	800e7b2 <__ssputs_r+0x6e>
 800e758:	898a      	ldrh	r2, [r1, #12]
 800e75a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e75e:	d026      	beq.n	800e7ae <__ssputs_r+0x6a>
 800e760:	6965      	ldr	r5, [r4, #20]
 800e762:	6909      	ldr	r1, [r1, #16]
 800e764:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e768:	eba3 0901 	sub.w	r9, r3, r1
 800e76c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e770:	1c7b      	adds	r3, r7, #1
 800e772:	444b      	add	r3, r9
 800e774:	106d      	asrs	r5, r5, #1
 800e776:	429d      	cmp	r5, r3
 800e778:	bf38      	it	cc
 800e77a:	461d      	movcc	r5, r3
 800e77c:	0553      	lsls	r3, r2, #21
 800e77e:	d527      	bpl.n	800e7d0 <__ssputs_r+0x8c>
 800e780:	4629      	mov	r1, r5
 800e782:	f7ff fbd7 	bl	800df34 <_malloc_r>
 800e786:	4606      	mov	r6, r0
 800e788:	b360      	cbz	r0, 800e7e4 <__ssputs_r+0xa0>
 800e78a:	6921      	ldr	r1, [r4, #16]
 800e78c:	464a      	mov	r2, r9
 800e78e:	f000 fa09 	bl	800eba4 <memcpy>
 800e792:	89a3      	ldrh	r3, [r4, #12]
 800e794:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e798:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e79c:	81a3      	strh	r3, [r4, #12]
 800e79e:	6126      	str	r6, [r4, #16]
 800e7a0:	6165      	str	r5, [r4, #20]
 800e7a2:	444e      	add	r6, r9
 800e7a4:	eba5 0509 	sub.w	r5, r5, r9
 800e7a8:	6026      	str	r6, [r4, #0]
 800e7aa:	60a5      	str	r5, [r4, #8]
 800e7ac:	463e      	mov	r6, r7
 800e7ae:	42be      	cmp	r6, r7
 800e7b0:	d900      	bls.n	800e7b4 <__ssputs_r+0x70>
 800e7b2:	463e      	mov	r6, r7
 800e7b4:	6820      	ldr	r0, [r4, #0]
 800e7b6:	4632      	mov	r2, r6
 800e7b8:	4641      	mov	r1, r8
 800e7ba:	f000 f9c9 	bl	800eb50 <memmove>
 800e7be:	68a3      	ldr	r3, [r4, #8]
 800e7c0:	1b9b      	subs	r3, r3, r6
 800e7c2:	60a3      	str	r3, [r4, #8]
 800e7c4:	6823      	ldr	r3, [r4, #0]
 800e7c6:	4433      	add	r3, r6
 800e7c8:	6023      	str	r3, [r4, #0]
 800e7ca:	2000      	movs	r0, #0
 800e7cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7d0:	462a      	mov	r2, r5
 800e7d2:	f000 fa3b 	bl	800ec4c <_realloc_r>
 800e7d6:	4606      	mov	r6, r0
 800e7d8:	2800      	cmp	r0, #0
 800e7da:	d1e0      	bne.n	800e79e <__ssputs_r+0x5a>
 800e7dc:	6921      	ldr	r1, [r4, #16]
 800e7de:	4650      	mov	r0, sl
 800e7e0:	f7ff fb34 	bl	800de4c <_free_r>
 800e7e4:	230c      	movs	r3, #12
 800e7e6:	f8ca 3000 	str.w	r3, [sl]
 800e7ea:	89a3      	ldrh	r3, [r4, #12]
 800e7ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e7f0:	81a3      	strh	r3, [r4, #12]
 800e7f2:	f04f 30ff 	mov.w	r0, #4294967295
 800e7f6:	e7e9      	b.n	800e7cc <__ssputs_r+0x88>

0800e7f8 <_svfiprintf_r>:
 800e7f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7fc:	4698      	mov	r8, r3
 800e7fe:	898b      	ldrh	r3, [r1, #12]
 800e800:	061b      	lsls	r3, r3, #24
 800e802:	b09d      	sub	sp, #116	; 0x74
 800e804:	4607      	mov	r7, r0
 800e806:	460d      	mov	r5, r1
 800e808:	4614      	mov	r4, r2
 800e80a:	d50e      	bpl.n	800e82a <_svfiprintf_r+0x32>
 800e80c:	690b      	ldr	r3, [r1, #16]
 800e80e:	b963      	cbnz	r3, 800e82a <_svfiprintf_r+0x32>
 800e810:	2140      	movs	r1, #64	; 0x40
 800e812:	f7ff fb8f 	bl	800df34 <_malloc_r>
 800e816:	6028      	str	r0, [r5, #0]
 800e818:	6128      	str	r0, [r5, #16]
 800e81a:	b920      	cbnz	r0, 800e826 <_svfiprintf_r+0x2e>
 800e81c:	230c      	movs	r3, #12
 800e81e:	603b      	str	r3, [r7, #0]
 800e820:	f04f 30ff 	mov.w	r0, #4294967295
 800e824:	e0d0      	b.n	800e9c8 <_svfiprintf_r+0x1d0>
 800e826:	2340      	movs	r3, #64	; 0x40
 800e828:	616b      	str	r3, [r5, #20]
 800e82a:	2300      	movs	r3, #0
 800e82c:	9309      	str	r3, [sp, #36]	; 0x24
 800e82e:	2320      	movs	r3, #32
 800e830:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e834:	f8cd 800c 	str.w	r8, [sp, #12]
 800e838:	2330      	movs	r3, #48	; 0x30
 800e83a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800e9e0 <_svfiprintf_r+0x1e8>
 800e83e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e842:	f04f 0901 	mov.w	r9, #1
 800e846:	4623      	mov	r3, r4
 800e848:	469a      	mov	sl, r3
 800e84a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e84e:	b10a      	cbz	r2, 800e854 <_svfiprintf_r+0x5c>
 800e850:	2a25      	cmp	r2, #37	; 0x25
 800e852:	d1f9      	bne.n	800e848 <_svfiprintf_r+0x50>
 800e854:	ebba 0b04 	subs.w	fp, sl, r4
 800e858:	d00b      	beq.n	800e872 <_svfiprintf_r+0x7a>
 800e85a:	465b      	mov	r3, fp
 800e85c:	4622      	mov	r2, r4
 800e85e:	4629      	mov	r1, r5
 800e860:	4638      	mov	r0, r7
 800e862:	f7ff ff6f 	bl	800e744 <__ssputs_r>
 800e866:	3001      	adds	r0, #1
 800e868:	f000 80a9 	beq.w	800e9be <_svfiprintf_r+0x1c6>
 800e86c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e86e:	445a      	add	r2, fp
 800e870:	9209      	str	r2, [sp, #36]	; 0x24
 800e872:	f89a 3000 	ldrb.w	r3, [sl]
 800e876:	2b00      	cmp	r3, #0
 800e878:	f000 80a1 	beq.w	800e9be <_svfiprintf_r+0x1c6>
 800e87c:	2300      	movs	r3, #0
 800e87e:	f04f 32ff 	mov.w	r2, #4294967295
 800e882:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e886:	f10a 0a01 	add.w	sl, sl, #1
 800e88a:	9304      	str	r3, [sp, #16]
 800e88c:	9307      	str	r3, [sp, #28]
 800e88e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e892:	931a      	str	r3, [sp, #104]	; 0x68
 800e894:	4654      	mov	r4, sl
 800e896:	2205      	movs	r2, #5
 800e898:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e89c:	4850      	ldr	r0, [pc, #320]	; (800e9e0 <_svfiprintf_r+0x1e8>)
 800e89e:	f7f1 fc97 	bl	80001d0 <memchr>
 800e8a2:	9a04      	ldr	r2, [sp, #16]
 800e8a4:	b9d8      	cbnz	r0, 800e8de <_svfiprintf_r+0xe6>
 800e8a6:	06d0      	lsls	r0, r2, #27
 800e8a8:	bf44      	itt	mi
 800e8aa:	2320      	movmi	r3, #32
 800e8ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e8b0:	0711      	lsls	r1, r2, #28
 800e8b2:	bf44      	itt	mi
 800e8b4:	232b      	movmi	r3, #43	; 0x2b
 800e8b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e8ba:	f89a 3000 	ldrb.w	r3, [sl]
 800e8be:	2b2a      	cmp	r3, #42	; 0x2a
 800e8c0:	d015      	beq.n	800e8ee <_svfiprintf_r+0xf6>
 800e8c2:	9a07      	ldr	r2, [sp, #28]
 800e8c4:	4654      	mov	r4, sl
 800e8c6:	2000      	movs	r0, #0
 800e8c8:	f04f 0c0a 	mov.w	ip, #10
 800e8cc:	4621      	mov	r1, r4
 800e8ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e8d2:	3b30      	subs	r3, #48	; 0x30
 800e8d4:	2b09      	cmp	r3, #9
 800e8d6:	d94d      	bls.n	800e974 <_svfiprintf_r+0x17c>
 800e8d8:	b1b0      	cbz	r0, 800e908 <_svfiprintf_r+0x110>
 800e8da:	9207      	str	r2, [sp, #28]
 800e8dc:	e014      	b.n	800e908 <_svfiprintf_r+0x110>
 800e8de:	eba0 0308 	sub.w	r3, r0, r8
 800e8e2:	fa09 f303 	lsl.w	r3, r9, r3
 800e8e6:	4313      	orrs	r3, r2
 800e8e8:	9304      	str	r3, [sp, #16]
 800e8ea:	46a2      	mov	sl, r4
 800e8ec:	e7d2      	b.n	800e894 <_svfiprintf_r+0x9c>
 800e8ee:	9b03      	ldr	r3, [sp, #12]
 800e8f0:	1d19      	adds	r1, r3, #4
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	9103      	str	r1, [sp, #12]
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	bfbb      	ittet	lt
 800e8fa:	425b      	neglt	r3, r3
 800e8fc:	f042 0202 	orrlt.w	r2, r2, #2
 800e900:	9307      	strge	r3, [sp, #28]
 800e902:	9307      	strlt	r3, [sp, #28]
 800e904:	bfb8      	it	lt
 800e906:	9204      	strlt	r2, [sp, #16]
 800e908:	7823      	ldrb	r3, [r4, #0]
 800e90a:	2b2e      	cmp	r3, #46	; 0x2e
 800e90c:	d10c      	bne.n	800e928 <_svfiprintf_r+0x130>
 800e90e:	7863      	ldrb	r3, [r4, #1]
 800e910:	2b2a      	cmp	r3, #42	; 0x2a
 800e912:	d134      	bne.n	800e97e <_svfiprintf_r+0x186>
 800e914:	9b03      	ldr	r3, [sp, #12]
 800e916:	1d1a      	adds	r2, r3, #4
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	9203      	str	r2, [sp, #12]
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	bfb8      	it	lt
 800e920:	f04f 33ff 	movlt.w	r3, #4294967295
 800e924:	3402      	adds	r4, #2
 800e926:	9305      	str	r3, [sp, #20]
 800e928:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800e9f0 <_svfiprintf_r+0x1f8>
 800e92c:	7821      	ldrb	r1, [r4, #0]
 800e92e:	2203      	movs	r2, #3
 800e930:	4650      	mov	r0, sl
 800e932:	f7f1 fc4d 	bl	80001d0 <memchr>
 800e936:	b138      	cbz	r0, 800e948 <_svfiprintf_r+0x150>
 800e938:	9b04      	ldr	r3, [sp, #16]
 800e93a:	eba0 000a 	sub.w	r0, r0, sl
 800e93e:	2240      	movs	r2, #64	; 0x40
 800e940:	4082      	lsls	r2, r0
 800e942:	4313      	orrs	r3, r2
 800e944:	3401      	adds	r4, #1
 800e946:	9304      	str	r3, [sp, #16]
 800e948:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e94c:	4825      	ldr	r0, [pc, #148]	; (800e9e4 <_svfiprintf_r+0x1ec>)
 800e94e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e952:	2206      	movs	r2, #6
 800e954:	f7f1 fc3c 	bl	80001d0 <memchr>
 800e958:	2800      	cmp	r0, #0
 800e95a:	d038      	beq.n	800e9ce <_svfiprintf_r+0x1d6>
 800e95c:	4b22      	ldr	r3, [pc, #136]	; (800e9e8 <_svfiprintf_r+0x1f0>)
 800e95e:	bb1b      	cbnz	r3, 800e9a8 <_svfiprintf_r+0x1b0>
 800e960:	9b03      	ldr	r3, [sp, #12]
 800e962:	3307      	adds	r3, #7
 800e964:	f023 0307 	bic.w	r3, r3, #7
 800e968:	3308      	adds	r3, #8
 800e96a:	9303      	str	r3, [sp, #12]
 800e96c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e96e:	4433      	add	r3, r6
 800e970:	9309      	str	r3, [sp, #36]	; 0x24
 800e972:	e768      	b.n	800e846 <_svfiprintf_r+0x4e>
 800e974:	fb0c 3202 	mla	r2, ip, r2, r3
 800e978:	460c      	mov	r4, r1
 800e97a:	2001      	movs	r0, #1
 800e97c:	e7a6      	b.n	800e8cc <_svfiprintf_r+0xd4>
 800e97e:	2300      	movs	r3, #0
 800e980:	3401      	adds	r4, #1
 800e982:	9305      	str	r3, [sp, #20]
 800e984:	4619      	mov	r1, r3
 800e986:	f04f 0c0a 	mov.w	ip, #10
 800e98a:	4620      	mov	r0, r4
 800e98c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e990:	3a30      	subs	r2, #48	; 0x30
 800e992:	2a09      	cmp	r2, #9
 800e994:	d903      	bls.n	800e99e <_svfiprintf_r+0x1a6>
 800e996:	2b00      	cmp	r3, #0
 800e998:	d0c6      	beq.n	800e928 <_svfiprintf_r+0x130>
 800e99a:	9105      	str	r1, [sp, #20]
 800e99c:	e7c4      	b.n	800e928 <_svfiprintf_r+0x130>
 800e99e:	fb0c 2101 	mla	r1, ip, r1, r2
 800e9a2:	4604      	mov	r4, r0
 800e9a4:	2301      	movs	r3, #1
 800e9a6:	e7f0      	b.n	800e98a <_svfiprintf_r+0x192>
 800e9a8:	ab03      	add	r3, sp, #12
 800e9aa:	9300      	str	r3, [sp, #0]
 800e9ac:	462a      	mov	r2, r5
 800e9ae:	4b0f      	ldr	r3, [pc, #60]	; (800e9ec <_svfiprintf_r+0x1f4>)
 800e9b0:	a904      	add	r1, sp, #16
 800e9b2:	4638      	mov	r0, r7
 800e9b4:	f7fd fe62 	bl	800c67c <_printf_float>
 800e9b8:	1c42      	adds	r2, r0, #1
 800e9ba:	4606      	mov	r6, r0
 800e9bc:	d1d6      	bne.n	800e96c <_svfiprintf_r+0x174>
 800e9be:	89ab      	ldrh	r3, [r5, #12]
 800e9c0:	065b      	lsls	r3, r3, #25
 800e9c2:	f53f af2d 	bmi.w	800e820 <_svfiprintf_r+0x28>
 800e9c6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e9c8:	b01d      	add	sp, #116	; 0x74
 800e9ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9ce:	ab03      	add	r3, sp, #12
 800e9d0:	9300      	str	r3, [sp, #0]
 800e9d2:	462a      	mov	r2, r5
 800e9d4:	4b05      	ldr	r3, [pc, #20]	; (800e9ec <_svfiprintf_r+0x1f4>)
 800e9d6:	a904      	add	r1, sp, #16
 800e9d8:	4638      	mov	r0, r7
 800e9da:	f7fe f8f3 	bl	800cbc4 <_printf_i>
 800e9de:	e7eb      	b.n	800e9b8 <_svfiprintf_r+0x1c0>
 800e9e0:	0800f9bc 	.word	0x0800f9bc
 800e9e4:	0800f9c6 	.word	0x0800f9c6
 800e9e8:	0800c67d 	.word	0x0800c67d
 800e9ec:	0800e745 	.word	0x0800e745
 800e9f0:	0800f9c2 	.word	0x0800f9c2

0800e9f4 <__sflush_r>:
 800e9f4:	898a      	ldrh	r2, [r1, #12]
 800e9f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9fa:	4605      	mov	r5, r0
 800e9fc:	0710      	lsls	r0, r2, #28
 800e9fe:	460c      	mov	r4, r1
 800ea00:	d458      	bmi.n	800eab4 <__sflush_r+0xc0>
 800ea02:	684b      	ldr	r3, [r1, #4]
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	dc05      	bgt.n	800ea14 <__sflush_r+0x20>
 800ea08:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	dc02      	bgt.n	800ea14 <__sflush_r+0x20>
 800ea0e:	2000      	movs	r0, #0
 800ea10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ea16:	2e00      	cmp	r6, #0
 800ea18:	d0f9      	beq.n	800ea0e <__sflush_r+0x1a>
 800ea1a:	2300      	movs	r3, #0
 800ea1c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ea20:	682f      	ldr	r7, [r5, #0]
 800ea22:	6a21      	ldr	r1, [r4, #32]
 800ea24:	602b      	str	r3, [r5, #0]
 800ea26:	d032      	beq.n	800ea8e <__sflush_r+0x9a>
 800ea28:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ea2a:	89a3      	ldrh	r3, [r4, #12]
 800ea2c:	075a      	lsls	r2, r3, #29
 800ea2e:	d505      	bpl.n	800ea3c <__sflush_r+0x48>
 800ea30:	6863      	ldr	r3, [r4, #4]
 800ea32:	1ac0      	subs	r0, r0, r3
 800ea34:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ea36:	b10b      	cbz	r3, 800ea3c <__sflush_r+0x48>
 800ea38:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ea3a:	1ac0      	subs	r0, r0, r3
 800ea3c:	2300      	movs	r3, #0
 800ea3e:	4602      	mov	r2, r0
 800ea40:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ea42:	6a21      	ldr	r1, [r4, #32]
 800ea44:	4628      	mov	r0, r5
 800ea46:	47b0      	blx	r6
 800ea48:	1c43      	adds	r3, r0, #1
 800ea4a:	89a3      	ldrh	r3, [r4, #12]
 800ea4c:	d106      	bne.n	800ea5c <__sflush_r+0x68>
 800ea4e:	6829      	ldr	r1, [r5, #0]
 800ea50:	291d      	cmp	r1, #29
 800ea52:	d82b      	bhi.n	800eaac <__sflush_r+0xb8>
 800ea54:	4a29      	ldr	r2, [pc, #164]	; (800eafc <__sflush_r+0x108>)
 800ea56:	410a      	asrs	r2, r1
 800ea58:	07d6      	lsls	r6, r2, #31
 800ea5a:	d427      	bmi.n	800eaac <__sflush_r+0xb8>
 800ea5c:	2200      	movs	r2, #0
 800ea5e:	6062      	str	r2, [r4, #4]
 800ea60:	04d9      	lsls	r1, r3, #19
 800ea62:	6922      	ldr	r2, [r4, #16]
 800ea64:	6022      	str	r2, [r4, #0]
 800ea66:	d504      	bpl.n	800ea72 <__sflush_r+0x7e>
 800ea68:	1c42      	adds	r2, r0, #1
 800ea6a:	d101      	bne.n	800ea70 <__sflush_r+0x7c>
 800ea6c:	682b      	ldr	r3, [r5, #0]
 800ea6e:	b903      	cbnz	r3, 800ea72 <__sflush_r+0x7e>
 800ea70:	6560      	str	r0, [r4, #84]	; 0x54
 800ea72:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ea74:	602f      	str	r7, [r5, #0]
 800ea76:	2900      	cmp	r1, #0
 800ea78:	d0c9      	beq.n	800ea0e <__sflush_r+0x1a>
 800ea7a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ea7e:	4299      	cmp	r1, r3
 800ea80:	d002      	beq.n	800ea88 <__sflush_r+0x94>
 800ea82:	4628      	mov	r0, r5
 800ea84:	f7ff f9e2 	bl	800de4c <_free_r>
 800ea88:	2000      	movs	r0, #0
 800ea8a:	6360      	str	r0, [r4, #52]	; 0x34
 800ea8c:	e7c0      	b.n	800ea10 <__sflush_r+0x1c>
 800ea8e:	2301      	movs	r3, #1
 800ea90:	4628      	mov	r0, r5
 800ea92:	47b0      	blx	r6
 800ea94:	1c41      	adds	r1, r0, #1
 800ea96:	d1c8      	bne.n	800ea2a <__sflush_r+0x36>
 800ea98:	682b      	ldr	r3, [r5, #0]
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d0c5      	beq.n	800ea2a <__sflush_r+0x36>
 800ea9e:	2b1d      	cmp	r3, #29
 800eaa0:	d001      	beq.n	800eaa6 <__sflush_r+0xb2>
 800eaa2:	2b16      	cmp	r3, #22
 800eaa4:	d101      	bne.n	800eaaa <__sflush_r+0xb6>
 800eaa6:	602f      	str	r7, [r5, #0]
 800eaa8:	e7b1      	b.n	800ea0e <__sflush_r+0x1a>
 800eaaa:	89a3      	ldrh	r3, [r4, #12]
 800eaac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eab0:	81a3      	strh	r3, [r4, #12]
 800eab2:	e7ad      	b.n	800ea10 <__sflush_r+0x1c>
 800eab4:	690f      	ldr	r7, [r1, #16]
 800eab6:	2f00      	cmp	r7, #0
 800eab8:	d0a9      	beq.n	800ea0e <__sflush_r+0x1a>
 800eaba:	0793      	lsls	r3, r2, #30
 800eabc:	680e      	ldr	r6, [r1, #0]
 800eabe:	bf08      	it	eq
 800eac0:	694b      	ldreq	r3, [r1, #20]
 800eac2:	600f      	str	r7, [r1, #0]
 800eac4:	bf18      	it	ne
 800eac6:	2300      	movne	r3, #0
 800eac8:	eba6 0807 	sub.w	r8, r6, r7
 800eacc:	608b      	str	r3, [r1, #8]
 800eace:	f1b8 0f00 	cmp.w	r8, #0
 800ead2:	dd9c      	ble.n	800ea0e <__sflush_r+0x1a>
 800ead4:	6a21      	ldr	r1, [r4, #32]
 800ead6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ead8:	4643      	mov	r3, r8
 800eada:	463a      	mov	r2, r7
 800eadc:	4628      	mov	r0, r5
 800eade:	47b0      	blx	r6
 800eae0:	2800      	cmp	r0, #0
 800eae2:	dc06      	bgt.n	800eaf2 <__sflush_r+0xfe>
 800eae4:	89a3      	ldrh	r3, [r4, #12]
 800eae6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eaea:	81a3      	strh	r3, [r4, #12]
 800eaec:	f04f 30ff 	mov.w	r0, #4294967295
 800eaf0:	e78e      	b.n	800ea10 <__sflush_r+0x1c>
 800eaf2:	4407      	add	r7, r0
 800eaf4:	eba8 0800 	sub.w	r8, r8, r0
 800eaf8:	e7e9      	b.n	800eace <__sflush_r+0xda>
 800eafa:	bf00      	nop
 800eafc:	dfbffffe 	.word	0xdfbffffe

0800eb00 <_fflush_r>:
 800eb00:	b538      	push	{r3, r4, r5, lr}
 800eb02:	690b      	ldr	r3, [r1, #16]
 800eb04:	4605      	mov	r5, r0
 800eb06:	460c      	mov	r4, r1
 800eb08:	b913      	cbnz	r3, 800eb10 <_fflush_r+0x10>
 800eb0a:	2500      	movs	r5, #0
 800eb0c:	4628      	mov	r0, r5
 800eb0e:	bd38      	pop	{r3, r4, r5, pc}
 800eb10:	b118      	cbz	r0, 800eb1a <_fflush_r+0x1a>
 800eb12:	6a03      	ldr	r3, [r0, #32]
 800eb14:	b90b      	cbnz	r3, 800eb1a <_fflush_r+0x1a>
 800eb16:	f7fe fa03 	bl	800cf20 <__sinit>
 800eb1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d0f3      	beq.n	800eb0a <_fflush_r+0xa>
 800eb22:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800eb24:	07d0      	lsls	r0, r2, #31
 800eb26:	d404      	bmi.n	800eb32 <_fflush_r+0x32>
 800eb28:	0599      	lsls	r1, r3, #22
 800eb2a:	d402      	bmi.n	800eb32 <_fflush_r+0x32>
 800eb2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800eb2e:	f7fe fb0e 	bl	800d14e <__retarget_lock_acquire_recursive>
 800eb32:	4628      	mov	r0, r5
 800eb34:	4621      	mov	r1, r4
 800eb36:	f7ff ff5d 	bl	800e9f4 <__sflush_r>
 800eb3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800eb3c:	07da      	lsls	r2, r3, #31
 800eb3e:	4605      	mov	r5, r0
 800eb40:	d4e4      	bmi.n	800eb0c <_fflush_r+0xc>
 800eb42:	89a3      	ldrh	r3, [r4, #12]
 800eb44:	059b      	lsls	r3, r3, #22
 800eb46:	d4e1      	bmi.n	800eb0c <_fflush_r+0xc>
 800eb48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800eb4a:	f7fe fb01 	bl	800d150 <__retarget_lock_release_recursive>
 800eb4e:	e7dd      	b.n	800eb0c <_fflush_r+0xc>

0800eb50 <memmove>:
 800eb50:	4288      	cmp	r0, r1
 800eb52:	b510      	push	{r4, lr}
 800eb54:	eb01 0402 	add.w	r4, r1, r2
 800eb58:	d902      	bls.n	800eb60 <memmove+0x10>
 800eb5a:	4284      	cmp	r4, r0
 800eb5c:	4623      	mov	r3, r4
 800eb5e:	d807      	bhi.n	800eb70 <memmove+0x20>
 800eb60:	1e43      	subs	r3, r0, #1
 800eb62:	42a1      	cmp	r1, r4
 800eb64:	d008      	beq.n	800eb78 <memmove+0x28>
 800eb66:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eb6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eb6e:	e7f8      	b.n	800eb62 <memmove+0x12>
 800eb70:	4402      	add	r2, r0
 800eb72:	4601      	mov	r1, r0
 800eb74:	428a      	cmp	r2, r1
 800eb76:	d100      	bne.n	800eb7a <memmove+0x2a>
 800eb78:	bd10      	pop	{r4, pc}
 800eb7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eb7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800eb82:	e7f7      	b.n	800eb74 <memmove+0x24>

0800eb84 <_sbrk_r>:
 800eb84:	b538      	push	{r3, r4, r5, lr}
 800eb86:	4d06      	ldr	r5, [pc, #24]	; (800eba0 <_sbrk_r+0x1c>)
 800eb88:	2300      	movs	r3, #0
 800eb8a:	4604      	mov	r4, r0
 800eb8c:	4608      	mov	r0, r1
 800eb8e:	602b      	str	r3, [r5, #0]
 800eb90:	f7f4 fa26 	bl	8002fe0 <_sbrk>
 800eb94:	1c43      	adds	r3, r0, #1
 800eb96:	d102      	bne.n	800eb9e <_sbrk_r+0x1a>
 800eb98:	682b      	ldr	r3, [r5, #0]
 800eb9a:	b103      	cbz	r3, 800eb9e <_sbrk_r+0x1a>
 800eb9c:	6023      	str	r3, [r4, #0]
 800eb9e:	bd38      	pop	{r3, r4, r5, pc}
 800eba0:	20000f28 	.word	0x20000f28

0800eba4 <memcpy>:
 800eba4:	440a      	add	r2, r1
 800eba6:	4291      	cmp	r1, r2
 800eba8:	f100 33ff 	add.w	r3, r0, #4294967295
 800ebac:	d100      	bne.n	800ebb0 <memcpy+0xc>
 800ebae:	4770      	bx	lr
 800ebb0:	b510      	push	{r4, lr}
 800ebb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ebb6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ebba:	4291      	cmp	r1, r2
 800ebbc:	d1f9      	bne.n	800ebb2 <memcpy+0xe>
 800ebbe:	bd10      	pop	{r4, pc}

0800ebc0 <__assert_func>:
 800ebc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ebc2:	4614      	mov	r4, r2
 800ebc4:	461a      	mov	r2, r3
 800ebc6:	4b09      	ldr	r3, [pc, #36]	; (800ebec <__assert_func+0x2c>)
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	4605      	mov	r5, r0
 800ebcc:	68d8      	ldr	r0, [r3, #12]
 800ebce:	b14c      	cbz	r4, 800ebe4 <__assert_func+0x24>
 800ebd0:	4b07      	ldr	r3, [pc, #28]	; (800ebf0 <__assert_func+0x30>)
 800ebd2:	9100      	str	r1, [sp, #0]
 800ebd4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ebd8:	4906      	ldr	r1, [pc, #24]	; (800ebf4 <__assert_func+0x34>)
 800ebda:	462b      	mov	r3, r5
 800ebdc:	f000 f872 	bl	800ecc4 <fiprintf>
 800ebe0:	f000 f882 	bl	800ece8 <abort>
 800ebe4:	4b04      	ldr	r3, [pc, #16]	; (800ebf8 <__assert_func+0x38>)
 800ebe6:	461c      	mov	r4, r3
 800ebe8:	e7f3      	b.n	800ebd2 <__assert_func+0x12>
 800ebea:	bf00      	nop
 800ebec:	200000c8 	.word	0x200000c8
 800ebf0:	0800f9d7 	.word	0x0800f9d7
 800ebf4:	0800f9e4 	.word	0x0800f9e4
 800ebf8:	0800fa12 	.word	0x0800fa12

0800ebfc <_calloc_r>:
 800ebfc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ebfe:	fba1 2402 	umull	r2, r4, r1, r2
 800ec02:	b94c      	cbnz	r4, 800ec18 <_calloc_r+0x1c>
 800ec04:	4611      	mov	r1, r2
 800ec06:	9201      	str	r2, [sp, #4]
 800ec08:	f7ff f994 	bl	800df34 <_malloc_r>
 800ec0c:	9a01      	ldr	r2, [sp, #4]
 800ec0e:	4605      	mov	r5, r0
 800ec10:	b930      	cbnz	r0, 800ec20 <_calloc_r+0x24>
 800ec12:	4628      	mov	r0, r5
 800ec14:	b003      	add	sp, #12
 800ec16:	bd30      	pop	{r4, r5, pc}
 800ec18:	220c      	movs	r2, #12
 800ec1a:	6002      	str	r2, [r0, #0]
 800ec1c:	2500      	movs	r5, #0
 800ec1e:	e7f8      	b.n	800ec12 <_calloc_r+0x16>
 800ec20:	4621      	mov	r1, r4
 800ec22:	f7fe fa16 	bl	800d052 <memset>
 800ec26:	e7f4      	b.n	800ec12 <_calloc_r+0x16>

0800ec28 <__ascii_mbtowc>:
 800ec28:	b082      	sub	sp, #8
 800ec2a:	b901      	cbnz	r1, 800ec2e <__ascii_mbtowc+0x6>
 800ec2c:	a901      	add	r1, sp, #4
 800ec2e:	b142      	cbz	r2, 800ec42 <__ascii_mbtowc+0x1a>
 800ec30:	b14b      	cbz	r3, 800ec46 <__ascii_mbtowc+0x1e>
 800ec32:	7813      	ldrb	r3, [r2, #0]
 800ec34:	600b      	str	r3, [r1, #0]
 800ec36:	7812      	ldrb	r2, [r2, #0]
 800ec38:	1e10      	subs	r0, r2, #0
 800ec3a:	bf18      	it	ne
 800ec3c:	2001      	movne	r0, #1
 800ec3e:	b002      	add	sp, #8
 800ec40:	4770      	bx	lr
 800ec42:	4610      	mov	r0, r2
 800ec44:	e7fb      	b.n	800ec3e <__ascii_mbtowc+0x16>
 800ec46:	f06f 0001 	mvn.w	r0, #1
 800ec4a:	e7f8      	b.n	800ec3e <__ascii_mbtowc+0x16>

0800ec4c <_realloc_r>:
 800ec4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec50:	4680      	mov	r8, r0
 800ec52:	4614      	mov	r4, r2
 800ec54:	460e      	mov	r6, r1
 800ec56:	b921      	cbnz	r1, 800ec62 <_realloc_r+0x16>
 800ec58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ec5c:	4611      	mov	r1, r2
 800ec5e:	f7ff b969 	b.w	800df34 <_malloc_r>
 800ec62:	b92a      	cbnz	r2, 800ec70 <_realloc_r+0x24>
 800ec64:	f7ff f8f2 	bl	800de4c <_free_r>
 800ec68:	4625      	mov	r5, r4
 800ec6a:	4628      	mov	r0, r5
 800ec6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec70:	f000 f841 	bl	800ecf6 <_malloc_usable_size_r>
 800ec74:	4284      	cmp	r4, r0
 800ec76:	4607      	mov	r7, r0
 800ec78:	d802      	bhi.n	800ec80 <_realloc_r+0x34>
 800ec7a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ec7e:	d812      	bhi.n	800eca6 <_realloc_r+0x5a>
 800ec80:	4621      	mov	r1, r4
 800ec82:	4640      	mov	r0, r8
 800ec84:	f7ff f956 	bl	800df34 <_malloc_r>
 800ec88:	4605      	mov	r5, r0
 800ec8a:	2800      	cmp	r0, #0
 800ec8c:	d0ed      	beq.n	800ec6a <_realloc_r+0x1e>
 800ec8e:	42bc      	cmp	r4, r7
 800ec90:	4622      	mov	r2, r4
 800ec92:	4631      	mov	r1, r6
 800ec94:	bf28      	it	cs
 800ec96:	463a      	movcs	r2, r7
 800ec98:	f7ff ff84 	bl	800eba4 <memcpy>
 800ec9c:	4631      	mov	r1, r6
 800ec9e:	4640      	mov	r0, r8
 800eca0:	f7ff f8d4 	bl	800de4c <_free_r>
 800eca4:	e7e1      	b.n	800ec6a <_realloc_r+0x1e>
 800eca6:	4635      	mov	r5, r6
 800eca8:	e7df      	b.n	800ec6a <_realloc_r+0x1e>

0800ecaa <__ascii_wctomb>:
 800ecaa:	b149      	cbz	r1, 800ecc0 <__ascii_wctomb+0x16>
 800ecac:	2aff      	cmp	r2, #255	; 0xff
 800ecae:	bf85      	ittet	hi
 800ecb0:	238a      	movhi	r3, #138	; 0x8a
 800ecb2:	6003      	strhi	r3, [r0, #0]
 800ecb4:	700a      	strbls	r2, [r1, #0]
 800ecb6:	f04f 30ff 	movhi.w	r0, #4294967295
 800ecba:	bf98      	it	ls
 800ecbc:	2001      	movls	r0, #1
 800ecbe:	4770      	bx	lr
 800ecc0:	4608      	mov	r0, r1
 800ecc2:	4770      	bx	lr

0800ecc4 <fiprintf>:
 800ecc4:	b40e      	push	{r1, r2, r3}
 800ecc6:	b503      	push	{r0, r1, lr}
 800ecc8:	4601      	mov	r1, r0
 800ecca:	ab03      	add	r3, sp, #12
 800eccc:	4805      	ldr	r0, [pc, #20]	; (800ece4 <fiprintf+0x20>)
 800ecce:	f853 2b04 	ldr.w	r2, [r3], #4
 800ecd2:	6800      	ldr	r0, [r0, #0]
 800ecd4:	9301      	str	r3, [sp, #4]
 800ecd6:	f000 f83f 	bl	800ed58 <_vfiprintf_r>
 800ecda:	b002      	add	sp, #8
 800ecdc:	f85d eb04 	ldr.w	lr, [sp], #4
 800ece0:	b003      	add	sp, #12
 800ece2:	4770      	bx	lr
 800ece4:	200000c8 	.word	0x200000c8

0800ece8 <abort>:
 800ece8:	b508      	push	{r3, lr}
 800ecea:	2006      	movs	r0, #6
 800ecec:	f000 fa0c 	bl	800f108 <raise>
 800ecf0:	2001      	movs	r0, #1
 800ecf2:	f7f4 f919 	bl	8002f28 <_exit>

0800ecf6 <_malloc_usable_size_r>:
 800ecf6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ecfa:	1f18      	subs	r0, r3, #4
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	bfbc      	itt	lt
 800ed00:	580b      	ldrlt	r3, [r1, r0]
 800ed02:	18c0      	addlt	r0, r0, r3
 800ed04:	4770      	bx	lr

0800ed06 <__sfputc_r>:
 800ed06:	6893      	ldr	r3, [r2, #8]
 800ed08:	3b01      	subs	r3, #1
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	b410      	push	{r4}
 800ed0e:	6093      	str	r3, [r2, #8]
 800ed10:	da08      	bge.n	800ed24 <__sfputc_r+0x1e>
 800ed12:	6994      	ldr	r4, [r2, #24]
 800ed14:	42a3      	cmp	r3, r4
 800ed16:	db01      	blt.n	800ed1c <__sfputc_r+0x16>
 800ed18:	290a      	cmp	r1, #10
 800ed1a:	d103      	bne.n	800ed24 <__sfputc_r+0x1e>
 800ed1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ed20:	f000 b934 	b.w	800ef8c <__swbuf_r>
 800ed24:	6813      	ldr	r3, [r2, #0]
 800ed26:	1c58      	adds	r0, r3, #1
 800ed28:	6010      	str	r0, [r2, #0]
 800ed2a:	7019      	strb	r1, [r3, #0]
 800ed2c:	4608      	mov	r0, r1
 800ed2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ed32:	4770      	bx	lr

0800ed34 <__sfputs_r>:
 800ed34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed36:	4606      	mov	r6, r0
 800ed38:	460f      	mov	r7, r1
 800ed3a:	4614      	mov	r4, r2
 800ed3c:	18d5      	adds	r5, r2, r3
 800ed3e:	42ac      	cmp	r4, r5
 800ed40:	d101      	bne.n	800ed46 <__sfputs_r+0x12>
 800ed42:	2000      	movs	r0, #0
 800ed44:	e007      	b.n	800ed56 <__sfputs_r+0x22>
 800ed46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed4a:	463a      	mov	r2, r7
 800ed4c:	4630      	mov	r0, r6
 800ed4e:	f7ff ffda 	bl	800ed06 <__sfputc_r>
 800ed52:	1c43      	adds	r3, r0, #1
 800ed54:	d1f3      	bne.n	800ed3e <__sfputs_r+0xa>
 800ed56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ed58 <_vfiprintf_r>:
 800ed58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed5c:	460d      	mov	r5, r1
 800ed5e:	b09d      	sub	sp, #116	; 0x74
 800ed60:	4614      	mov	r4, r2
 800ed62:	4698      	mov	r8, r3
 800ed64:	4606      	mov	r6, r0
 800ed66:	b118      	cbz	r0, 800ed70 <_vfiprintf_r+0x18>
 800ed68:	6a03      	ldr	r3, [r0, #32]
 800ed6a:	b90b      	cbnz	r3, 800ed70 <_vfiprintf_r+0x18>
 800ed6c:	f7fe f8d8 	bl	800cf20 <__sinit>
 800ed70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ed72:	07d9      	lsls	r1, r3, #31
 800ed74:	d405      	bmi.n	800ed82 <_vfiprintf_r+0x2a>
 800ed76:	89ab      	ldrh	r3, [r5, #12]
 800ed78:	059a      	lsls	r2, r3, #22
 800ed7a:	d402      	bmi.n	800ed82 <_vfiprintf_r+0x2a>
 800ed7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ed7e:	f7fe f9e6 	bl	800d14e <__retarget_lock_acquire_recursive>
 800ed82:	89ab      	ldrh	r3, [r5, #12]
 800ed84:	071b      	lsls	r3, r3, #28
 800ed86:	d501      	bpl.n	800ed8c <_vfiprintf_r+0x34>
 800ed88:	692b      	ldr	r3, [r5, #16]
 800ed8a:	b99b      	cbnz	r3, 800edb4 <_vfiprintf_r+0x5c>
 800ed8c:	4629      	mov	r1, r5
 800ed8e:	4630      	mov	r0, r6
 800ed90:	f000 f93a 	bl	800f008 <__swsetup_r>
 800ed94:	b170      	cbz	r0, 800edb4 <_vfiprintf_r+0x5c>
 800ed96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ed98:	07dc      	lsls	r4, r3, #31
 800ed9a:	d504      	bpl.n	800eda6 <_vfiprintf_r+0x4e>
 800ed9c:	f04f 30ff 	mov.w	r0, #4294967295
 800eda0:	b01d      	add	sp, #116	; 0x74
 800eda2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eda6:	89ab      	ldrh	r3, [r5, #12]
 800eda8:	0598      	lsls	r0, r3, #22
 800edaa:	d4f7      	bmi.n	800ed9c <_vfiprintf_r+0x44>
 800edac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800edae:	f7fe f9cf 	bl	800d150 <__retarget_lock_release_recursive>
 800edb2:	e7f3      	b.n	800ed9c <_vfiprintf_r+0x44>
 800edb4:	2300      	movs	r3, #0
 800edb6:	9309      	str	r3, [sp, #36]	; 0x24
 800edb8:	2320      	movs	r3, #32
 800edba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800edbe:	f8cd 800c 	str.w	r8, [sp, #12]
 800edc2:	2330      	movs	r3, #48	; 0x30
 800edc4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800ef78 <_vfiprintf_r+0x220>
 800edc8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800edcc:	f04f 0901 	mov.w	r9, #1
 800edd0:	4623      	mov	r3, r4
 800edd2:	469a      	mov	sl, r3
 800edd4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800edd8:	b10a      	cbz	r2, 800edde <_vfiprintf_r+0x86>
 800edda:	2a25      	cmp	r2, #37	; 0x25
 800eddc:	d1f9      	bne.n	800edd2 <_vfiprintf_r+0x7a>
 800edde:	ebba 0b04 	subs.w	fp, sl, r4
 800ede2:	d00b      	beq.n	800edfc <_vfiprintf_r+0xa4>
 800ede4:	465b      	mov	r3, fp
 800ede6:	4622      	mov	r2, r4
 800ede8:	4629      	mov	r1, r5
 800edea:	4630      	mov	r0, r6
 800edec:	f7ff ffa2 	bl	800ed34 <__sfputs_r>
 800edf0:	3001      	adds	r0, #1
 800edf2:	f000 80a9 	beq.w	800ef48 <_vfiprintf_r+0x1f0>
 800edf6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800edf8:	445a      	add	r2, fp
 800edfa:	9209      	str	r2, [sp, #36]	; 0x24
 800edfc:	f89a 3000 	ldrb.w	r3, [sl]
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	f000 80a1 	beq.w	800ef48 <_vfiprintf_r+0x1f0>
 800ee06:	2300      	movs	r3, #0
 800ee08:	f04f 32ff 	mov.w	r2, #4294967295
 800ee0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ee10:	f10a 0a01 	add.w	sl, sl, #1
 800ee14:	9304      	str	r3, [sp, #16]
 800ee16:	9307      	str	r3, [sp, #28]
 800ee18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ee1c:	931a      	str	r3, [sp, #104]	; 0x68
 800ee1e:	4654      	mov	r4, sl
 800ee20:	2205      	movs	r2, #5
 800ee22:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee26:	4854      	ldr	r0, [pc, #336]	; (800ef78 <_vfiprintf_r+0x220>)
 800ee28:	f7f1 f9d2 	bl	80001d0 <memchr>
 800ee2c:	9a04      	ldr	r2, [sp, #16]
 800ee2e:	b9d8      	cbnz	r0, 800ee68 <_vfiprintf_r+0x110>
 800ee30:	06d1      	lsls	r1, r2, #27
 800ee32:	bf44      	itt	mi
 800ee34:	2320      	movmi	r3, #32
 800ee36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ee3a:	0713      	lsls	r3, r2, #28
 800ee3c:	bf44      	itt	mi
 800ee3e:	232b      	movmi	r3, #43	; 0x2b
 800ee40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ee44:	f89a 3000 	ldrb.w	r3, [sl]
 800ee48:	2b2a      	cmp	r3, #42	; 0x2a
 800ee4a:	d015      	beq.n	800ee78 <_vfiprintf_r+0x120>
 800ee4c:	9a07      	ldr	r2, [sp, #28]
 800ee4e:	4654      	mov	r4, sl
 800ee50:	2000      	movs	r0, #0
 800ee52:	f04f 0c0a 	mov.w	ip, #10
 800ee56:	4621      	mov	r1, r4
 800ee58:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ee5c:	3b30      	subs	r3, #48	; 0x30
 800ee5e:	2b09      	cmp	r3, #9
 800ee60:	d94d      	bls.n	800eefe <_vfiprintf_r+0x1a6>
 800ee62:	b1b0      	cbz	r0, 800ee92 <_vfiprintf_r+0x13a>
 800ee64:	9207      	str	r2, [sp, #28]
 800ee66:	e014      	b.n	800ee92 <_vfiprintf_r+0x13a>
 800ee68:	eba0 0308 	sub.w	r3, r0, r8
 800ee6c:	fa09 f303 	lsl.w	r3, r9, r3
 800ee70:	4313      	orrs	r3, r2
 800ee72:	9304      	str	r3, [sp, #16]
 800ee74:	46a2      	mov	sl, r4
 800ee76:	e7d2      	b.n	800ee1e <_vfiprintf_r+0xc6>
 800ee78:	9b03      	ldr	r3, [sp, #12]
 800ee7a:	1d19      	adds	r1, r3, #4
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	9103      	str	r1, [sp, #12]
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	bfbb      	ittet	lt
 800ee84:	425b      	neglt	r3, r3
 800ee86:	f042 0202 	orrlt.w	r2, r2, #2
 800ee8a:	9307      	strge	r3, [sp, #28]
 800ee8c:	9307      	strlt	r3, [sp, #28]
 800ee8e:	bfb8      	it	lt
 800ee90:	9204      	strlt	r2, [sp, #16]
 800ee92:	7823      	ldrb	r3, [r4, #0]
 800ee94:	2b2e      	cmp	r3, #46	; 0x2e
 800ee96:	d10c      	bne.n	800eeb2 <_vfiprintf_r+0x15a>
 800ee98:	7863      	ldrb	r3, [r4, #1]
 800ee9a:	2b2a      	cmp	r3, #42	; 0x2a
 800ee9c:	d134      	bne.n	800ef08 <_vfiprintf_r+0x1b0>
 800ee9e:	9b03      	ldr	r3, [sp, #12]
 800eea0:	1d1a      	adds	r2, r3, #4
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	9203      	str	r2, [sp, #12]
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	bfb8      	it	lt
 800eeaa:	f04f 33ff 	movlt.w	r3, #4294967295
 800eeae:	3402      	adds	r4, #2
 800eeb0:	9305      	str	r3, [sp, #20]
 800eeb2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800ef88 <_vfiprintf_r+0x230>
 800eeb6:	7821      	ldrb	r1, [r4, #0]
 800eeb8:	2203      	movs	r2, #3
 800eeba:	4650      	mov	r0, sl
 800eebc:	f7f1 f988 	bl	80001d0 <memchr>
 800eec0:	b138      	cbz	r0, 800eed2 <_vfiprintf_r+0x17a>
 800eec2:	9b04      	ldr	r3, [sp, #16]
 800eec4:	eba0 000a 	sub.w	r0, r0, sl
 800eec8:	2240      	movs	r2, #64	; 0x40
 800eeca:	4082      	lsls	r2, r0
 800eecc:	4313      	orrs	r3, r2
 800eece:	3401      	adds	r4, #1
 800eed0:	9304      	str	r3, [sp, #16]
 800eed2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eed6:	4829      	ldr	r0, [pc, #164]	; (800ef7c <_vfiprintf_r+0x224>)
 800eed8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800eedc:	2206      	movs	r2, #6
 800eede:	f7f1 f977 	bl	80001d0 <memchr>
 800eee2:	2800      	cmp	r0, #0
 800eee4:	d03f      	beq.n	800ef66 <_vfiprintf_r+0x20e>
 800eee6:	4b26      	ldr	r3, [pc, #152]	; (800ef80 <_vfiprintf_r+0x228>)
 800eee8:	bb1b      	cbnz	r3, 800ef32 <_vfiprintf_r+0x1da>
 800eeea:	9b03      	ldr	r3, [sp, #12]
 800eeec:	3307      	adds	r3, #7
 800eeee:	f023 0307 	bic.w	r3, r3, #7
 800eef2:	3308      	adds	r3, #8
 800eef4:	9303      	str	r3, [sp, #12]
 800eef6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eef8:	443b      	add	r3, r7
 800eefa:	9309      	str	r3, [sp, #36]	; 0x24
 800eefc:	e768      	b.n	800edd0 <_vfiprintf_r+0x78>
 800eefe:	fb0c 3202 	mla	r2, ip, r2, r3
 800ef02:	460c      	mov	r4, r1
 800ef04:	2001      	movs	r0, #1
 800ef06:	e7a6      	b.n	800ee56 <_vfiprintf_r+0xfe>
 800ef08:	2300      	movs	r3, #0
 800ef0a:	3401      	adds	r4, #1
 800ef0c:	9305      	str	r3, [sp, #20]
 800ef0e:	4619      	mov	r1, r3
 800ef10:	f04f 0c0a 	mov.w	ip, #10
 800ef14:	4620      	mov	r0, r4
 800ef16:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ef1a:	3a30      	subs	r2, #48	; 0x30
 800ef1c:	2a09      	cmp	r2, #9
 800ef1e:	d903      	bls.n	800ef28 <_vfiprintf_r+0x1d0>
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d0c6      	beq.n	800eeb2 <_vfiprintf_r+0x15a>
 800ef24:	9105      	str	r1, [sp, #20]
 800ef26:	e7c4      	b.n	800eeb2 <_vfiprintf_r+0x15a>
 800ef28:	fb0c 2101 	mla	r1, ip, r1, r2
 800ef2c:	4604      	mov	r4, r0
 800ef2e:	2301      	movs	r3, #1
 800ef30:	e7f0      	b.n	800ef14 <_vfiprintf_r+0x1bc>
 800ef32:	ab03      	add	r3, sp, #12
 800ef34:	9300      	str	r3, [sp, #0]
 800ef36:	462a      	mov	r2, r5
 800ef38:	4b12      	ldr	r3, [pc, #72]	; (800ef84 <_vfiprintf_r+0x22c>)
 800ef3a:	a904      	add	r1, sp, #16
 800ef3c:	4630      	mov	r0, r6
 800ef3e:	f7fd fb9d 	bl	800c67c <_printf_float>
 800ef42:	4607      	mov	r7, r0
 800ef44:	1c78      	adds	r0, r7, #1
 800ef46:	d1d6      	bne.n	800eef6 <_vfiprintf_r+0x19e>
 800ef48:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ef4a:	07d9      	lsls	r1, r3, #31
 800ef4c:	d405      	bmi.n	800ef5a <_vfiprintf_r+0x202>
 800ef4e:	89ab      	ldrh	r3, [r5, #12]
 800ef50:	059a      	lsls	r2, r3, #22
 800ef52:	d402      	bmi.n	800ef5a <_vfiprintf_r+0x202>
 800ef54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ef56:	f7fe f8fb 	bl	800d150 <__retarget_lock_release_recursive>
 800ef5a:	89ab      	ldrh	r3, [r5, #12]
 800ef5c:	065b      	lsls	r3, r3, #25
 800ef5e:	f53f af1d 	bmi.w	800ed9c <_vfiprintf_r+0x44>
 800ef62:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ef64:	e71c      	b.n	800eda0 <_vfiprintf_r+0x48>
 800ef66:	ab03      	add	r3, sp, #12
 800ef68:	9300      	str	r3, [sp, #0]
 800ef6a:	462a      	mov	r2, r5
 800ef6c:	4b05      	ldr	r3, [pc, #20]	; (800ef84 <_vfiprintf_r+0x22c>)
 800ef6e:	a904      	add	r1, sp, #16
 800ef70:	4630      	mov	r0, r6
 800ef72:	f7fd fe27 	bl	800cbc4 <_printf_i>
 800ef76:	e7e4      	b.n	800ef42 <_vfiprintf_r+0x1ea>
 800ef78:	0800f9bc 	.word	0x0800f9bc
 800ef7c:	0800f9c6 	.word	0x0800f9c6
 800ef80:	0800c67d 	.word	0x0800c67d
 800ef84:	0800ed35 	.word	0x0800ed35
 800ef88:	0800f9c2 	.word	0x0800f9c2

0800ef8c <__swbuf_r>:
 800ef8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef8e:	460e      	mov	r6, r1
 800ef90:	4614      	mov	r4, r2
 800ef92:	4605      	mov	r5, r0
 800ef94:	b118      	cbz	r0, 800ef9e <__swbuf_r+0x12>
 800ef96:	6a03      	ldr	r3, [r0, #32]
 800ef98:	b90b      	cbnz	r3, 800ef9e <__swbuf_r+0x12>
 800ef9a:	f7fd ffc1 	bl	800cf20 <__sinit>
 800ef9e:	69a3      	ldr	r3, [r4, #24]
 800efa0:	60a3      	str	r3, [r4, #8]
 800efa2:	89a3      	ldrh	r3, [r4, #12]
 800efa4:	071a      	lsls	r2, r3, #28
 800efa6:	d525      	bpl.n	800eff4 <__swbuf_r+0x68>
 800efa8:	6923      	ldr	r3, [r4, #16]
 800efaa:	b31b      	cbz	r3, 800eff4 <__swbuf_r+0x68>
 800efac:	6823      	ldr	r3, [r4, #0]
 800efae:	6922      	ldr	r2, [r4, #16]
 800efb0:	1a98      	subs	r0, r3, r2
 800efb2:	6963      	ldr	r3, [r4, #20]
 800efb4:	b2f6      	uxtb	r6, r6
 800efb6:	4283      	cmp	r3, r0
 800efb8:	4637      	mov	r7, r6
 800efba:	dc04      	bgt.n	800efc6 <__swbuf_r+0x3a>
 800efbc:	4621      	mov	r1, r4
 800efbe:	4628      	mov	r0, r5
 800efc0:	f7ff fd9e 	bl	800eb00 <_fflush_r>
 800efc4:	b9e0      	cbnz	r0, 800f000 <__swbuf_r+0x74>
 800efc6:	68a3      	ldr	r3, [r4, #8]
 800efc8:	3b01      	subs	r3, #1
 800efca:	60a3      	str	r3, [r4, #8]
 800efcc:	6823      	ldr	r3, [r4, #0]
 800efce:	1c5a      	adds	r2, r3, #1
 800efd0:	6022      	str	r2, [r4, #0]
 800efd2:	701e      	strb	r6, [r3, #0]
 800efd4:	6962      	ldr	r2, [r4, #20]
 800efd6:	1c43      	adds	r3, r0, #1
 800efd8:	429a      	cmp	r2, r3
 800efda:	d004      	beq.n	800efe6 <__swbuf_r+0x5a>
 800efdc:	89a3      	ldrh	r3, [r4, #12]
 800efde:	07db      	lsls	r3, r3, #31
 800efe0:	d506      	bpl.n	800eff0 <__swbuf_r+0x64>
 800efe2:	2e0a      	cmp	r6, #10
 800efe4:	d104      	bne.n	800eff0 <__swbuf_r+0x64>
 800efe6:	4621      	mov	r1, r4
 800efe8:	4628      	mov	r0, r5
 800efea:	f7ff fd89 	bl	800eb00 <_fflush_r>
 800efee:	b938      	cbnz	r0, 800f000 <__swbuf_r+0x74>
 800eff0:	4638      	mov	r0, r7
 800eff2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eff4:	4621      	mov	r1, r4
 800eff6:	4628      	mov	r0, r5
 800eff8:	f000 f806 	bl	800f008 <__swsetup_r>
 800effc:	2800      	cmp	r0, #0
 800effe:	d0d5      	beq.n	800efac <__swbuf_r+0x20>
 800f000:	f04f 37ff 	mov.w	r7, #4294967295
 800f004:	e7f4      	b.n	800eff0 <__swbuf_r+0x64>
	...

0800f008 <__swsetup_r>:
 800f008:	b538      	push	{r3, r4, r5, lr}
 800f00a:	4b2a      	ldr	r3, [pc, #168]	; (800f0b4 <__swsetup_r+0xac>)
 800f00c:	4605      	mov	r5, r0
 800f00e:	6818      	ldr	r0, [r3, #0]
 800f010:	460c      	mov	r4, r1
 800f012:	b118      	cbz	r0, 800f01c <__swsetup_r+0x14>
 800f014:	6a03      	ldr	r3, [r0, #32]
 800f016:	b90b      	cbnz	r3, 800f01c <__swsetup_r+0x14>
 800f018:	f7fd ff82 	bl	800cf20 <__sinit>
 800f01c:	89a3      	ldrh	r3, [r4, #12]
 800f01e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f022:	0718      	lsls	r0, r3, #28
 800f024:	d422      	bmi.n	800f06c <__swsetup_r+0x64>
 800f026:	06d9      	lsls	r1, r3, #27
 800f028:	d407      	bmi.n	800f03a <__swsetup_r+0x32>
 800f02a:	2309      	movs	r3, #9
 800f02c:	602b      	str	r3, [r5, #0]
 800f02e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f032:	81a3      	strh	r3, [r4, #12]
 800f034:	f04f 30ff 	mov.w	r0, #4294967295
 800f038:	e034      	b.n	800f0a4 <__swsetup_r+0x9c>
 800f03a:	0758      	lsls	r0, r3, #29
 800f03c:	d512      	bpl.n	800f064 <__swsetup_r+0x5c>
 800f03e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f040:	b141      	cbz	r1, 800f054 <__swsetup_r+0x4c>
 800f042:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f046:	4299      	cmp	r1, r3
 800f048:	d002      	beq.n	800f050 <__swsetup_r+0x48>
 800f04a:	4628      	mov	r0, r5
 800f04c:	f7fe fefe 	bl	800de4c <_free_r>
 800f050:	2300      	movs	r3, #0
 800f052:	6363      	str	r3, [r4, #52]	; 0x34
 800f054:	89a3      	ldrh	r3, [r4, #12]
 800f056:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f05a:	81a3      	strh	r3, [r4, #12]
 800f05c:	2300      	movs	r3, #0
 800f05e:	6063      	str	r3, [r4, #4]
 800f060:	6923      	ldr	r3, [r4, #16]
 800f062:	6023      	str	r3, [r4, #0]
 800f064:	89a3      	ldrh	r3, [r4, #12]
 800f066:	f043 0308 	orr.w	r3, r3, #8
 800f06a:	81a3      	strh	r3, [r4, #12]
 800f06c:	6923      	ldr	r3, [r4, #16]
 800f06e:	b94b      	cbnz	r3, 800f084 <__swsetup_r+0x7c>
 800f070:	89a3      	ldrh	r3, [r4, #12]
 800f072:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f076:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f07a:	d003      	beq.n	800f084 <__swsetup_r+0x7c>
 800f07c:	4621      	mov	r1, r4
 800f07e:	4628      	mov	r0, r5
 800f080:	f000 f884 	bl	800f18c <__smakebuf_r>
 800f084:	89a0      	ldrh	r0, [r4, #12]
 800f086:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f08a:	f010 0301 	ands.w	r3, r0, #1
 800f08e:	d00a      	beq.n	800f0a6 <__swsetup_r+0x9e>
 800f090:	2300      	movs	r3, #0
 800f092:	60a3      	str	r3, [r4, #8]
 800f094:	6963      	ldr	r3, [r4, #20]
 800f096:	425b      	negs	r3, r3
 800f098:	61a3      	str	r3, [r4, #24]
 800f09a:	6923      	ldr	r3, [r4, #16]
 800f09c:	b943      	cbnz	r3, 800f0b0 <__swsetup_r+0xa8>
 800f09e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f0a2:	d1c4      	bne.n	800f02e <__swsetup_r+0x26>
 800f0a4:	bd38      	pop	{r3, r4, r5, pc}
 800f0a6:	0781      	lsls	r1, r0, #30
 800f0a8:	bf58      	it	pl
 800f0aa:	6963      	ldrpl	r3, [r4, #20]
 800f0ac:	60a3      	str	r3, [r4, #8]
 800f0ae:	e7f4      	b.n	800f09a <__swsetup_r+0x92>
 800f0b0:	2000      	movs	r0, #0
 800f0b2:	e7f7      	b.n	800f0a4 <__swsetup_r+0x9c>
 800f0b4:	200000c8 	.word	0x200000c8

0800f0b8 <_raise_r>:
 800f0b8:	291f      	cmp	r1, #31
 800f0ba:	b538      	push	{r3, r4, r5, lr}
 800f0bc:	4604      	mov	r4, r0
 800f0be:	460d      	mov	r5, r1
 800f0c0:	d904      	bls.n	800f0cc <_raise_r+0x14>
 800f0c2:	2316      	movs	r3, #22
 800f0c4:	6003      	str	r3, [r0, #0]
 800f0c6:	f04f 30ff 	mov.w	r0, #4294967295
 800f0ca:	bd38      	pop	{r3, r4, r5, pc}
 800f0cc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800f0ce:	b112      	cbz	r2, 800f0d6 <_raise_r+0x1e>
 800f0d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f0d4:	b94b      	cbnz	r3, 800f0ea <_raise_r+0x32>
 800f0d6:	4620      	mov	r0, r4
 800f0d8:	f000 f830 	bl	800f13c <_getpid_r>
 800f0dc:	462a      	mov	r2, r5
 800f0de:	4601      	mov	r1, r0
 800f0e0:	4620      	mov	r0, r4
 800f0e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f0e6:	f000 b817 	b.w	800f118 <_kill_r>
 800f0ea:	2b01      	cmp	r3, #1
 800f0ec:	d00a      	beq.n	800f104 <_raise_r+0x4c>
 800f0ee:	1c59      	adds	r1, r3, #1
 800f0f0:	d103      	bne.n	800f0fa <_raise_r+0x42>
 800f0f2:	2316      	movs	r3, #22
 800f0f4:	6003      	str	r3, [r0, #0]
 800f0f6:	2001      	movs	r0, #1
 800f0f8:	e7e7      	b.n	800f0ca <_raise_r+0x12>
 800f0fa:	2400      	movs	r4, #0
 800f0fc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f100:	4628      	mov	r0, r5
 800f102:	4798      	blx	r3
 800f104:	2000      	movs	r0, #0
 800f106:	e7e0      	b.n	800f0ca <_raise_r+0x12>

0800f108 <raise>:
 800f108:	4b02      	ldr	r3, [pc, #8]	; (800f114 <raise+0xc>)
 800f10a:	4601      	mov	r1, r0
 800f10c:	6818      	ldr	r0, [r3, #0]
 800f10e:	f7ff bfd3 	b.w	800f0b8 <_raise_r>
 800f112:	bf00      	nop
 800f114:	200000c8 	.word	0x200000c8

0800f118 <_kill_r>:
 800f118:	b538      	push	{r3, r4, r5, lr}
 800f11a:	4d07      	ldr	r5, [pc, #28]	; (800f138 <_kill_r+0x20>)
 800f11c:	2300      	movs	r3, #0
 800f11e:	4604      	mov	r4, r0
 800f120:	4608      	mov	r0, r1
 800f122:	4611      	mov	r1, r2
 800f124:	602b      	str	r3, [r5, #0]
 800f126:	f7f3 feef 	bl	8002f08 <_kill>
 800f12a:	1c43      	adds	r3, r0, #1
 800f12c:	d102      	bne.n	800f134 <_kill_r+0x1c>
 800f12e:	682b      	ldr	r3, [r5, #0]
 800f130:	b103      	cbz	r3, 800f134 <_kill_r+0x1c>
 800f132:	6023      	str	r3, [r4, #0]
 800f134:	bd38      	pop	{r3, r4, r5, pc}
 800f136:	bf00      	nop
 800f138:	20000f28 	.word	0x20000f28

0800f13c <_getpid_r>:
 800f13c:	f7f3 bedc 	b.w	8002ef8 <_getpid>

0800f140 <__swhatbuf_r>:
 800f140:	b570      	push	{r4, r5, r6, lr}
 800f142:	460c      	mov	r4, r1
 800f144:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f148:	2900      	cmp	r1, #0
 800f14a:	b096      	sub	sp, #88	; 0x58
 800f14c:	4615      	mov	r5, r2
 800f14e:	461e      	mov	r6, r3
 800f150:	da0d      	bge.n	800f16e <__swhatbuf_r+0x2e>
 800f152:	89a3      	ldrh	r3, [r4, #12]
 800f154:	f013 0f80 	tst.w	r3, #128	; 0x80
 800f158:	f04f 0100 	mov.w	r1, #0
 800f15c:	bf0c      	ite	eq
 800f15e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800f162:	2340      	movne	r3, #64	; 0x40
 800f164:	2000      	movs	r0, #0
 800f166:	6031      	str	r1, [r6, #0]
 800f168:	602b      	str	r3, [r5, #0]
 800f16a:	b016      	add	sp, #88	; 0x58
 800f16c:	bd70      	pop	{r4, r5, r6, pc}
 800f16e:	466a      	mov	r2, sp
 800f170:	f000 f848 	bl	800f204 <_fstat_r>
 800f174:	2800      	cmp	r0, #0
 800f176:	dbec      	blt.n	800f152 <__swhatbuf_r+0x12>
 800f178:	9901      	ldr	r1, [sp, #4]
 800f17a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800f17e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800f182:	4259      	negs	r1, r3
 800f184:	4159      	adcs	r1, r3
 800f186:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f18a:	e7eb      	b.n	800f164 <__swhatbuf_r+0x24>

0800f18c <__smakebuf_r>:
 800f18c:	898b      	ldrh	r3, [r1, #12]
 800f18e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f190:	079d      	lsls	r5, r3, #30
 800f192:	4606      	mov	r6, r0
 800f194:	460c      	mov	r4, r1
 800f196:	d507      	bpl.n	800f1a8 <__smakebuf_r+0x1c>
 800f198:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f19c:	6023      	str	r3, [r4, #0]
 800f19e:	6123      	str	r3, [r4, #16]
 800f1a0:	2301      	movs	r3, #1
 800f1a2:	6163      	str	r3, [r4, #20]
 800f1a4:	b002      	add	sp, #8
 800f1a6:	bd70      	pop	{r4, r5, r6, pc}
 800f1a8:	ab01      	add	r3, sp, #4
 800f1aa:	466a      	mov	r2, sp
 800f1ac:	f7ff ffc8 	bl	800f140 <__swhatbuf_r>
 800f1b0:	9900      	ldr	r1, [sp, #0]
 800f1b2:	4605      	mov	r5, r0
 800f1b4:	4630      	mov	r0, r6
 800f1b6:	f7fe febd 	bl	800df34 <_malloc_r>
 800f1ba:	b948      	cbnz	r0, 800f1d0 <__smakebuf_r+0x44>
 800f1bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f1c0:	059a      	lsls	r2, r3, #22
 800f1c2:	d4ef      	bmi.n	800f1a4 <__smakebuf_r+0x18>
 800f1c4:	f023 0303 	bic.w	r3, r3, #3
 800f1c8:	f043 0302 	orr.w	r3, r3, #2
 800f1cc:	81a3      	strh	r3, [r4, #12]
 800f1ce:	e7e3      	b.n	800f198 <__smakebuf_r+0xc>
 800f1d0:	89a3      	ldrh	r3, [r4, #12]
 800f1d2:	6020      	str	r0, [r4, #0]
 800f1d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f1d8:	81a3      	strh	r3, [r4, #12]
 800f1da:	9b00      	ldr	r3, [sp, #0]
 800f1dc:	6163      	str	r3, [r4, #20]
 800f1de:	9b01      	ldr	r3, [sp, #4]
 800f1e0:	6120      	str	r0, [r4, #16]
 800f1e2:	b15b      	cbz	r3, 800f1fc <__smakebuf_r+0x70>
 800f1e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f1e8:	4630      	mov	r0, r6
 800f1ea:	f000 f81d 	bl	800f228 <_isatty_r>
 800f1ee:	b128      	cbz	r0, 800f1fc <__smakebuf_r+0x70>
 800f1f0:	89a3      	ldrh	r3, [r4, #12]
 800f1f2:	f023 0303 	bic.w	r3, r3, #3
 800f1f6:	f043 0301 	orr.w	r3, r3, #1
 800f1fa:	81a3      	strh	r3, [r4, #12]
 800f1fc:	89a3      	ldrh	r3, [r4, #12]
 800f1fe:	431d      	orrs	r5, r3
 800f200:	81a5      	strh	r5, [r4, #12]
 800f202:	e7cf      	b.n	800f1a4 <__smakebuf_r+0x18>

0800f204 <_fstat_r>:
 800f204:	b538      	push	{r3, r4, r5, lr}
 800f206:	4d07      	ldr	r5, [pc, #28]	; (800f224 <_fstat_r+0x20>)
 800f208:	2300      	movs	r3, #0
 800f20a:	4604      	mov	r4, r0
 800f20c:	4608      	mov	r0, r1
 800f20e:	4611      	mov	r1, r2
 800f210:	602b      	str	r3, [r5, #0]
 800f212:	f7f3 febc 	bl	8002f8e <_fstat>
 800f216:	1c43      	adds	r3, r0, #1
 800f218:	d102      	bne.n	800f220 <_fstat_r+0x1c>
 800f21a:	682b      	ldr	r3, [r5, #0]
 800f21c:	b103      	cbz	r3, 800f220 <_fstat_r+0x1c>
 800f21e:	6023      	str	r3, [r4, #0]
 800f220:	bd38      	pop	{r3, r4, r5, pc}
 800f222:	bf00      	nop
 800f224:	20000f28 	.word	0x20000f28

0800f228 <_isatty_r>:
 800f228:	b538      	push	{r3, r4, r5, lr}
 800f22a:	4d06      	ldr	r5, [pc, #24]	; (800f244 <_isatty_r+0x1c>)
 800f22c:	2300      	movs	r3, #0
 800f22e:	4604      	mov	r4, r0
 800f230:	4608      	mov	r0, r1
 800f232:	602b      	str	r3, [r5, #0]
 800f234:	f7f3 febb 	bl	8002fae <_isatty>
 800f238:	1c43      	adds	r3, r0, #1
 800f23a:	d102      	bne.n	800f242 <_isatty_r+0x1a>
 800f23c:	682b      	ldr	r3, [r5, #0]
 800f23e:	b103      	cbz	r3, 800f242 <_isatty_r+0x1a>
 800f240:	6023      	str	r3, [r4, #0]
 800f242:	bd38      	pop	{r3, r4, r5, pc}
 800f244:	20000f28 	.word	0x20000f28

0800f248 <_init>:
 800f248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f24a:	bf00      	nop
 800f24c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f24e:	bc08      	pop	{r3}
 800f250:	469e      	mov	lr, r3
 800f252:	4770      	bx	lr

0800f254 <_fini>:
 800f254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f256:	bf00      	nop
 800f258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f25a:	bc08      	pop	{r3}
 800f25c:	469e      	mov	lr, r3
 800f25e:	4770      	bx	lr
