#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Sun May 14 21:07:42 2017
# Process ID: 13212
# Log file: /home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/planAhead_run_1/planAhead.log
# Journal file: /home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/pa.fromNetlist.tcl
startgroup
set_property package_pin D10 [get_ports {port_led[15]}]
endgroup
startgroup
set_property package_pin E10 [get_ports {port_led[14]}]
endgroup
startgroup
set_property package_pin A11 [get_ports {port_led[13]}]
endgroup
startgroup
set_property package_pin B11 [get_ports {port_led[12]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {port_led[11]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {port_led[10]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {port_led[9]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {port_led[8]}]
endgroup
startgroup
set_property package_pin A12 [get_ports {port_led[7]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {port_led[6]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {port_led[5]}]
endgroup
startgroup
set_property package_pin A13 [get_ports {port_led[4]}]
endgroup
startgroup
set_property package_pin B13 [get_ports {port_led[3]}]
endgroup
startgroup
set_property package_pin D13 [get_ports {port_led[2]}]
endgroup
startgroup
set_property package_pin E13 [get_ports {port_led[1]}]
endgroup
startgroup
set_property package_pin A14 [get_ports {port_led[0]}]
endgroup
startgroup
set_property package_pin H17 [get_ports {port_mem1_addr[17]}]
endgroup
startgroup
set_property package_pin H16 [get_ports {port_mem1_addr[16]}]
endgroup
startgroup
set_property package_pin H15 [get_ports {port_mem1_addr[15]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {port_mem1_addr[14]}]
endgroup
startgroup
set_property package_pin G16 [get_ports {port_mem1_addr[13]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {port_mem1_addr[12]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {port_mem1_addr[11]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {port_mem1_addr[10]}]
endgroup
startgroup
set_property package_pin F18 [get_ports {port_mem1_addr[9]}]
endgroup
startgroup
set_property package_pin F17 [get_ports {port_mem1_addr[8]}]
endgroup
startgroup
set_property package_pin F15 [get_ports {port_mem1_addr[7]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {port_mem1_addr[6]}]
endgroup
startgroup
set_property package_pin E16 [get_ports {port_mem1_addr[5]}]
endgroup
startgroup
set_property package_pin E15 [get_ports {port_mem1_addr[4]}]
endgroup
startgroup
set_property package_pin D17 [get_ports {port_mem1_addr[3]}]
endgroup
startgroup
set_property package_pin D16 [get_ports {port_mem1_addr[2]}]
endgroup
startgroup
set_property package_pin C18 [get_ports {port_mem1_addr[1]}]
endgroup
startgroup
set_property package_pin C17 [get_ports {port_mem1_addr[0]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {port_mem1_data[15]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {port_mem1_data[14]}]
endgroup
startgroup
set_property package_pin L18 [get_ports {port_mem1_data[13]}]
endgroup
startgroup
set_property package_pin L17 [get_ports {port_mem1_data[12]}]
endgroup
startgroup
set_property package_pin L16 [get_ports {port_mem1_data[11]}]
endgroup
startgroup
set_property package_pin L15 [get_ports {port_mem1_data[10]}]
endgroup
startgroup
set_property package_pin K15 [get_ports {port_mem1_data[9]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {port_mem1_data[8]}]
endgroup
startgroup
set_property package_pin K13 [get_ports {port_mem1_data[7]}]
endgroup
startgroup
set_property package_pin K12 [get_ports {port_mem1_data[6]}]
endgroup
startgroup
set_property package_pin J17 [get_ports {port_mem1_data[5]}]
endgroup
startgroup
set_property package_pin J16 [get_ports {port_mem1_data[4]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {port_mem1_data[3]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {port_mem1_data[2]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {port_mem1_data[1]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {port_mem1_data[0]}]
endgroup
startgroup
set_property package_pin B9 [get_ports port_clk_50]
endgroup
startgroup
set_property package_pin M15 [get_ports port_mem1_en]
endgroup
startgroup
set_property package_pin M16 [get_ports port_mem1_oe]
endgroup
startgroup
set_property package_pin M18 [get_ports port_mem1_we]
endgroup
save_constraints
