<stg><name>dpu_pack.4_Pipeline_VITIS_LOOP_543_12</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_25"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8192" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %this_5_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_5_11"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_68, i32 0, i32 0, void @empty_69, i32 4294967295, i32 0, void @empty_69, void @empty_69, void @empty_69, i32 0, i32 0, i32 0, i32 0, void @empty_69, void @empty_69, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:3 %this_5_10_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_5_10

]]></Node>
<StgValue><ssdm name="this_5_10_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i8192 %this_5_10_read, i8192 %this_5_11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i8 0, i8 %i_25

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc730

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc730:0 %i = load i8 %i_25

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc730:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc730:2 %icmp_ln543 = icmp_eq  i8 %i, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln543"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc730:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc730:4 %add_ln543 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="add_ln543"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc730:5 %br_ln543 = br i1 %icmp_ln543, void %for.inc730.split, void %for.inc736.exitStub

]]></Node>
<StgValue><ssdm name="br_ln543"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
for.inc730.split:2 %ptr_load = load i32 %ptr

]]></Node>
<StgValue><ssdm name="ptr_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="32">
<![CDATA[
for.inc730.split:3 %trunc_ln545 = trunc i32 %ptr_load

]]></Node>
<StgValue><ssdm name="trunc_ln545"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
for.inc730.split:4 %zext_ln545 = zext i32 %ptr_load

]]></Node>
<StgValue><ssdm name="zext_ln545"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc730.split:5 %sk_addr = getelementptr i8 %sk, i64 0, i64 %zext_ln545

]]></Node>
<StgValue><ssdm name="sk_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="12">
<![CDATA[
for.inc730.split:6 %sk_load = load i12 %sk_addr

]]></Node>
<StgValue><ssdm name="sk_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc730.split:7 %add_ln545 = add i12 %trunc_ln545, i12 1

]]></Node>
<StgValue><ssdm name="add_ln545"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="12">
<![CDATA[
for.inc730.split:8 %zext_ln545_1 = zext i12 %add_ln545

]]></Node>
<StgValue><ssdm name="zext_ln545_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc730.split:9 %sk_addr_1 = getelementptr i8 %sk, i64 0, i64 %zext_ln545_1

]]></Node>
<StgValue><ssdm name="sk_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="12">
<![CDATA[
for.inc730.split:10 %sk_load_1 = load i12 %sk_addr_1

]]></Node>
<StgValue><ssdm name="sk_load_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="8">
<![CDATA[
for.inc730.split:37 %trunc_ln547 = trunc i8 %i

]]></Node>
<StgValue><ssdm name="trunc_ln547"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc730.split:56 %add_ln549 = add i32 %ptr_load, i32 5

]]></Node>
<StgValue><ssdm name="add_ln549"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc730.split:57 %store_ln549 = store i32 %add_ln549, i32 %ptr

]]></Node>
<StgValue><ssdm name="store_ln549"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc730.split:59 %store_ln543 = store i8 %add_ln543, i8 %i_25

]]></Node>
<StgValue><ssdm name="store_ln543"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.inc736.exitStub:0 %this_5_11_load_1 = load i8192 %this_5_11

]]></Node>
<StgValue><ssdm name="this_5_11_load_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
for.inc736.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_5_11_out, i8192 %this_5_11_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
for.inc736.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="12">
<![CDATA[
for.inc730.split:6 %sk_load = load i12 %sk_addr

]]></Node>
<StgValue><ssdm name="sk_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="12">
<![CDATA[
for.inc730.split:10 %sk_load_1 = load i12 %sk_addr_1

]]></Node>
<StgValue><ssdm name="sk_load_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc730.split:11 %add_ln545_1 = add i12 %trunc_ln545, i12 2

]]></Node>
<StgValue><ssdm name="add_ln545_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="12">
<![CDATA[
for.inc730.split:12 %zext_ln545_2 = zext i12 %add_ln545_1

]]></Node>
<StgValue><ssdm name="zext_ln545_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc730.split:13 %sk_addr_2 = getelementptr i8 %sk, i64 0, i64 %zext_ln545_2

]]></Node>
<StgValue><ssdm name="sk_addr_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="12">
<![CDATA[
for.inc730.split:14 %sk_load_2 = load i12 %sk_addr_2

]]></Node>
<StgValue><ssdm name="sk_load_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc730.split:20 %add_ln546 = add i12 %trunc_ln545, i12 3

]]></Node>
<StgValue><ssdm name="add_ln546"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="12">
<![CDATA[
for.inc730.split:21 %zext_ln546 = zext i12 %add_ln546

]]></Node>
<StgValue><ssdm name="zext_ln546"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc730.split:22 %sk_addr_3 = getelementptr i8 %sk, i64 0, i64 %zext_ln546

]]></Node>
<StgValue><ssdm name="sk_addr_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="12">
<![CDATA[
for.inc730.split:23 %sk_load_3 = load i12 %sk_addr_3

]]></Node>
<StgValue><ssdm name="sk_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.inc730.split:0 %this_5_11_load = load i8192 %this_5_11

]]></Node>
<StgValue><ssdm name="this_5_11_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="12">
<![CDATA[
for.inc730.split:14 %sk_load_2 = load i12 %sk_addr_2

]]></Node>
<StgValue><ssdm name="sk_load_2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="8">
<![CDATA[
for.inc730.split:15 %trunc_ln545_1 = trunc i8 %sk_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln545_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="20" op_0_bw="20" op_1_bw="4" op_2_bw="8" op_3_bw="8">
<![CDATA[
for.inc730.split:16 %t = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i8.i8, i4 %trunc_ln545_1, i8 %sk_load_1, i8 %sk_load

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="21" op_0_bw="20">
<![CDATA[
for.inc730.split:17 %zext_ln544 = zext i20 %t

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="12">
<![CDATA[
for.inc730.split:23 %sk_load_3 = load i12 %sk_addr_3

]]></Node>
<StgValue><ssdm name="sk_load_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc730.split:25 %add_ln546_1 = add i12 %trunc_ln545, i12 4

]]></Node>
<StgValue><ssdm name="add_ln546_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="12">
<![CDATA[
for.inc730.split:26 %zext_ln546_2 = zext i12 %add_ln546_1

]]></Node>
<StgValue><ssdm name="zext_ln546_2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc730.split:27 %sk_addr_4 = getelementptr i8 %sk, i64 0, i64 %zext_ln546_2

]]></Node>
<StgValue><ssdm name="sk_addr_4"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="12">
<![CDATA[
for.inc730.split:28 %sk_load_4 = load i12 %sk_addr_4

]]></Node>
<StgValue><ssdm name="sk_load_4"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc730.split:35 %sub_ln547 = sub i21 524288, i21 %zext_ln544

]]></Node>
<StgValue><ssdm name="sub_ln547"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="21">
<![CDATA[
for.inc730.split:36 %sext_ln547 = sext i21 %sub_ln547

]]></Node>
<StgValue><ssdm name="sext_ln547"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
for.inc730.split:38 %shl_ln6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln547, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8192" op_0_bw="13">
<![CDATA[
for.inc730.split:39 %zext_ln547 = zext i13 %shl_ln6

]]></Node>
<StgValue><ssdm name="zext_ln547"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc730.split:40 %shl_ln547 = shl i8192 4294967295, i8192 %zext_ln547

]]></Node>
<StgValue><ssdm name="shl_ln547"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc730.split:41 %xor_ln547 = xor i8192 %shl_ln547, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895

]]></Node>
<StgValue><ssdm name="xor_ln547"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc730.split:42 %and_ln547 = and i8192 %this_5_11_load, i8192 %xor_ln547

]]></Node>
<StgValue><ssdm name="and_ln547"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8192" op_0_bw="32">
<![CDATA[
for.inc730.split:43 %zext_ln547_1 = zext i32 %sext_ln547

]]></Node>
<StgValue><ssdm name="zext_ln547_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc730.split:44 %shl_ln547_1 = shl i8192 %zext_ln547_1, i8192 %zext_ln547

]]></Node>
<StgValue><ssdm name="shl_ln547_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc730.split:45 %or_ln547 = or i8192 %and_ln547, i8192 %shl_ln547_1

]]></Node>
<StgValue><ssdm name="or_ln547"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc730.split:48 %or_ln548 = or i13 %shl_ln6, i13 32

]]></Node>
<StgValue><ssdm name="or_ln548"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8192" op_0_bw="13">
<![CDATA[
for.inc730.split:49 %zext_ln548 = zext i13 %or_ln548

]]></Node>
<StgValue><ssdm name="zext_ln548"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc730.split:50 %shl_ln548 = shl i8192 4294967295, i8192 %zext_ln548

]]></Node>
<StgValue><ssdm name="shl_ln548"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc730.split:51 %xor_ln548 = xor i8192 %shl_ln548, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895

]]></Node>
<StgValue><ssdm name="xor_ln548"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc730.split:52 %and_ln548 = and i8192 %or_ln547, i8192 %xor_ln548

]]></Node>
<StgValue><ssdm name="and_ln548"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc730.split:1 %specloopname_ln543 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln543"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc730.split:18 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_2, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
for.inc730.split:19 %zext_ln546_1 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln546_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="8">
<![CDATA[
for.inc730.split:24 %trunc_ln546 = trunc i8 %sk_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln546"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="12">
<![CDATA[
for.inc730.split:28 %sk_load_4 = load i12 %sk_addr_4

]]></Node>
<StgValue><ssdm name="sk_load_4"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc730.split:29 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln546_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc730.split:30 %tmp_1031 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln546, i4 0

]]></Node>
<StgValue><ssdm name="tmp_1031"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc730.split:31 %or_ln546 = or i9 %tmp_1031, i9 %tmp

]]></Node>
<StgValue><ssdm name="or_ln546"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc730.split:32 %tmp_1032 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_3, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_1032"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="20" op_0_bw="20" op_1_bw="8" op_2_bw="3" op_3_bw="9">
<![CDATA[
for.inc730.split:33 %t_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i8.i3.i9, i8 %sk_load_4, i3 %tmp_1032, i9 %or_ln546

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="21" op_0_bw="20">
<![CDATA[
for.inc730.split:34 %zext_ln544_1 = zext i20 %t_1

]]></Node>
<StgValue><ssdm name="zext_ln544_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc730.split:46 %sub_ln548 = sub i21 524288, i21 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="sub_ln548"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="21">
<![CDATA[
for.inc730.split:47 %sext_ln548 = sext i21 %sub_ln548

]]></Node>
<StgValue><ssdm name="sext_ln548"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8192" op_0_bw="32">
<![CDATA[
for.inc730.split:53 %zext_ln548_1 = zext i32 %sext_ln548

]]></Node>
<StgValue><ssdm name="zext_ln548_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc730.split:54 %shl_ln548_1 = shl i8192 %zext_ln548_1, i8192 %zext_ln548

]]></Node>
<StgValue><ssdm name="shl_ln548_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc730.split:55 %or_ln548_1 = or i8192 %and_ln548, i8192 %shl_ln548_1

]]></Node>
<StgValue><ssdm name="or_ln548_1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc730.split:58 %store_ln543 = store i8192 %or_ln548_1, i8192 %this_5_11

]]></Node>
<StgValue><ssdm name="store_ln543"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
for.inc730.split:60 %br_ln543 = br void %for.inc730

]]></Node>
<StgValue><ssdm name="br_ln543"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="102" name="this_5_10" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="this_5_10"/></StgValue>
</port>
<port id="103" name="sk" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="this_5_11_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="this_5_11_out"/></StgValue>
</port>
<port id="105" name="ptr" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="ptr"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="107" from="StgValue_106" to="i_25" fromId="106" toId="7">
</dataflow>
<dataflow id="108" from="StgValue_106" to="this_5_11" fromId="106" toId="8">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="109" toId="9">
</dataflow>
<dataflow id="111" from="sk" to="specinterface_ln0" fromId="103" toId="9">
</dataflow>
<dataflow id="113" from="empty_68" to="specinterface_ln0" fromId="112" toId="9">
</dataflow>
<dataflow id="115" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="9">
</dataflow>
<dataflow id="116" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="9">
</dataflow>
<dataflow id="118" from="empty_69" to="specinterface_ln0" fromId="117" toId="9">
</dataflow>
<dataflow id="120" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="9">
</dataflow>
<dataflow id="121" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="9">
</dataflow>
<dataflow id="122" from="empty_69" to="specinterface_ln0" fromId="117" toId="9">
</dataflow>
<dataflow id="123" from="empty_69" to="specinterface_ln0" fromId="117" toId="9">
</dataflow>
<dataflow id="124" from="empty_69" to="specinterface_ln0" fromId="117" toId="9">
</dataflow>
<dataflow id="125" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="9">
</dataflow>
<dataflow id="126" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="9">
</dataflow>
<dataflow id="127" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="9">
</dataflow>
<dataflow id="128" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="9">
</dataflow>
<dataflow id="129" from="empty_69" to="specinterface_ln0" fromId="117" toId="9">
</dataflow>
<dataflow id="130" from="empty_69" to="specinterface_ln0" fromId="117" toId="9">
</dataflow>
<dataflow id="131" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="9">
</dataflow>
<dataflow id="132" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="9">
</dataflow>
<dataflow id="134" from="_ssdm_op_Read.ap_auto.i8192" to="this_5_10_read" fromId="133" toId="10">
</dataflow>
<dataflow id="135" from="this_5_10" to="this_5_10_read" fromId="102" toId="10">
</dataflow>
<dataflow id="136" from="this_5_10_read" to="store_ln0" fromId="10" toId="11">
</dataflow>
<dataflow id="137" from="this_5_11" to="store_ln0" fromId="8" toId="11">
</dataflow>
<dataflow id="139" from="StgValue_138" to="store_ln0" fromId="138" toId="12">
</dataflow>
<dataflow id="140" from="i_25" to="store_ln0" fromId="7" toId="12">
</dataflow>
<dataflow id="141" from="i_25" to="i" fromId="7" toId="14">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="142" toId="15">
</dataflow>
<dataflow id="144" from="StgValue_119" to="specpipeline_ln0" fromId="119" toId="15">
</dataflow>
<dataflow id="145" from="StgValue_114" to="specpipeline_ln0" fromId="114" toId="15">
</dataflow>
<dataflow id="146" from="StgValue_106" to="specpipeline_ln0" fromId="106" toId="15">
</dataflow>
<dataflow id="147" from="StgValue_114" to="specpipeline_ln0" fromId="114" toId="15">
</dataflow>
<dataflow id="149" from="p_str" to="specpipeline_ln0" fromId="148" toId="15">
</dataflow>
<dataflow id="150" from="i" to="icmp_ln543" fromId="14" toId="16">
</dataflow>
<dataflow id="152" from="StgValue_151" to="icmp_ln543" fromId="151" toId="16">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="153" toId="17">
</dataflow>
<dataflow id="156" from="StgValue_155" to="speclooptripcount_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="157" from="StgValue_155" to="speclooptripcount_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="158" from="StgValue_155" to="speclooptripcount_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="159" from="i" to="add_ln543" fromId="14" toId="18">
</dataflow>
<dataflow id="161" from="StgValue_160" to="add_ln543" fromId="160" toId="18">
</dataflow>
<dataflow id="162" from="icmp_ln543" to="br_ln543" fromId="16" toId="19">
</dataflow>
<dataflow id="163" from="ptr" to="ptr_load" fromId="105" toId="20">
</dataflow>
<dataflow id="164" from="ptr_load" to="trunc_ln545" fromId="20" toId="21">
</dataflow>
<dataflow id="165" from="ptr_load" to="zext_ln545" fromId="20" toId="22">
</dataflow>
<dataflow id="166" from="sk" to="sk_addr" fromId="103" toId="23">
</dataflow>
<dataflow id="168" from="StgValue_167" to="sk_addr" fromId="167" toId="23">
</dataflow>
<dataflow id="169" from="zext_ln545" to="sk_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="170" from="sk_addr" to="sk_load" fromId="23" toId="24">
</dataflow>
<dataflow id="171" from="trunc_ln545" to="add_ln545" fromId="21" toId="25">
</dataflow>
<dataflow id="173" from="StgValue_172" to="add_ln545" fromId="172" toId="25">
</dataflow>
<dataflow id="174" from="add_ln545" to="zext_ln545_1" fromId="25" toId="26">
</dataflow>
<dataflow id="175" from="sk" to="sk_addr_1" fromId="103" toId="27">
</dataflow>
<dataflow id="176" from="StgValue_167" to="sk_addr_1" fromId="167" toId="27">
</dataflow>
<dataflow id="177" from="zext_ln545_1" to="sk_addr_1" fromId="26" toId="27">
</dataflow>
<dataflow id="178" from="sk_addr_1" to="sk_load_1" fromId="27" toId="28">
</dataflow>
<dataflow id="179" from="i" to="trunc_ln547" fromId="14" toId="29">
</dataflow>
<dataflow id="180" from="ptr_load" to="add_ln549" fromId="20" toId="30">
</dataflow>
<dataflow id="182" from="StgValue_181" to="add_ln549" fromId="181" toId="30">
</dataflow>
<dataflow id="183" from="add_ln549" to="store_ln549" fromId="30" toId="31">
</dataflow>
<dataflow id="184" from="ptr" to="store_ln549" fromId="105" toId="31">
</dataflow>
<dataflow id="185" from="add_ln543" to="store_ln543" fromId="18" toId="32">
</dataflow>
<dataflow id="186" from="i_25" to="store_ln543" fromId="7" toId="32">
</dataflow>
<dataflow id="187" from="sk_addr" to="sk_load" fromId="23" toId="33">
</dataflow>
<dataflow id="188" from="sk_addr_1" to="sk_load_1" fromId="27" toId="34">
</dataflow>
<dataflow id="189" from="trunc_ln545" to="add_ln545_1" fromId="21" toId="35">
</dataflow>
<dataflow id="191" from="StgValue_190" to="add_ln545_1" fromId="190" toId="35">
</dataflow>
<dataflow id="192" from="add_ln545_1" to="zext_ln545_2" fromId="35" toId="36">
</dataflow>
<dataflow id="193" from="sk" to="sk_addr_2" fromId="103" toId="37">
</dataflow>
<dataflow id="194" from="StgValue_167" to="sk_addr_2" fromId="167" toId="37">
</dataflow>
<dataflow id="195" from="zext_ln545_2" to="sk_addr_2" fromId="36" toId="37">
</dataflow>
<dataflow id="196" from="sk_addr_2" to="sk_load_2" fromId="37" toId="38">
</dataflow>
<dataflow id="197" from="trunc_ln545" to="add_ln546" fromId="21" toId="39">
</dataflow>
<dataflow id="199" from="StgValue_198" to="add_ln546" fromId="198" toId="39">
</dataflow>
<dataflow id="200" from="add_ln546" to="zext_ln546" fromId="39" toId="40">
</dataflow>
<dataflow id="201" from="sk" to="sk_addr_3" fromId="103" toId="41">
</dataflow>
<dataflow id="202" from="StgValue_167" to="sk_addr_3" fromId="167" toId="41">
</dataflow>
<dataflow id="203" from="zext_ln546" to="sk_addr_3" fromId="40" toId="41">
</dataflow>
<dataflow id="204" from="sk_addr_3" to="sk_load_3" fromId="41" toId="42">
</dataflow>
<dataflow id="205" from="this_5_11" to="this_5_11_load" fromId="8" toId="43">
</dataflow>
<dataflow id="206" from="sk_addr_2" to="sk_load_2" fromId="37" toId="44">
</dataflow>
<dataflow id="207" from="sk_load_2" to="trunc_ln545_1" fromId="44" toId="45">
</dataflow>
<dataflow id="209" from="_ssdm_op_BitConcatenate.i20.i4.i8.i8" to="t" fromId="208" toId="46">
</dataflow>
<dataflow id="210" from="trunc_ln545_1" to="t" fromId="45" toId="46">
</dataflow>
<dataflow id="211" from="sk_load_1" to="t" fromId="34" toId="46">
</dataflow>
<dataflow id="212" from="sk_load" to="t" fromId="33" toId="46">
</dataflow>
<dataflow id="213" from="t" to="zext_ln544" fromId="46" toId="47">
</dataflow>
<dataflow id="214" from="sk_addr_3" to="sk_load_3" fromId="41" toId="48">
</dataflow>
<dataflow id="215" from="trunc_ln545" to="add_ln546_1" fromId="21" toId="49">
</dataflow>
<dataflow id="217" from="StgValue_216" to="add_ln546_1" fromId="216" toId="49">
</dataflow>
<dataflow id="218" from="add_ln546_1" to="zext_ln546_2" fromId="49" toId="50">
</dataflow>
<dataflow id="219" from="sk" to="sk_addr_4" fromId="103" toId="51">
</dataflow>
<dataflow id="220" from="StgValue_167" to="sk_addr_4" fromId="167" toId="51">
</dataflow>
<dataflow id="221" from="zext_ln546_2" to="sk_addr_4" fromId="50" toId="51">
</dataflow>
<dataflow id="222" from="sk_addr_4" to="sk_load_4" fromId="51" toId="52">
</dataflow>
<dataflow id="224" from="StgValue_223" to="sub_ln547" fromId="223" toId="53">
</dataflow>
<dataflow id="225" from="zext_ln544" to="sub_ln547" fromId="47" toId="53">
</dataflow>
<dataflow id="226" from="sub_ln547" to="sext_ln547" fromId="53" toId="54">
</dataflow>
<dataflow id="228" from="_ssdm_op_BitConcatenate.i13.i7.i6" to="shl_ln6" fromId="227" toId="55">
</dataflow>
<dataflow id="229" from="trunc_ln547" to="shl_ln6" fromId="29" toId="55">
</dataflow>
<dataflow id="231" from="StgValue_230" to="shl_ln6" fromId="230" toId="55">
</dataflow>
<dataflow id="232" from="shl_ln6" to="zext_ln547" fromId="55" toId="56">
</dataflow>
<dataflow id="234" from="StgValue_233" to="shl_ln547" fromId="233" toId="57">
</dataflow>
<dataflow id="235" from="zext_ln547" to="shl_ln547" fromId="56" toId="57">
</dataflow>
<dataflow id="236" from="shl_ln547" to="xor_ln547" fromId="57" toId="58">
</dataflow>
<dataflow id="238" from="StgValue_237" to="xor_ln547" fromId="237" toId="58">
</dataflow>
<dataflow id="239" from="this_5_11_load" to="and_ln547" fromId="43" toId="59">
</dataflow>
<dataflow id="240" from="xor_ln547" to="and_ln547" fromId="58" toId="59">
</dataflow>
<dataflow id="241" from="sext_ln547" to="zext_ln547_1" fromId="54" toId="60">
</dataflow>
<dataflow id="242" from="zext_ln547_1" to="shl_ln547_1" fromId="60" toId="61">
</dataflow>
<dataflow id="243" from="zext_ln547" to="shl_ln547_1" fromId="56" toId="61">
</dataflow>
<dataflow id="244" from="and_ln547" to="or_ln547" fromId="59" toId="62">
</dataflow>
<dataflow id="245" from="shl_ln547_1" to="or_ln547" fromId="61" toId="62">
</dataflow>
<dataflow id="246" from="shl_ln6" to="or_ln548" fromId="55" toId="63">
</dataflow>
<dataflow id="248" from="StgValue_247" to="or_ln548" fromId="247" toId="63">
</dataflow>
<dataflow id="249" from="or_ln548" to="zext_ln548" fromId="63" toId="64">
</dataflow>
<dataflow id="250" from="StgValue_233" to="shl_ln548" fromId="233" toId="65">
</dataflow>
<dataflow id="251" from="zext_ln548" to="shl_ln548" fromId="64" toId="65">
</dataflow>
<dataflow id="252" from="shl_ln548" to="xor_ln548" fromId="65" toId="66">
</dataflow>
<dataflow id="253" from="StgValue_237" to="xor_ln548" fromId="237" toId="66">
</dataflow>
<dataflow id="254" from="or_ln547" to="and_ln548" fromId="62" toId="67">
</dataflow>
<dataflow id="255" from="xor_ln548" to="and_ln548" fromId="66" toId="67">
</dataflow>
<dataflow id="257" from="_ssdm_op_SpecLoopName" to="specloopname_ln543" fromId="256" toId="68">
</dataflow>
<dataflow id="259" from="empty_12" to="specloopname_ln543" fromId="258" toId="68">
</dataflow>
<dataflow id="261" from="_ssdm_op_PartSelect.i4.i8.i32.i32" to="lshr_ln" fromId="260" toId="69">
</dataflow>
<dataflow id="262" from="sk_load_2" to="lshr_ln" fromId="44" toId="69">
</dataflow>
<dataflow id="264" from="StgValue_263" to="lshr_ln" fromId="263" toId="69">
</dataflow>
<dataflow id="266" from="StgValue_265" to="lshr_ln" fromId="265" toId="69">
</dataflow>
<dataflow id="267" from="lshr_ln" to="zext_ln546_1" fromId="69" toId="70">
</dataflow>
<dataflow id="268" from="sk_load_3" to="trunc_ln546" fromId="48" toId="71">
</dataflow>
<dataflow id="269" from="sk_addr_4" to="sk_load_4" fromId="51" toId="72">
</dataflow>
<dataflow id="271" from="_ssdm_op_BitConcatenate.i9.i1.i8" to="tmp" fromId="270" toId="73">
</dataflow>
<dataflow id="273" from="StgValue_272" to="tmp" fromId="272" toId="73">
</dataflow>
<dataflow id="274" from="zext_ln546_1" to="tmp" fromId="70" toId="73">
</dataflow>
<dataflow id="276" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_1031" fromId="275" toId="74">
</dataflow>
<dataflow id="277" from="trunc_ln546" to="tmp_1031" fromId="71" toId="74">
</dataflow>
<dataflow id="279" from="StgValue_278" to="tmp_1031" fromId="278" toId="74">
</dataflow>
<dataflow id="280" from="tmp_1031" to="or_ln546" fromId="74" toId="75">
</dataflow>
<dataflow id="281" from="tmp" to="or_ln546" fromId="73" toId="75">
</dataflow>
<dataflow id="283" from="_ssdm_op_PartSelect.i3.i8.i32.i32" to="tmp_1032" fromId="282" toId="76">
</dataflow>
<dataflow id="284" from="sk_load_3" to="tmp_1032" fromId="48" toId="76">
</dataflow>
<dataflow id="285" from="StgValue_181" to="tmp_1032" fromId="181" toId="76">
</dataflow>
<dataflow id="286" from="StgValue_265" to="tmp_1032" fromId="265" toId="76">
</dataflow>
<dataflow id="288" from="_ssdm_op_BitConcatenate.i20.i8.i3.i9" to="t_1" fromId="287" toId="77">
</dataflow>
<dataflow id="289" from="sk_load_4" to="t_1" fromId="72" toId="77">
</dataflow>
<dataflow id="290" from="tmp_1032" to="t_1" fromId="76" toId="77">
</dataflow>
<dataflow id="291" from="or_ln546" to="t_1" fromId="75" toId="77">
</dataflow>
<dataflow id="292" from="t_1" to="zext_ln544_1" fromId="77" toId="78">
</dataflow>
<dataflow id="293" from="StgValue_223" to="sub_ln548" fromId="223" toId="79">
</dataflow>
<dataflow id="294" from="zext_ln544_1" to="sub_ln548" fromId="78" toId="79">
</dataflow>
<dataflow id="295" from="sub_ln548" to="sext_ln548" fromId="79" toId="80">
</dataflow>
<dataflow id="296" from="sext_ln548" to="zext_ln548_1" fromId="80" toId="81">
</dataflow>
<dataflow id="297" from="zext_ln548_1" to="shl_ln548_1" fromId="81" toId="82">
</dataflow>
<dataflow id="298" from="zext_ln548" to="shl_ln548_1" fromId="64" toId="82">
</dataflow>
<dataflow id="299" from="and_ln548" to="or_ln548_1" fromId="67" toId="83">
</dataflow>
<dataflow id="300" from="shl_ln548_1" to="or_ln548_1" fromId="82" toId="83">
</dataflow>
<dataflow id="301" from="or_ln548_1" to="store_ln543" fromId="83" toId="84">
</dataflow>
<dataflow id="302" from="this_5_11" to="store_ln543" fromId="8" toId="84">
</dataflow>
<dataflow id="303" from="this_5_11" to="this_5_11_load_1" fromId="8" toId="86">
</dataflow>
<dataflow id="305" from="_ssdm_op_Write.ap_auto.i8192P0A" to="write_ln0" fromId="304" toId="87">
</dataflow>
<dataflow id="306" from="this_5_11_out" to="write_ln0" fromId="104" toId="87">
</dataflow>
<dataflow id="307" from="this_5_11_load_1" to="write_ln0" fromId="86" toId="87">
</dataflow>
<dataflow id="308" from="icmp_ln543" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="309" from="icmp_ln543" to="StgValue_3" fromId="16" toId="3">
</dataflow>
<dataflow id="310" from="icmp_ln543" to="StgValue_4" fromId="16" toId="4">
</dataflow>
</dataflows>


</stg>
