// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "08/31/2017 16:36:08"

// 
// Device: Altera EPM570T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst_n,
	rs232_rx,
	BusA,
	BusB,
	BusC,
	led);
input 	clk;
input 	rst_n;
input 	rs232_rx;
inout 	[21:2] BusA;
inout 	[89:69] BusB;
inout 	[97:97] BusC;
output 	led;

// Design Ports Information
// led	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[6]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[7]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[9]	=>  Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[10]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[11]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[12]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[13]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[14]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[70]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[72]	=>  Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[74]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[76]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[77]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[78]	=>  Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[79]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[80]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[81]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[83]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[88]	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[2]	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[3]	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[4]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[5]	=>  Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[8]	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[15]	=>  Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[16]	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[17]	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[18]	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[19]	=>  Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[20]	=>  Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[21]	=>  Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[69]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[71]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[73]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[75]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[82]	=>  Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[84]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[85]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[86]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[87]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[89]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[97]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst_n	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs232_rx	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \BusA[2]~8 ;
wire \BusA[16]~14 ;
wire \BusA[17]~15 ;
wire \BusA[18]~16 ;
wire \BusA[19]~17 ;
wire \BusA[20]~18 ;
wire \BusA[21]~19 ;
wire \BusB[69]~11 ;
wire \BusB[71]~12 ;
wire \BusB[73]~13 ;
wire \BusB[75]~14 ;
wire \BusB[85]~17 ;
wire \BusB[86]~18 ;
wire \BusB[87]~19 ;
wire \clk~combout ;
wire \rst_n~combout ;
wire \speed_select|cnt_rx[0]~21 ;
wire \speed_select|cnt_rx[1]~23 ;
wire \speed_select|cnt_rx[1]~23COUT1_37 ;
wire \speed_select|cnt_rx[2]~25 ;
wire \speed_select|cnt_rx[2]~25COUT1_39 ;
wire \speed_select|cnt_rx[3]~17 ;
wire \speed_select|cnt_rx[3]~17COUT1_41 ;
wire \speed_select|cnt_rx[4]~19 ;
wire \speed_select|cnt_rx[4]~19COUT1_43 ;
wire \speed_select|cnt_rx[5]~13 ;
wire \speed_select|cnt_rx[6]~11 ;
wire \speed_select|cnt_rx[6]~11COUT1_45 ;
wire \speed_select|LessThan0~0_combout ;
wire \speed_select|LessThan0~1_combout ;
wire \speed_select|cnt_rx[7]~15 ;
wire \speed_select|cnt_rx[7]~15COUT1_47 ;
wire \speed_select|cnt_rx[8]~9 ;
wire \speed_select|cnt_rx[8]~9COUT1_49 ;
wire \speed_select|cnt_rx[9]~1 ;
wire \speed_select|cnt_rx[9]~1COUT1_51 ;
wire \speed_select|cnt_rx[10]~5 ;
wire \speed_select|cnt_rx[11]~7 ;
wire \speed_select|cnt_rx[11]~7COUT1_53 ;
wire \rs232_rx~combout ;
wire \my_uart_rx|rx_data_reg[7]~0_combout ;
wire \my_uart_rx|rx_complete_reg~1_combout ;
wire \my_uart_rx|rx_complete_reg~regout ;
wire \my_uart_rx|rx_enable_reg~0_combout ;
wire \my_uart_rx|rx_enable_reg~regout ;
wire \speed_select|always2~0_combout ;
wire \speed_select|always2~1_combout ;
wire \speed_select|always1~0_combout ;
wire \speed_select|always2~2_combout ;
wire \speed_select|always2~3_combout ;
wire \speed_select|always2~4_combout ;
wire \speed_select|buad_clk_rx_reg~regout ;
wire \my_uart_rx|rx_data_temp[1]~4_combout ;
wire \my_uart_rx|rx_data_reg[7]~1_combout ;
wire \my_uart_rx|Mux7~3_combout ;
wire \my_uart_rx|Mux7~2_combout ;
wire \my_uart_rx|Mux8~0_combout ;
wire \my_uart_rx|rx_data_temp[7]~1_combout ;
wire \my_uart_rx|rx_data_temp[7]~0_combout ;
wire \my_uart_rx|Mux5~0_combout ;
wire \Equal0~0 ;
wire \Equal0~1 ;
wire \my_uart_rx|Mux2~0_combout ;
wire \my_uart_rx|rx_data_temp[0]~6_combout ;
wire \my_uart_rx|Mux6~2_combout ;
wire \Equal1~0 ;
wire \flag_reg~regout ;
wire \Current.WAIT~regout ;
wire \Flag_temp~regout ;
wire \always2~0_combout ;
wire \Current.SAVE~regout ;
wire \Equal0~2 ;
wire \Current.IDLE~regout ;
wire \Selector1~0 ;
wire \Current.S1~regout ;
wire \Equal5~0 ;
wire \Equal21~0 ;
wire \Equal14~0 ;
wire \Equal22~0_combout ;
wire \Equal2~0 ;
wire \Equal2~1 ;
wire \Equal4~0 ;
wire \Equal8~0 ;
wire \Equal8~1_combout ;
wire \Equal11~2_combout ;
wire \led~0_combout ;
wire \Equal6~2 ;
wire \Equal2~2 ;
wire \Equal9~0_combout ;
wire \Equal23~0_combout ;
wire \Equal3~1 ;
wire \Equal22~1_combout ;
wire \Equal22~2_combout ;
wire \WideNor1~4_combout ;
wire \Equal5~1 ;
wire \Equal5~2_combout ;
wire \Equal21~1_combout ;
wire \Equal20~0_combout ;
wire \Equal3~2_combout ;
wire \Equal16~0_combout ;
wire \Equal4~3_combout ;
wire \Equal16~1_combout ;
wire \Equal8~2_combout ;
wire \Equal2~3 ;
wire \Equal13~0 ;
wire \Equal13~1_combout ;
wire \Equal19~0_combout ;
wire \Equal18~0_combout ;
wire \Equal4~1 ;
wire \Equal12~0_combout ;
wire \Equal2~8 ;
wire \Equal12~1_combout ;
wire \Equal18~1_combout ;
wire \WideOr14~0_combout ;
wire \Equal9~1_combout ;
wire \Equal10~0_combout ;
wire \Equal7~0_combout ;
wire \Equal10~1_combout ;
wire \Equal6~4 ;
wire \Equal12~2_combout ;
wire \WideOr7~1_combout ;
wire \Equal15~0 ;
wire \Equal2~5 ;
wire \Equal2~6_combout ;
wire \Equal7~1_combout ;
wire \Equal15~1_combout ;
wire \Equal14~2_combout ;
wire \Equal14~1_combout ;
wire \Equal4~2_combout ;
wire \Equal14~3_combout ;
wire \Equal13~2_combout ;
wire \Equal3~3_combout ;
wire \Equal3~0_combout ;
wire \Equal3~4_combout ;
wire \WideOr7~0_combout ;
wire \WideNor1~1_combout ;
wire \Equal4~4_combout ;
wire \Equal2~4_combout ;
wire \Equal2~7_combout ;
wire \Equal8~3_combout ;
wire \Equal6~3_combout ;
wire \Equal7~2_combout ;
wire \Equal5~3_combout ;
wire \Equal5~4_combout ;
wire \Equal6~5_combout ;
wire \WideOr2~0_combout ;
wire \WideNor1~0_combout ;
wire \WideNor1~2_combout ;
wire \WideNor1~3_combout ;
wire \led~reg0_regout ;
wire \WideOr19~0_combout ;
wire \WideOr1~0_combout ;
wire \WideOr2~1_combout ;
wire \linkGLO~regout ;
wire \WideOr4~0_combout ;
wire \WideOr5~0_combout ;
wire \linkPPI~regout ;
wire \WideOr14~1_combout ;
wire \linkGIN~regout ;
wire \Selector44~0_combout ;
wire \linkMHS~regout ;
wire \BusA[3]~40_combout ;
wire \BusA[3]~41_combout ;
wire \BusA[3]~42_combout ;
wire \linkSSP~regout ;
wire \Equal11~3_combout ;
wire \WideOr9~0_combout ;
wire \WideOr9~1_combout ;
wire \linkSCT~regout ;
wire \linkRIT~regout ;
wire \Selector32~0_combout ;
wire \linkCTM~regout ;
wire \linkCTP~regout ;
wire \linkSMS~regout ;
wire \WideOr1~1_combout ;
wire \WideOr8~0_combout ;
wire \WideOr1~2_combout ;
wire \linkCMI~regout ;
wire \BusA[15]~44_combout ;
wire \BusA[15]~45_combout ;
wire \WideOr20~0_combout ;
wire \linkSDC~regout ;
wire \WideOr12~0_combout ;
wire \WideOr11~0_combout ;
wire \linkUTW~regout ;
wire \BusA[15]~43_combout ;
wire \BusA[15]~46_combout ;
wire \BusA[8]~47_combout ;
wire \Equal17~0_combout ;
wire \WideOr15~0_combout ;
wire \spi_rst~regout ;
wire \spi_ctrl_instance|clk_count[0]~15 ;
wire \spi_ctrl_instance|clk_count[0]~15COUT1_24 ;
wire \spi_ctrl_instance|clk_count[1]~13 ;
wire \spi_ctrl_instance|clk_count[1]~13COUT1_26 ;
wire \spi_ctrl_instance|clk_count[2]~1 ;
wire \spi_ctrl_instance|clk_count[2]~1COUT1_28 ;
wire \spi_ctrl_instance|clk_count[3]~3 ;
wire \spi_ctrl_instance|clk_count[3]~3COUT1_30 ;
wire \spi_ctrl_instance|clk_count[4]~5 ;
wire \spi_ctrl_instance|clk_count[5]~9 ;
wire \spi_ctrl_instance|clk_count[5]~9COUT1_32 ;
wire \spi_ctrl_instance|clk_count[6]~7 ;
wire \spi_ctrl_instance|clk_count[6]~7COUT1_34 ;
wire \spi_ctrl_instance|LessThan0~0_combout ;
wire \spi_ctrl_instance|LessThan0~1_combout ;
wire \spi_ctrl_instance|spi_clk~regout ;
wire \spi_ctrl_instance|rst_count[1]~13 ;
wire \spi_ctrl_instance|rst_count[1]~13COUT1_22 ;
wire \spi_ctrl_instance|rst_count[2]~1 ;
wire \spi_ctrl_instance|rst_count[2]~1COUT1_24 ;
wire \spi_ctrl_instance|rst_count[3]~3 ;
wire \spi_ctrl_instance|rst_count[3]~3COUT1_26 ;
wire \spi_ctrl_instance|rst_count[4]~5 ;
wire \spi_ctrl_instance|rst_count[5]~7 ;
wire \spi_ctrl_instance|rst_count[5]~7COUT1_28 ;
wire \spi_ctrl_instance|rst_count[6]~9 ;
wire \spi_ctrl_instance|rst_count[6]~9COUT1_30 ;
wire \spi_ctrl_instance|LessThan1~0_combout ;
wire \spi_ctrl_instance|LessThan1~1_combout ;
wire \spi_ctrl_instance|rst_flag~regout ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[0]~5 ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[0]~5COUT1_17 ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[1]~7 ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[1]~7COUT1_19 ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[2]~1 ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[2]~1COUT1_21 ;
wire \spi_ctrl_instance|spi_master_instance|LessThan1~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[3]~3 ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[3]~3COUT1_23 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ;
wire \spi_ctrl_instance|spi_master_instance|data_count[1]~1 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[1]~1COUT1_22 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[2]~11 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[2]~11COUT1_24 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[3]~13 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[3]~13COUT1_26 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[4]~5 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[5]~7 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[5]~7COUT1_28 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[6]~3 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[6]~3COUT1_30 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16_combout ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[0]~10_combout ;
wire \spi_ctrl_instance|spi_master_instance|Decoder0~3_combout ;
wire \linkSBS~regout ;
wire \sm_miso~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|Decoder0~2_combout ;
wire \spi_ctrl_instance|spi_master_instance|Decoder0~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19_combout ;
wire \spi_ctrl_instance|spi_master_instance|Decoder0~1_combout ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[7]~18_combout ;
wire \spi_ctrl_instance|spi_master_instance|Decoder0~5_combout ;
wire \spi_ctrl_instance|spi_master_instance|Decoder0~4_combout ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout ;
wire \spi_ctrl_instance|spi_master_instance|Equal0~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[7]~21_combout ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[0]~1 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[0]~1COUT1_31 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[1]~3 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[1]~3COUT1_33 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[2]~13 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[2]~13COUT1_35 ;
wire \spi_ctrl_instance|spi_master_instance|Equal2~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[3]~15 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[3]~15COUT1_37 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[5]~9 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[5]~9COUT1_39 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[6]~5 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[6]~5COUT1_41 ;
wire \spi_ctrl_instance|spi_master_instance|Equal2~1_combout ;
wire \spi_ctrl_instance|spi_master_instance|receive_status~regout ;
wire \linkSHL~regout ;
wire \linkSBM~regout ;
wire \BusA[17]~48_combout ;
wire \BusA[17]~49_combout ;
wire \BusA[17]~50_combout ;
wire \WideOr11~1_combout ;
wire \linkSHS~regout ;
wire \linkSHM~regout ;
wire \spi_ctrl_instance|spi_master_instance|spi_clkr~regout ;
wire \BusB[69]~42_combout ;
wire \BusB[69]~43_combout ;
wire \spi_slave_rst~regout ;
wire \spi_slave_instance|Equal0~0 ;
wire \spi_slave_instance|byte_received~regout ;
wire \spi_slave_instance|cnt[1]~13 ;
wire \spi_slave_instance|cnt[1]~13COUT1_22 ;
wire \spi_slave_instance|cnt[2]~11 ;
wire \spi_slave_instance|cnt[2]~11COUT1_24 ;
wire \spi_slave_instance|cnt[3]~9 ;
wire \spi_slave_instance|cnt[3]~9COUT1_26 ;
wire \spi_slave_instance|cnt[4]~7 ;
wire \spi_slave_instance|cnt[5]~5 ;
wire \spi_slave_instance|cnt[5]~5COUT1_28 ;
wire \spi_slave_instance|cnt[6]~3 ;
wire \spi_slave_instance|cnt[6]~3COUT1_30 ;
wire \spi_slave_instance|Equal4~0_combout ;
wire \spi_slave_instance|Equal1~0 ;
wire \linkSPI~regout ;
wire \BusB[71]~44_combout ;
wire \BusB[71]~45_combout ;
wire \BusB[71]~46_combout ;
wire \spi_ctrl_instance|spi_master_instance|spi_mosir~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7COUT1_24 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3COUT1_26 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1COUT1_28 ;
wire \spi_ctrl_instance|spi_master_instance|Mux0~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|Mux0~1_combout ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5COUT1_30 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_32 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11COUT1_34 ;
wire \spi_ctrl_instance|spi_master_instance|Mux0~2_combout ;
wire \spi_ctrl_instance|spi_master_instance|Mux0~3_combout ;
wire \spi_ctrl_instance|spi_master_instance|spi_mosir~regout ;
wire \BusB[73]~47_combout ;
wire \spi_ctrl_instance|spi_master_instance|Equal1~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|Equal1~1_combout ;
wire \spi_ctrl_instance|cs_n~regout ;
wire \BusB[75]~48_combout ;
wire \linkPML~regout ;
wire \BusC[97]~2_combout ;
wire \linkMHO~regout ;
wire \linkFRT~regout ;
wire \BusC[97]~3_combout ;
wire \BusC[97]~4_combout ;
wire [7:0] \spi_ctrl_instance|clk_count ;
wire [7:0] \spi_slave_instance|byte_data_sent ;
wire [7:0] \spi_slave_instance|cnt ;
wire [2:0] \spi_slave_instance|sckr ;
wire [7:0] \spi_ctrl_instance|spi_master_instance|data_count ;
wire [31:0] Buff_temp;
wire [4:0] \spi_ctrl_instance|spi_master_instance|cnt8 ;
wire [7:0] \spi_ctrl_instance|spi_master_instance|recv_detect ;
wire [7:0] \spi_ctrl_instance|spi_master_instance|spi_tx_db ;
wire [7:0] \spi_ctrl_instance|spi_master_instance|spi_rx_dbr ;
wire [3:0] \my_uart_rx|rx_count ;
wire [7:0] \spi_ctrl_instance|rst_count ;
wire [7:0] \my_uart_rx|rx_data_temp ;
wire [7:0] \my_uart_rx|rx_data_reg ;
wire [12:0] \speed_select|cnt_rx ;
wire [23:0] Rx_cmd;
wire [2:0] \spi_slave_instance|bitcnt ;


// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[2]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusA[2]~8 ),
	.padio(BusA[2]));
// synopsys translate_off
defparam \BusA[2]~I .open_drain_output = "true";
defparam \BusA[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[16]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusA[16]~14 ),
	.padio(BusA[16]));
// synopsys translate_off
defparam \BusA[16]~I .open_drain_output = "true";
defparam \BusA[16]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[17]~I (
	.datain(\BusA[17]~49_combout ),
	.oe(\BusA[17]~50_combout ),
	.combout(\BusA[17]~15 ),
	.padio(BusA[17]));
// synopsys translate_off
defparam \BusA[17]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[18]~I (
	.datain(\BusB[71]~12 ),
	.oe(\linkSHS~regout ),
	.combout(\BusA[18]~16 ),
	.padio(BusA[18]));
// synopsys translate_off
defparam \BusA[18]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[19]~I (
	.datain(\BusB[73]~13 ),
	.oe(\linkSHM~regout ),
	.combout(\BusA[19]~17 ),
	.padio(BusA[19]));
// synopsys translate_off
defparam \BusA[19]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[20]~I (
	.datain(\BusB[75]~14 ),
	.oe(\linkSHM~regout ),
	.combout(\BusA[20]~18 ),
	.padio(BusA[20]));
// synopsys translate_off
defparam \BusA[20]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[21]~I (
	.datain(\BusB[69]~11 ),
	.oe(\linkSHM~regout ),
	.combout(\BusA[21]~19 ),
	.padio(BusA[21]));
// synopsys translate_off
defparam \BusA[21]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[69]~I (
	.datain(\BusB[69]~42_combout ),
	.oe(\BusB[69]~43_combout ),
	.combout(\BusB[69]~11 ),
	.padio(BusB[69]));
// synopsys translate_off
defparam \BusB[69]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[71]~I (
	.datain(\BusB[71]~45_combout ),
	.oe(\BusB[71]~46_combout ),
	.combout(\BusB[71]~12 ),
	.padio(BusB[71]));
// synopsys translate_off
defparam \BusB[71]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[73]~I (
	.datain(\BusB[73]~47_combout ),
	.oe(\BusB[69]~43_combout ),
	.combout(\BusB[73]~13 ),
	.padio(BusB[73]));
// synopsys translate_off
defparam \BusB[73]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[75]~I (
	.datain(\BusB[75]~48_combout ),
	.oe(\BusB[69]~43_combout ),
	.combout(\BusB[75]~14 ),
	.padio(BusB[75]));
// synopsys translate_off
defparam \BusB[75]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[85]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusB[85]~17 ),
	.padio(BusB[85]));
// synopsys translate_off
defparam \BusB[85]~I .open_drain_output = "true";
defparam \BusB[85]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[86]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusB[86]~18 ),
	.padio(BusB[86]));
// synopsys translate_off
defparam \BusB[86]~I .open_drain_output = "true";
defparam \BusB[86]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[87]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusB[87]~19 ),
	.padio(BusB[87]));
// synopsys translate_off
defparam \BusB[87]~I .open_drain_output = "true";
defparam \BusB[87]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst_n~combout ),
	.padio(rst_n));
// synopsys translate_off
defparam \rst_n~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxii_lcell \speed_select|cnt_rx[0] (
// Equation(s):
// \speed_select|cnt_rx [0] = DFFEAS((!\speed_select|cnt_rx [0]), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[0]~21  = CARRY((\speed_select|cnt_rx [0]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [0]),
	.cout(\speed_select|cnt_rx[0]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[0] .lut_mask = "55aa";
defparam \speed_select|cnt_rx[0] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[0] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[0] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[0] .sum_lutc_input = "datac";
defparam \speed_select|cnt_rx[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \speed_select|cnt_rx[1] (
// Equation(s):
// \speed_select|cnt_rx [1] = DFFEAS(\speed_select|cnt_rx [1] $ ((((\speed_select|cnt_rx[0]~21 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[1]~23  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))
// \speed_select|cnt_rx[1]~23COUT1_37  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [1]),
	.cout(),
	.cout0(\speed_select|cnt_rx[1]~23 ),
	.cout1(\speed_select|cnt_rx[1]~23COUT1_37 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[1] .cin_used = "true";
defparam \speed_select|cnt_rx[1] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[1] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[1] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[1] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[1] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \speed_select|cnt_rx[2] (
// Equation(s):
// \speed_select|cnt_rx [2] = DFFEAS(\speed_select|cnt_rx [2] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23COUT1_37 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[2]~25  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23 ))))
// \speed_select|cnt_rx[2]~25COUT1_39  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23COUT1_37 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[1]~23 ),
	.cin1(\speed_select|cnt_rx[1]~23COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [2]),
	.cout(),
	.cout0(\speed_select|cnt_rx[2]~25 ),
	.cout1(\speed_select|cnt_rx[2]~25COUT1_39 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[2] .cin0_used = "true";
defparam \speed_select|cnt_rx[2] .cin1_used = "true";
defparam \speed_select|cnt_rx[2] .cin_used = "true";
defparam \speed_select|cnt_rx[2] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[2] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[2] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[2] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[2] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \speed_select|cnt_rx[3] (
// Equation(s):
// \speed_select|cnt_rx [3] = DFFEAS((\speed_select|cnt_rx [3] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25COUT1_39 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[3]~17  = CARRY(((!\speed_select|cnt_rx[2]~25 ) # (!\speed_select|cnt_rx [3])))
// \speed_select|cnt_rx[3]~17COUT1_41  = CARRY(((!\speed_select|cnt_rx[2]~25COUT1_39 ) # (!\speed_select|cnt_rx [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[2]~25 ),
	.cin1(\speed_select|cnt_rx[2]~25COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [3]),
	.cout(),
	.cout0(\speed_select|cnt_rx[3]~17 ),
	.cout1(\speed_select|cnt_rx[3]~17COUT1_41 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[3] .cin0_used = "true";
defparam \speed_select|cnt_rx[3] .cin1_used = "true";
defparam \speed_select|cnt_rx[3] .cin_used = "true";
defparam \speed_select|cnt_rx[3] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[3] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[3] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[3] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[3] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \speed_select|cnt_rx[4] (
// Equation(s):
// \speed_select|cnt_rx [4] = DFFEAS(\speed_select|cnt_rx [4] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17COUT1_41 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[4]~19  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17 ))))
// \speed_select|cnt_rx[4]~19COUT1_43  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17COUT1_41 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[3]~17 ),
	.cin1(\speed_select|cnt_rx[3]~17COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [4]),
	.cout(),
	.cout0(\speed_select|cnt_rx[4]~19 ),
	.cout1(\speed_select|cnt_rx[4]~19COUT1_43 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[4] .cin0_used = "true";
defparam \speed_select|cnt_rx[4] .cin1_used = "true";
defparam \speed_select|cnt_rx[4] .cin_used = "true";
defparam \speed_select|cnt_rx[4] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[4] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[4] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[4] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[4] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxii_lcell \speed_select|cnt_rx[5] (
// Equation(s):
// \speed_select|cnt_rx [5] = DFFEAS((\speed_select|cnt_rx [5] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19COUT1_43 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[5]~13  = CARRY(((!\speed_select|cnt_rx[4]~19COUT1_43 ) # (!\speed_select|cnt_rx [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[4]~19 ),
	.cin1(\speed_select|cnt_rx[4]~19COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [5]),
	.cout(\speed_select|cnt_rx[5]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[5] .cin0_used = "true";
defparam \speed_select|cnt_rx[5] .cin1_used = "true";
defparam \speed_select|cnt_rx[5] .cin_used = "true";
defparam \speed_select|cnt_rx[5] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[5] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[5] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[5] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[5] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \speed_select|cnt_rx[6] (
// Equation(s):
// \speed_select|cnt_rx [6] = DFFEAS((\speed_select|cnt_rx [6] $ ((!\speed_select|cnt_rx[5]~13 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[6]~11  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))
// \speed_select|cnt_rx[6]~11COUT1_45  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [6]),
	.cout(),
	.cout0(\speed_select|cnt_rx[6]~11 ),
	.cout1(\speed_select|cnt_rx[6]~11COUT1_45 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[6] .cin_used = "true";
defparam \speed_select|cnt_rx[6] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[6] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[6] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[6] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[6] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \speed_select|cnt_rx[7] (
// Equation(s):
// \speed_select|cnt_rx [7] = DFFEAS((\speed_select|cnt_rx [7] $ (((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11COUT1_45 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[7]~15  = CARRY(((!\speed_select|cnt_rx[6]~11 ) # (!\speed_select|cnt_rx [7])))
// \speed_select|cnt_rx[7]~15COUT1_47  = CARRY(((!\speed_select|cnt_rx[6]~11COUT1_45 ) # (!\speed_select|cnt_rx [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[6]~11 ),
	.cin1(\speed_select|cnt_rx[6]~11COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [7]),
	.cout(),
	.cout0(\speed_select|cnt_rx[7]~15 ),
	.cout1(\speed_select|cnt_rx[7]~15COUT1_47 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[7] .cin0_used = "true";
defparam \speed_select|cnt_rx[7] .cin1_used = "true";
defparam \speed_select|cnt_rx[7] .cin_used = "true";
defparam \speed_select|cnt_rx[7] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[7] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[7] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[7] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[7] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxii_lcell \speed_select|LessThan0~0 (
// Equation(s):
// \speed_select|LessThan0~0_combout  = ((!\speed_select|cnt_rx [3] & (!\speed_select|cnt_rx [1] & !\speed_select|cnt_rx [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(\speed_select|cnt_rx [1]),
	.datad(\speed_select|cnt_rx [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~0 .lut_mask = "0003";
defparam \speed_select|LessThan0~0 .operation_mode = "normal";
defparam \speed_select|LessThan0~0 .output_mode = "comb_only";
defparam \speed_select|LessThan0~0 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~0 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N9
maxii_lcell \speed_select|LessThan0~1 (
// Equation(s):
// \speed_select|LessThan0~1_combout  = (!\speed_select|cnt_rx [6] & (((\speed_select|LessThan0~0_combout ) # (!\speed_select|cnt_rx [5])) # (!\speed_select|cnt_rx [4])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [6]),
	.datab(\speed_select|cnt_rx [4]),
	.datac(\speed_select|cnt_rx [5]),
	.datad(\speed_select|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~1 .lut_mask = "5515";
defparam \speed_select|LessThan0~1 .operation_mode = "normal";
defparam \speed_select|LessThan0~1 .output_mode = "comb_only";
defparam \speed_select|LessThan0~1 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~1 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \speed_select|cnt_rx[8] (
// Equation(s):
// \speed_select|cnt_rx [8] = DFFEAS((\speed_select|cnt_rx [8] $ ((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15COUT1_47 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[8]~9  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15 )))
// \speed_select|cnt_rx[8]~9COUT1_49  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15COUT1_47 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[7]~15 ),
	.cin1(\speed_select|cnt_rx[7]~15COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [8]),
	.cout(),
	.cout0(\speed_select|cnt_rx[8]~9 ),
	.cout1(\speed_select|cnt_rx[8]~9COUT1_49 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[8] .cin0_used = "true";
defparam \speed_select|cnt_rx[8] .cin1_used = "true";
defparam \speed_select|cnt_rx[8] .cin_used = "true";
defparam \speed_select|cnt_rx[8] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[8] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[8] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[8] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[8] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \speed_select|cnt_rx[9] (
// Equation(s):
// \speed_select|cnt_rx [9] = DFFEAS(\speed_select|cnt_rx [9] $ (((((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9COUT1_49 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[9]~1  = CARRY(((!\speed_select|cnt_rx[8]~9 )) # (!\speed_select|cnt_rx [9]))
// \speed_select|cnt_rx[9]~1COUT1_51  = CARRY(((!\speed_select|cnt_rx[8]~9COUT1_49 )) # (!\speed_select|cnt_rx [9]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[8]~9 ),
	.cin1(\speed_select|cnt_rx[8]~9COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [9]),
	.cout(),
	.cout0(\speed_select|cnt_rx[9]~1 ),
	.cout1(\speed_select|cnt_rx[9]~1COUT1_51 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[9] .cin0_used = "true";
defparam \speed_select|cnt_rx[9] .cin1_used = "true";
defparam \speed_select|cnt_rx[9] .cin_used = "true";
defparam \speed_select|cnt_rx[9] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[9] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[9] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[9] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[9] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \speed_select|cnt_rx[10] (
// Equation(s):
// \speed_select|cnt_rx [10] = DFFEAS(\speed_select|cnt_rx [10] $ ((((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1COUT1_51 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[10]~5  = CARRY((\speed_select|cnt_rx [10] & ((!\speed_select|cnt_rx[9]~1COUT1_51 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[9]~1 ),
	.cin1(\speed_select|cnt_rx[9]~1COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [10]),
	.cout(\speed_select|cnt_rx[10]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[10] .cin0_used = "true";
defparam \speed_select|cnt_rx[10] .cin1_used = "true";
defparam \speed_select|cnt_rx[10] .cin_used = "true";
defparam \speed_select|cnt_rx[10] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[10] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[10] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[10] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[10] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \speed_select|cnt_rx[11] (
// Equation(s):
// \speed_select|cnt_rx [11] = DFFEAS(\speed_select|cnt_rx [11] $ ((((\speed_select|cnt_rx[10]~5 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[11]~7  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))
// \speed_select|cnt_rx[11]~7COUT1_53  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [11]),
	.cout(),
	.cout0(\speed_select|cnt_rx[11]~7 ),
	.cout1(\speed_select|cnt_rx[11]~7COUT1_53 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[11] .cin_used = "true";
defparam \speed_select|cnt_rx[11] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[11] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[11] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[11] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[11] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \speed_select|cnt_rx[12] (
// Equation(s):
// \speed_select|cnt_rx [12] = DFFEAS((((!\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7 ) # (\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7COUT1_53 ) $ (!\speed_select|cnt_rx [12]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\speed_select|cnt_rx [12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(\speed_select|cnt_rx[11]~7 ),
	.cin1(\speed_select|cnt_rx[11]~7COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[12] .cin0_used = "true";
defparam \speed_select|cnt_rx[12] .cin1_used = "true";
defparam \speed_select|cnt_rx[12] .cin_used = "true";
defparam \speed_select|cnt_rx[12] .lut_mask = "f00f";
defparam \speed_select|cnt_rx[12] .operation_mode = "normal";
defparam \speed_select|cnt_rx[12] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[12] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[12] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[12] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rs232_rx~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rs232_rx~combout ),
	.padio(rs232_rx));
// synopsys translate_off
defparam \rs232_rx~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxii_lcell \my_uart_rx|rx_count[2] (
// Equation(s):
// \my_uart_rx|rx_count [2] = DFFEAS(\my_uart_rx|rx_count [2] $ (((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [1] & \my_uart_rx|rx_count [0])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[2] .lut_mask = "bf40";
defparam \my_uart_rx|rx_count[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxii_lcell \my_uart_rx|rx_count[0] (
// Equation(s):
// \my_uart_rx|rx_count [0] = DFFEAS(\my_uart_rx|rx_count [0] $ ((((!\my_uart_rx|rx_count [2] & !\my_uart_rx|rx_count [1])) # (!\my_uart_rx|rx_count [3]))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[0] .lut_mask = "c837";
defparam \my_uart_rx|rx_count[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxii_lcell \my_uart_rx|rx_count[3] (
// Equation(s):
// \my_uart_rx|rx_count [3] = DFFEAS((\my_uart_rx|rx_count [3] & ((\my_uart_rx|rx_count [1]) # ((\my_uart_rx|rx_count [2]) # (!\my_uart_rx|rx_count [0])))) # (!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_count [0] & 
// \my_uart_rx|rx_count [2]))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[3] .lut_mask = "ea8a";
defparam \my_uart_rx|rx_count[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxii_lcell \my_uart_rx|rx_count[1] (
// Equation(s):
// \my_uart_rx|rx_count [1] = DFFEAS((\my_uart_rx|rx_count [1] $ (((!\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [0])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[1] .lut_mask = "c3cc";
defparam \my_uart_rx|rx_count[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxii_lcell \my_uart_rx|rx_data_reg[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~0_combout  = (((!\my_uart_rx|rx_count [3] & !\my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~0 .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N0
maxii_lcell \my_uart_rx|rx_complete_reg~1 (
// Equation(s):
// \my_uart_rx|rx_complete_reg~1_combout  = (((!\rst_n~combout ) # (!\my_uart_rx|rx_enable_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_enable_reg~regout ),
	.datad(\rst_n~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_complete_reg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg~1 .lut_mask = "0fff";
defparam \my_uart_rx|rx_complete_reg~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_complete_reg~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N1
maxii_lcell \my_uart_rx|rx_complete_reg (
// Equation(s):
// \my_uart_rx|rx_complete_reg~regout  = DFFEAS((\my_uart_rx|rx_complete_reg~regout ) # ((!\my_uart_rx|rx_count [1] & (!\my_uart_rx|rx_count [0] & \my_uart_rx|rx_data_reg[7]~0_combout ))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// !\my_uart_rx|rx_complete_reg~1_combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datad(\my_uart_rx|rx_complete_reg~regout ),
	.aclr(\my_uart_rx|rx_complete_reg~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_complete_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg .lut_mask = "ff10";
defparam \my_uart_rx|rx_complete_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_complete_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxii_lcell \my_uart_rx|rx_enable_reg~0 (
// Equation(s):
// \my_uart_rx|rx_enable_reg~0_combout  = (((\my_uart_rx|rx_complete_reg~regout )) # (!\rst_n~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst_n~combout ),
	.datac(vcc),
	.datad(\my_uart_rx|rx_complete_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_enable_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg~0 .lut_mask = "ff33";
defparam \my_uart_rx|rx_enable_reg~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_enable_reg~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxii_lcell \my_uart_rx|rx_enable_reg (
// Equation(s):
// \my_uart_rx|rx_enable_reg~regout  = DFFEAS(VCC, !\rs232_rx~combout , !\my_uart_rx|rx_enable_reg~0_combout , , , , , , )

	.clk(!\rs232_rx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\my_uart_rx|rx_enable_reg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_enable_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg .lut_mask = "ffff";
defparam \my_uart_rx|rx_enable_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_enable_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \speed_select|always2~0 (
// Equation(s):
// \speed_select|always2~0_combout  = (((!\speed_select|cnt_rx [9] & \my_uart_rx|rx_enable_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\speed_select|cnt_rx [9]),
	.datad(\my_uart_rx|rx_enable_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~0 .lut_mask = "0f00";
defparam \speed_select|always2~0 .operation_mode = "normal";
defparam \speed_select|always2~0 .output_mode = "comb_only";
defparam \speed_select|always2~0 .register_cascade_mode = "off";
defparam \speed_select|always2~0 .sum_lutc_input = "datac";
defparam \speed_select|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \speed_select|always2~1 (
// Equation(s):
// \speed_select|always2~1_combout  = (!\speed_select|cnt_rx [12] & (!\speed_select|cnt_rx [11] & (!\speed_select|cnt_rx [10] & \speed_select|always2~0_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [12]),
	.datab(\speed_select|cnt_rx [11]),
	.datac(\speed_select|cnt_rx [10]),
	.datad(\speed_select|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~1 .lut_mask = "0100";
defparam \speed_select|always2~1 .operation_mode = "normal";
defparam \speed_select|always2~1 .output_mode = "comb_only";
defparam \speed_select|always2~1 .register_cascade_mode = "off";
defparam \speed_select|always2~1 .sum_lutc_input = "datac";
defparam \speed_select|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxii_lcell \speed_select|always1~0 (
// Equation(s):
// \speed_select|always1~0_combout  = ((\speed_select|cnt_rx [7] & (\speed_select|cnt_rx [8] & !\speed_select|LessThan0~1_combout ))) # (!\speed_select|always2~1_combout )

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [7]),
	.datab(\speed_select|cnt_rx [8]),
	.datac(\speed_select|LessThan0~1_combout ),
	.datad(\speed_select|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always1~0 .lut_mask = "08ff";
defparam \speed_select|always1~0 .operation_mode = "normal";
defparam \speed_select|always1~0 .output_mode = "comb_only";
defparam \speed_select|always1~0 .register_cascade_mode = "off";
defparam \speed_select|always1~0 .sum_lutc_input = "datac";
defparam \speed_select|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \speed_select|always2~2 (
// Equation(s):
// \speed_select|always2~2_combout  = (\speed_select|cnt_rx [2]) # ((\speed_select|cnt_rx [1] & ((\speed_select|cnt_rx [0]) # (\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [1] & (\speed_select|cnt_rx [0] & \speed_select|cnt_rx [7])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(\speed_select|cnt_rx [0]),
	.datac(\speed_select|cnt_rx [2]),
	.datad(\speed_select|cnt_rx [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~2 .lut_mask = "fef8";
defparam \speed_select|always2~2 .operation_mode = "normal";
defparam \speed_select|always2~2 .output_mode = "comb_only";
defparam \speed_select|always2~2 .register_cascade_mode = "off";
defparam \speed_select|always2~2 .sum_lutc_input = "datac";
defparam \speed_select|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \speed_select|always2~3 (
// Equation(s):
// \speed_select|always2~3_combout  = (\speed_select|cnt_rx [4] & (((\speed_select|cnt_rx [3] & \speed_select|always2~2_combout )) # (!\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [4] & (\speed_select|cnt_rx [3] & (!\speed_select|cnt_rx [7] & 
// \speed_select|always2~2_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(\speed_select|cnt_rx [3]),
	.datac(\speed_select|cnt_rx [7]),
	.datad(\speed_select|always2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~3 .lut_mask = "8e0a";
defparam \speed_select|always2~3 .operation_mode = "normal";
defparam \speed_select|always2~3 .output_mode = "comb_only";
defparam \speed_select|always2~3 .register_cascade_mode = "off";
defparam \speed_select|always2~3 .sum_lutc_input = "datac";
defparam \speed_select|always2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \speed_select|always2~4 (
// Equation(s):
// \speed_select|always2~4_combout  = (\speed_select|cnt_rx [7] & (((!\speed_select|cnt_rx [5] & !\speed_select|always2~3_combout )) # (!\speed_select|cnt_rx [6]))) # (!\speed_select|cnt_rx [7] & ((\speed_select|cnt_rx [5]) # ((\speed_select|cnt_rx [6]) # 
// (\speed_select|always2~3_combout ))))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [5]),
	.datab(\speed_select|cnt_rx [7]),
	.datac(\speed_select|cnt_rx [6]),
	.datad(\speed_select|always2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~4 .lut_mask = "3f7e";
defparam \speed_select|always2~4 .operation_mode = "normal";
defparam \speed_select|always2~4 .output_mode = "comb_only";
defparam \speed_select|always2~4 .register_cascade_mode = "off";
defparam \speed_select|always2~4 .sum_lutc_input = "datac";
defparam \speed_select|always2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \speed_select|buad_clk_rx_reg (
// Equation(s):
// \speed_select|buad_clk_rx_reg~regout  = DFFEAS(((!\speed_select|cnt_rx [8] & (\speed_select|always2~4_combout  & \speed_select|always2~1_combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [8]),
	.datac(\speed_select|always2~4_combout ),
	.datad(\speed_select|always2~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|buad_clk_rx_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|buad_clk_rx_reg .lut_mask = "3000";
defparam \speed_select|buad_clk_rx_reg .operation_mode = "normal";
defparam \speed_select|buad_clk_rx_reg .output_mode = "reg_only";
defparam \speed_select|buad_clk_rx_reg .register_cascade_mode = "off";
defparam \speed_select|buad_clk_rx_reg .sum_lutc_input = "datac";
defparam \speed_select|buad_clk_rx_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxii_lcell \my_uart_rx|rx_data_temp[1]~4 (
// Equation(s):
// \my_uart_rx|rx_data_temp[1]~4_combout  = (\rs232_rx~combout  & (((\my_uart_rx|rx_count [1]))))

	.clk(gnd),
	.dataa(\rs232_rx~combout ),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1]~4 .lut_mask = "a0a0";
defparam \my_uart_rx|rx_data_temp[1]~4 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1]~4 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[1]~4 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1]~4 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N3
maxii_lcell \my_uart_rx|rx_data_temp[1] (
// Equation(s):
// \my_uart_rx|rx_data_temp [1] = DFFEAS((\my_uart_rx|rx_data_reg[7]~0_combout  & ((\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_data_temp[1]~4_combout )) # (!\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_temp [1]))))) # 
// (!\my_uart_rx|rx_data_reg[7]~0_combout  & (((\my_uart_rx|rx_data_temp [1])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.datad(\my_uart_rx|rx_data_temp [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1] .lut_mask = "f780";
defparam \my_uart_rx|rx_data_temp[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxii_lcell \my_uart_rx|rx_data_reg[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~1_combout  = (!\my_uart_rx|rx_count [1] & (!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_enable_reg~regout  & \my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_enable_reg~regout ),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~1 .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxii_lcell \my_uart_rx|rx_data_reg[1] (
// Equation(s):
// \my_uart_rx|rx_data_reg [1] = DFFEAS((((\my_uart_rx|rx_data_temp [1]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_data_temp [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[1] .lut_mask = "ff00";
defparam \my_uart_rx|rx_data_reg[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxii_lcell \my_uart_rx|Mux7~3 (
// Equation(s):
// \my_uart_rx|Mux7~3_combout  = (\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_count [2] & (\rs232_rx~combout )) # (!\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_data_temp [4]))))) # (!\my_uart_rx|rx_count [1] & (((\my_uart_rx|rx_count [2] & 
// \my_uart_rx|rx_data_temp [4]))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_data_temp [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~3 .lut_mask = "da80";
defparam \my_uart_rx|Mux7~3 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~3 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~3 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~3 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxii_lcell \my_uart_rx|Mux7~2 (
// Equation(s):
// \my_uart_rx|Mux7~2_combout  = ((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [2] $ (\my_uart_rx|rx_count [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~2 .lut_mask = "030c";
defparam \my_uart_rx|Mux7~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxii_lcell \my_uart_rx|rx_data_temp[4] (
// Equation(s):
// \my_uart_rx|rx_data_temp [4] = DFFEAS((!\my_uart_rx|rx_count [3] & (\my_uart_rx|Mux7~3_combout  & (\my_uart_rx|rx_count [0] $ (\my_uart_rx|rx_count [2])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux7~2_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|Mux7~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[4] .lut_mask = "1400";
defparam \my_uart_rx|rx_data_temp[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxii_lcell \my_uart_rx|rx_data_reg[4] (
// Equation(s):
// \my_uart_rx|rx_data_reg [4] = DFFEAS((((\my_uart_rx|rx_data_temp [4]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_data_temp [4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[4] .lut_mask = "ff00";
defparam \my_uart_rx|rx_data_reg[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxii_lcell \my_uart_rx|Mux8~0 (
// Equation(s):
// \my_uart_rx|Mux8~0_combout  = ((\rs232_rx~combout  & (!\my_uart_rx|rx_count [1] & \my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux8~0 .lut_mask = "0c00";
defparam \my_uart_rx|Mux8~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux8~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux8~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux8~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxii_lcell \my_uart_rx|rx_data_temp[2] (
// Equation(s):
// \my_uart_rx|rx_data_temp [2] = DFFEAS((\my_uart_rx|Mux7~2_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_temp [2])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux7~2_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux8~0_combout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_data_temp [2]),
	.datad(\my_uart_rx|Mux7~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[2] .lut_mask = "ea00";
defparam \my_uart_rx|rx_data_temp[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxii_lcell \my_uart_rx|rx_data_temp[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~1_combout  = ((!\my_uart_rx|rx_count [1] & ((!\my_uart_rx|rx_count [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(vcc),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~1 .lut_mask = "0033";
defparam \my_uart_rx|rx_data_temp[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N6
maxii_lcell \my_uart_rx|rx_data_temp[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~0_combout  = (\my_uart_rx|rx_count [3] & (!\my_uart_rx|rx_count [2] & (!\my_uart_rx|rx_count [1] & \rs232_rx~combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\rs232_rx~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~0 .lut_mask = "0200";
defparam \my_uart_rx|rx_data_temp[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N9
maxii_lcell \my_uart_rx|rx_data_temp[7] (
// Equation(s):
// \my_uart_rx|rx_data_temp [7] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((!\my_uart_rx|rx_data_temp[7]~1_combout  & \my_uart_rx|rx_data_temp [7])))) # (!\my_uart_rx|rx_count [0] & (((\my_uart_rx|rx_data_temp [7])))), 
// !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.datac(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.datad(\my_uart_rx|rx_data_temp [7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7] .lut_mask = "f7a0";
defparam \my_uart_rx|rx_data_temp[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N7
maxii_lcell \my_uart_rx|Mux5~0 (
// Equation(s):
// \my_uart_rx|Mux5~0_combout  = ((\my_uart_rx|rx_count [0] $ (\my_uart_rx|rx_count [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux5~0 .lut_mask = "0ff0";
defparam \my_uart_rx|Mux5~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux5~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux5~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux5~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N5
maxii_lcell \my_uart_rx|rx_data_temp[6] (
// Equation(s):
// \my_uart_rx|rx_data_temp [6] = DFFEAS((\my_uart_rx|Mux5~0_combout  & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((\my_uart_rx|rx_data_temp [6] & !\my_uart_rx|rx_data_temp[7]~1_combout )))) # (!\my_uart_rx|Mux5~0_combout  & (\my_uart_rx|rx_data_temp 
// [6])), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp [6]),
	.datab(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.datac(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.datad(\my_uart_rx|Mux5~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[6] .lut_mask = "f2aa";
defparam \my_uart_rx|rx_data_temp[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxii_lcell \my_uart_rx|rx_data_reg[6] (
// Equation(s):
// \my_uart_rx|rx_data_reg [6] = DFFEAS((((\my_uart_rx|rx_data_temp [6]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_data_temp [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[6] .lut_mask = "ff00";
defparam \my_uart_rx|rx_data_reg[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxii_lcell \my_uart_rx|rx_data_reg[7] (
// Equation(s):
// \Equal0~0  = (((!B1_rx_data_reg[7] & !\my_uart_rx|rx_data_reg [6])))
// \my_uart_rx|rx_data_reg [7] = DFFEAS(\Equal0~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [7], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [7]),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0 ),
	.regout(\my_uart_rx|rx_data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7] .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxii_lcell \my_uart_rx|rx_data_reg[2] (
// Equation(s):
// \Equal0~1  = (!\my_uart_rx|rx_data_reg [1] & (!\my_uart_rx|rx_data_reg [4] & (B1_rx_data_reg[2] & \Equal0~0 )))
// \my_uart_rx|rx_data_reg [2] = DFFEAS(\Equal0~1 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [2], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [1]),
	.datab(\my_uart_rx|rx_data_reg [4]),
	.datac(\my_uart_rx|rx_data_temp [2]),
	.datad(\Equal0~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1 ),
	.regout(\my_uart_rx|rx_data_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[2] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[2] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[2] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxii_lcell \my_uart_rx|Mux2~0 (
// Equation(s):
// \my_uart_rx|Mux2~0_combout  = (((!\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux2~0 .lut_mask = "0f00";
defparam \my_uart_rx|Mux2~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux2~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux2~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux2~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N7
maxii_lcell \my_uart_rx|rx_data_temp[3] (
// Equation(s):
// \my_uart_rx|rx_data_temp [3] = DFFEAS((\my_uart_rx|Mux2~0_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_data_temp [3] & \my_uart_rx|rx_count [1])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux2~0_combout ),
	.datab(\my_uart_rx|Mux8~0_combout ),
	.datac(\my_uart_rx|rx_data_temp [3]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[3] .lut_mask = "a888";
defparam \my_uart_rx|rx_data_temp[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N0
maxii_lcell \my_uart_rx|rx_data_temp[0]~6 (
// Equation(s):
// \my_uart_rx|rx_data_temp[0]~6_combout  = (\my_uart_rx|rx_data_temp [0] & ((\my_uart_rx|rx_count [0] $ (!\my_uart_rx|rx_count [1])) # (!\my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datad(\my_uart_rx|rx_data_temp [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0]~6 .lut_mask = "9f00";
defparam \my_uart_rx|rx_data_temp[0]~6 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0]~6 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[0]~6 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0]~6 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N1
maxii_lcell \my_uart_rx|rx_data_temp[0] (
// Equation(s):
// \my_uart_rx|rx_data_temp [0] = DFFEAS((\my_uart_rx|rx_data_temp[0]~6_combout ) # ((\my_uart_rx|rx_data_reg[7]~0_combout  & (!\my_uart_rx|rx_count [0] & \my_uart_rx|rx_data_temp[1]~4_combout ))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.datad(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0] .lut_mask = "ff20";
defparam \my_uart_rx|rx_data_temp[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxii_lcell \my_uart_rx|rx_data_reg[0] (
// Equation(s):
// \my_uart_rx|rx_data_reg [0] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [0], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [0]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[0] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxii_lcell \my_uart_rx|rx_data_reg[3] (
// Equation(s):
// \Equal1~0  = (!\my_uart_rx|rx_data_reg [5] & (\Equal0~1  & (B1_rx_data_reg[3] & \my_uart_rx|rx_data_reg [0])))
// \my_uart_rx|rx_data_reg [3] = DFFEAS(\Equal1~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [3], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [5]),
	.datab(\Equal0~1 ),
	.datac(\my_uart_rx|rx_data_temp [3]),
	.datad(\my_uart_rx|rx_data_reg [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0 ),
	.regout(\my_uart_rx|rx_data_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[3] .lut_mask = "4000";
defparam \my_uart_rx|rx_data_reg[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[3] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[3] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N2
maxii_lcell \my_uart_rx|Mux6~2 (
// Equation(s):
// \my_uart_rx|Mux6~2_combout  = (\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_count [1] & (\rs232_rx~combout )) # (!\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_data_temp [5]))))) # (!\my_uart_rx|rx_count [2] & (((\my_uart_rx|rx_count [1] & 
// \my_uart_rx|rx_data_temp [5]))))

	.clk(gnd),
	.dataa(\rs232_rx~combout ),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_data_temp [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux6~2 .lut_mask = "bc80";
defparam \my_uart_rx|Mux6~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux6~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux6~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux6~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N8
maxii_lcell \my_uart_rx|rx_data_temp[5] (
// Equation(s):
// \my_uart_rx|rx_data_temp [5] = DFFEAS(((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [0] & \my_uart_rx|Mux6~2_combout ))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|Mux6~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[5] .lut_mask = "3000";
defparam \my_uart_rx|rx_data_temp[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[5] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[5] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxii_lcell \my_uart_rx|rx_data_reg[5] (
// Equation(s):
// \Equal0~2  = (!\my_uart_rx|rx_data_reg [3] & (!\my_uart_rx|rx_data_reg [0] & (B1_rx_data_reg[5] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [5] = DFFEAS(\Equal0~2 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [5], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [3]),
	.datab(\my_uart_rx|rx_data_reg [0]),
	.datac(\my_uart_rx|rx_data_temp [5]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2 ),
	.regout(\my_uart_rx|rx_data_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[5] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[5] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[5] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell flag_reg(
// Equation(s):
// \flag_reg~regout  = DFFEAS((((!\flag_reg~regout ))), !\my_uart_rx|rx_enable_reg~regout , GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\my_uart_rx|rx_enable_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\flag_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam flag_reg.lut_mask = "00ff";
defparam flag_reg.operation_mode = "normal";
defparam flag_reg.output_mode = "reg_only";
defparam flag_reg.register_cascade_mode = "off";
defparam flag_reg.sum_lutc_input = "datac";
defparam flag_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \Current.WAIT (
// Equation(s):
// \Current.WAIT~regout  = DFFEAS((!\Current.SAVE~regout  & (\Current.IDLE~regout  & (\Flag_temp~regout  $ (!\flag_reg~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Flag_temp~regout ),
	.datab(\Current.SAVE~regout ),
	.datac(\Current.IDLE~regout ),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.WAIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.WAIT .lut_mask = "2010";
defparam \Current.WAIT .operation_mode = "normal";
defparam \Current.WAIT .output_mode = "reg_only";
defparam \Current.WAIT .register_cascade_mode = "off";
defparam \Current.WAIT .sum_lutc_input = "datac";
defparam \Current.WAIT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell Flag_temp(
// Equation(s):
// \Selector1~0  = (\Current.S1~regout  & ((Flag_temp $ (\flag_reg~regout )))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & (Flag_temp $ (\flag_reg~regout ))))
// \Flag_temp~regout  = DFFEAS(\Selector1~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , \flag_reg~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(\flag_reg~regout ),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~0 ),
	.regout(\Flag_temp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam Flag_temp.lut_mask = "0ee0";
defparam Flag_temp.operation_mode = "normal";
defparam Flag_temp.output_mode = "reg_and_comb";
defparam Flag_temp.register_cascade_mode = "off";
defparam Flag_temp.sum_lutc_input = "qfbk";
defparam Flag_temp.synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \always2~0 (
// Equation(s):
// \always2~0_combout  = ((\Flag_temp~regout  $ (\flag_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Flag_temp~regout ),
	.datad(\flag_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always2~0 .lut_mask = "0ff0";
defparam \always2~0 .operation_mode = "normal";
defparam \always2~0 .output_mode = "comb_only";
defparam \always2~0 .register_cascade_mode = "off";
defparam \always2~0 .sum_lutc_input = "datac";
defparam \always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \Current.SAVE (
// Equation(s):
// \Current.SAVE~regout  = DFFEAS((\Current.IDLE~regout  & (\Equal1~0  & (!\Current.SAVE~regout  & \always2~0_combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Equal1~0 ),
	.datac(\Current.SAVE~regout ),
	.datad(\always2~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.SAVE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.SAVE .lut_mask = "0800";
defparam \Current.SAVE .operation_mode = "normal";
defparam \Current.SAVE .output_mode = "reg_only";
defparam \Current.SAVE .register_cascade_mode = "off";
defparam \Current.SAVE .sum_lutc_input = "datac";
defparam \Current.SAVE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxii_lcell \Current.IDLE (
// Equation(s):
// \Current.IDLE~regout  = DFFEAS(((!\Current.SAVE~regout  & ((\Current.IDLE~regout ) # (\Equal0~2 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(vcc),
	.datac(\Current.SAVE~regout ),
	.datad(\Equal0~2 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.IDLE .lut_mask = "0f0a";
defparam \Current.IDLE .operation_mode = "normal";
defparam \Current.IDLE .output_mode = "reg_only";
defparam \Current.IDLE .register_cascade_mode = "off";
defparam \Current.IDLE .sum_lutc_input = "datac";
defparam \Current.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \Current.S1 (
// Equation(s):
// \Current.S1~regout  = DFFEAS((\Current.IDLE~regout  & (!\Equal1~0  & ((\Selector1~0 )))) # (!\Current.IDLE~regout  & ((\Equal0~2 ) # ((!\Equal1~0  & \Selector1~0 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Equal1~0 ),
	.datac(\Equal0~2 ),
	.datad(\Selector1~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.S1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.S1 .lut_mask = "7350";
defparam \Current.S1 .operation_mode = "normal";
defparam \Current.S1 .output_mode = "reg_only";
defparam \Current.S1 .register_cascade_mode = "off";
defparam \Current.S1 .sum_lutc_input = "datac";
defparam \Current.S1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \Buff_temp[1] (
// Equation(s):
// Buff_temp[1] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[1]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [1])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [1])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[1]),
	.datad(\my_uart_rx|rx_data_reg [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[1] .lut_mask = "eca0";
defparam \Buff_temp[1] .operation_mode = "normal";
defparam \Buff_temp[1] .output_mode = "reg_only";
defparam \Buff_temp[1] .register_cascade_mode = "off";
defparam \Buff_temp[1] .sum_lutc_input = "datac";
defparam \Buff_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \Buff_temp[9] (
// Equation(s):
// Buff_temp[9] = DFFEAS((Buff_temp[9] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[1])))) # (!Buff_temp[9] & (\Current.S1~regout  & (Buff_temp[1]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[9]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[1]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[9] .lut_mask = "eac0";
defparam \Buff_temp[9] .operation_mode = "normal";
defparam \Buff_temp[9] .output_mode = "reg_only";
defparam \Buff_temp[9] .register_cascade_mode = "off";
defparam \Buff_temp[9] .sum_lutc_input = "datac";
defparam \Buff_temp[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N5
maxii_lcell \Buff_temp[2] (
// Equation(s):
// Buff_temp[2] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[2]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [2])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [2])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[2]),
	.datad(\my_uart_rx|rx_data_reg [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[2] .lut_mask = "eca0";
defparam \Buff_temp[2] .operation_mode = "normal";
defparam \Buff_temp[2] .output_mode = "reg_only";
defparam \Buff_temp[2] .register_cascade_mode = "off";
defparam \Buff_temp[2] .sum_lutc_input = "datac";
defparam \Buff_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N9
maxii_lcell \Buff_temp[10] (
// Equation(s):
// Buff_temp[10] = DFFEAS((Buff_temp[10] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[2])))) # (!Buff_temp[10] & (\Current.S1~regout  & (Buff_temp[2]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[10]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[2]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[10] .lut_mask = "eac0";
defparam \Buff_temp[10] .operation_mode = "normal";
defparam \Buff_temp[10] .output_mode = "reg_only";
defparam \Buff_temp[10] .register_cascade_mode = "off";
defparam \Buff_temp[10] .sum_lutc_input = "datac";
defparam \Buff_temp[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \Rx_cmd[10] (
// Equation(s):
// \Equal13~0  = (!Rx_cmd[8] & (((!Rx_cmd[10]))))
// Rx_cmd[10] = DFFEAS(\Equal13~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[10], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[8]),
	.datab(vcc),
	.datac(Buff_temp[10]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal13~0 ),
	.regout(Rx_cmd[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[10] .lut_mask = "0505";
defparam \Rx_cmd[10] .operation_mode = "normal";
defparam \Rx_cmd[10] .output_mode = "reg_and_comb";
defparam \Rx_cmd[10] .register_cascade_mode = "off";
defparam \Rx_cmd[10] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \Buff_temp[4] (
// Equation(s):
// Buff_temp[4] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[4]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [4])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [4])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[4]),
	.datad(\my_uart_rx|rx_data_reg [4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[4] .lut_mask = "eca0";
defparam \Buff_temp[4] .operation_mode = "normal";
defparam \Buff_temp[4] .output_mode = "reg_only";
defparam \Buff_temp[4] .register_cascade_mode = "off";
defparam \Buff_temp[4] .sum_lutc_input = "datac";
defparam \Buff_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \Buff_temp[12] (
// Equation(s):
// Buff_temp[12] = DFFEAS((Buff_temp[4] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[12])))) # (!Buff_temp[4] & (((\Current.WAIT~regout  & Buff_temp[12])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[4]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[12] .lut_mask = "f888";
defparam \Buff_temp[12] .operation_mode = "normal";
defparam \Buff_temp[12] .output_mode = "reg_only";
defparam \Buff_temp[12] .register_cascade_mode = "off";
defparam \Buff_temp[12] .sum_lutc_input = "datac";
defparam \Buff_temp[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \Buff_temp[20] (
// Equation(s):
// Buff_temp[20] = DFFEAS((Buff_temp[20] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[12])))) # (!Buff_temp[20] & (\Current.S1~regout  & ((Buff_temp[12])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[20]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[20] .lut_mask = "eca0";
defparam \Buff_temp[20] .operation_mode = "normal";
defparam \Buff_temp[20] .output_mode = "reg_only";
defparam \Buff_temp[20] .register_cascade_mode = "off";
defparam \Buff_temp[20] .sum_lutc_input = "datac";
defparam \Buff_temp[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \Rx_cmd[1] (
// Equation(s):
// \Equal5~0  = (((Rx_cmd[1] & Rx_cmd[0])))
// Rx_cmd[1] = DFFEAS(\Equal5~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[1]),
	.datad(Rx_cmd[0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~0 ),
	.regout(Rx_cmd[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[1] .lut_mask = "f000";
defparam \Rx_cmd[1] .operation_mode = "normal";
defparam \Rx_cmd[1] .output_mode = "reg_and_comb";
defparam \Rx_cmd[1] .register_cascade_mode = "off";
defparam \Rx_cmd[1] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \Rx_cmd[20] (
// Equation(s):
// \Equal8~0  = (!Rx_cmd[10] & (((Rx_cmd[20] & !Rx_cmd[1]))))
// Rx_cmd[20] = DFFEAS(\Equal8~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[20], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[10]),
	.datab(vcc),
	.datac(Buff_temp[20]),
	.datad(Rx_cmd[1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal8~0 ),
	.regout(Rx_cmd[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[20] .lut_mask = "0050";
defparam \Rx_cmd[20] .operation_mode = "normal";
defparam \Rx_cmd[20] .output_mode = "reg_and_comb";
defparam \Rx_cmd[20] .register_cascade_mode = "off";
defparam \Rx_cmd[20] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \Buff_temp[3] (
// Equation(s):
// Buff_temp[3] = DFFEAS((Buff_temp[3] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [3])))) # (!Buff_temp[3] & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [3])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(Buff_temp[3]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(\my_uart_rx|rx_data_reg [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[3] .lut_mask = "eca0";
defparam \Buff_temp[3] .operation_mode = "normal";
defparam \Buff_temp[3] .output_mode = "reg_only";
defparam \Buff_temp[3] .register_cascade_mode = "off";
defparam \Buff_temp[3] .sum_lutc_input = "datac";
defparam \Buff_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \Rx_cmd[3] (
// Equation(s):
// \Equal5~1  = (!Rx_cmd[12] & (Rx_cmd[20] & (!Rx_cmd[3] & \Equal5~0 )))
// Rx_cmd[3] = DFFEAS(\Equal5~1 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[12]),
	.datab(Rx_cmd[20]),
	.datac(Buff_temp[3]),
	.datad(\Equal5~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~1 ),
	.regout(Rx_cmd[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[3] .lut_mask = "0400";
defparam \Rx_cmd[3] .operation_mode = "normal";
defparam \Rx_cmd[3] .output_mode = "reg_and_comb";
defparam \Rx_cmd[3] .register_cascade_mode = "off";
defparam \Rx_cmd[3] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \Buff_temp[0] (
// Equation(s):
// Buff_temp[0] = DFFEAS((Buff_temp[0] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [0])))) # (!Buff_temp[0] & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [0])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(Buff_temp[0]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(\my_uart_rx|rx_data_reg [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[0] .lut_mask = "eca0";
defparam \Buff_temp[0] .operation_mode = "normal";
defparam \Buff_temp[0] .output_mode = "reg_only";
defparam \Buff_temp[0] .register_cascade_mode = "off";
defparam \Buff_temp[0] .sum_lutc_input = "datac";
defparam \Buff_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \Buff_temp[8] (
// Equation(s):
// Buff_temp[8] = DFFEAS((Buff_temp[0] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[8])))) # (!Buff_temp[0] & (((\Current.WAIT~regout  & Buff_temp[8])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[0]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[8]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[8] .lut_mask = "f888";
defparam \Buff_temp[8] .operation_mode = "normal";
defparam \Buff_temp[8] .output_mode = "reg_only";
defparam \Buff_temp[8] .register_cascade_mode = "off";
defparam \Buff_temp[8] .sum_lutc_input = "datac";
defparam \Buff_temp[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \Rx_cmd[4] (
// Equation(s):
// \Equal14~0  = ((!Rx_cmd[11] & (Rx_cmd[4] & !Rx_cmd[3])))
// Rx_cmd[4] = DFFEAS(\Equal14~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[11]),
	.datac(Buff_temp[4]),
	.datad(Rx_cmd[3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal14~0 ),
	.regout(Rx_cmd[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[4] .lut_mask = "0030";
defparam \Rx_cmd[4] .operation_mode = "normal";
defparam \Rx_cmd[4] .output_mode = "reg_and_comb";
defparam \Rx_cmd[4] .register_cascade_mode = "off";
defparam \Rx_cmd[4] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \Rx_cmd[8] (
// Equation(s):
// \Equal21~0  = ((!Rx_cmd[11] & (!Rx_cmd[8] & !Rx_cmd[4])))
// Rx_cmd[8] = DFFEAS(\Equal21~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[11]),
	.datac(Buff_temp[8]),
	.datad(Rx_cmd[4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal21~0 ),
	.regout(Rx_cmd[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[8] .lut_mask = "0003";
defparam \Rx_cmd[8] .operation_mode = "normal";
defparam \Rx_cmd[8] .output_mode = "reg_and_comb";
defparam \Rx_cmd[8] .register_cascade_mode = "off";
defparam \Rx_cmd[8] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \Rx_cmd[0] (
// Equation(s):
// \Equal6~2  = (Rx_cmd[3] & (((Rx_cmd[0] & \Equal21~0 ))))
// Rx_cmd[0] = DFFEAS(\Equal6~2 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[3]),
	.datab(vcc),
	.datac(Buff_temp[0]),
	.datad(\Equal21~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~2 ),
	.regout(Rx_cmd[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[0] .lut_mask = "a000";
defparam \Rx_cmd[0] .operation_mode = "normal";
defparam \Rx_cmd[0] .output_mode = "reg_and_comb";
defparam \Rx_cmd[0] .register_cascade_mode = "off";
defparam \Rx_cmd[0] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \Rx_cmd[12] (
// Equation(s):
// \Equal2~5  = (!Rx_cmd[8] & (!Rx_cmd[0] & (Rx_cmd[12] & !Rx_cmd[1])))
// Rx_cmd[12] = DFFEAS(\Equal2~5 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[12], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[8]),
	.datab(Rx_cmd[0]),
	.datac(Buff_temp[12]),
	.datad(Rx_cmd[1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~5 ),
	.regout(Rx_cmd[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[12] .lut_mask = "0010";
defparam \Rx_cmd[12] .operation_mode = "normal";
defparam \Rx_cmd[12] .output_mode = "reg_and_comb";
defparam \Rx_cmd[12] .register_cascade_mode = "off";
defparam \Rx_cmd[12] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \Buff_temp[11] (
// Equation(s):
// Buff_temp[11] = DFFEAS((Buff_temp[3] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[11])))) # (!Buff_temp[3] & (((\Current.WAIT~regout  & Buff_temp[11])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[3]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[11]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[11] .lut_mask = "f888";
defparam \Buff_temp[11] .operation_mode = "normal";
defparam \Buff_temp[11] .output_mode = "reg_only";
defparam \Buff_temp[11] .register_cascade_mode = "off";
defparam \Buff_temp[11] .sum_lutc_input = "datac";
defparam \Buff_temp[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \Rx_cmd[11] (
// Equation(s):
// \Equal3~1  = (!Rx_cmd[12] & (((Rx_cmd[11] & !Rx_cmd[9]))))
// Rx_cmd[11] = DFFEAS(\Equal3~1 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[11], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[12]),
	.datab(vcc),
	.datac(Buff_temp[11]),
	.datad(Rx_cmd[9]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~1 ),
	.regout(Rx_cmd[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[11] .lut_mask = "0050";
defparam \Rx_cmd[11] .operation_mode = "normal";
defparam \Rx_cmd[11] .output_mode = "reg_and_comb";
defparam \Rx_cmd[11] .register_cascade_mode = "off";
defparam \Rx_cmd[11] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N3
maxii_lcell \Buff_temp[18] (
// Equation(s):
// Buff_temp[18] = DFFEAS((Buff_temp[10] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[18])))) # (!Buff_temp[10] & (((\Current.WAIT~regout  & Buff_temp[18])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[10]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[18]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[18] .lut_mask = "f888";
defparam \Buff_temp[18] .operation_mode = "normal";
defparam \Buff_temp[18] .output_mode = "reg_only";
defparam \Buff_temp[18] .register_cascade_mode = "off";
defparam \Buff_temp[18] .sum_lutc_input = "datac";
defparam \Buff_temp[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \Rx_cmd[18] (
// Equation(s):
// \Equal4~1  = (!Rx_cmd[8] & (Rx_cmd[1] & (Rx_cmd[18] & Rx_cmd[0])))
// Rx_cmd[18] = DFFEAS(\Equal4~1 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[18], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[8]),
	.datab(Rx_cmd[1]),
	.datac(Buff_temp[18]),
	.datad(Rx_cmd[0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~1 ),
	.regout(Rx_cmd[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[18] .lut_mask = "4000";
defparam \Rx_cmd[18] .operation_mode = "normal";
defparam \Rx_cmd[18] .output_mode = "reg_and_comb";
defparam \Rx_cmd[18] .register_cascade_mode = "off";
defparam \Rx_cmd[18] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \Rx_cmd[9] (
// Equation(s):
// \Equal15~0  = (((Rx_cmd[9] & Rx_cmd[18])))
// Rx_cmd[9] = DFFEAS(\Equal15~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[9]),
	.datad(Rx_cmd[18]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal15~0 ),
	.regout(Rx_cmd[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[9] .lut_mask = "f000";
defparam \Rx_cmd[9] .operation_mode = "normal";
defparam \Rx_cmd[9] .output_mode = "reg_and_comb";
defparam \Rx_cmd[9] .register_cascade_mode = "off";
defparam \Rx_cmd[9] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \Equal22~0 (
// Equation(s):
// \Equal22~0_combout  = (((!Rx_cmd[0] & Rx_cmd[8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Rx_cmd[0]),
	.datad(Rx_cmd[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal22~0 .lut_mask = "0f00";
defparam \Equal22~0 .operation_mode = "normal";
defparam \Equal22~0 .output_mode = "comb_only";
defparam \Equal22~0 .register_cascade_mode = "off";
defparam \Equal22~0 .sum_lutc_input = "datac";
defparam \Equal22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \Buff_temp[5] (
// Equation(s):
// Buff_temp[5] = DFFEAS((Buff_temp[5] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [5])))) # (!Buff_temp[5] & (((\Current.S1~regout  & \my_uart_rx|rx_data_reg [5])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(Buff_temp[5]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(\my_uart_rx|rx_data_reg [5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[5] .lut_mask = "f888";
defparam \Buff_temp[5] .operation_mode = "normal";
defparam \Buff_temp[5] .output_mode = "reg_only";
defparam \Buff_temp[5] .register_cascade_mode = "off";
defparam \Buff_temp[5] .sum_lutc_input = "datac";
defparam \Buff_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \Buff_temp[13] (
// Equation(s):
// Buff_temp[13] = DFFEAS((Buff_temp[5] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[13])))) # (!Buff_temp[5] & (\Current.WAIT~regout  & ((Buff_temp[13])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[5]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[13]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[13] .lut_mask = "eca0";
defparam \Buff_temp[13] .operation_mode = "normal";
defparam \Buff_temp[13] .output_mode = "reg_only";
defparam \Buff_temp[13] .register_cascade_mode = "off";
defparam \Buff_temp[13] .sum_lutc_input = "datac";
defparam \Buff_temp[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \Buff_temp[21] (
// Equation(s):
// Buff_temp[21] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[21]) # ((\Current.S1~regout  & Buff_temp[13])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & (Buff_temp[13]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[13]),
	.datad(Buff_temp[21]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[21] .lut_mask = "eac0";
defparam \Buff_temp[21] .operation_mode = "normal";
defparam \Buff_temp[21] .output_mode = "reg_only";
defparam \Buff_temp[21] .register_cascade_mode = "off";
defparam \Buff_temp[21] .sum_lutc_input = "datac";
defparam \Buff_temp[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \Rx_cmd[21] (
// Equation(s):
// Rx_cmd[21] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[21], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[21]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[21] .lut_mask = "0000";
defparam \Rx_cmd[21] .operation_mode = "normal";
defparam \Rx_cmd[21] .output_mode = "reg_only";
defparam \Rx_cmd[21] .register_cascade_mode = "off";
defparam \Rx_cmd[21] .sum_lutc_input = "datac";
defparam \Rx_cmd[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \Buff_temp[7] (
// Equation(s):
// Buff_temp[7] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [7]) # ((Buff_temp[7] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[7] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[7]),
	.datac(\Current.WAIT~regout ),
	.datad(\my_uart_rx|rx_data_reg [7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[7] .lut_mask = "eac0";
defparam \Buff_temp[7] .operation_mode = "normal";
defparam \Buff_temp[7] .output_mode = "reg_only";
defparam \Buff_temp[7] .register_cascade_mode = "off";
defparam \Buff_temp[7] .sum_lutc_input = "datac";
defparam \Buff_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \Buff_temp[15] (
// Equation(s):
// Buff_temp[15] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[15]) # ((\Current.S1~regout  & Buff_temp[7])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((Buff_temp[7])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[15]),
	.datad(Buff_temp[7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[15] .lut_mask = "eca0";
defparam \Buff_temp[15] .operation_mode = "normal";
defparam \Buff_temp[15] .output_mode = "reg_only";
defparam \Buff_temp[15] .register_cascade_mode = "off";
defparam \Buff_temp[15] .sum_lutc_input = "datac";
defparam \Buff_temp[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \Rx_cmd[15] (
// Equation(s):
// Rx_cmd[15] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[15]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[15] .lut_mask = "0000";
defparam \Rx_cmd[15] .operation_mode = "normal";
defparam \Rx_cmd[15] .output_mode = "reg_only";
defparam \Rx_cmd[15] .register_cascade_mode = "off";
defparam \Rx_cmd[15] .sum_lutc_input = "datac";
defparam \Rx_cmd[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \Buff_temp[6] (
// Equation(s):
// Buff_temp[6] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [6]) # ((\Current.WAIT~regout  & Buff_temp[6])))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & (Buff_temp[6]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[6]),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[6] .lut_mask = "eac0";
defparam \Buff_temp[6] .operation_mode = "normal";
defparam \Buff_temp[6] .output_mode = "reg_only";
defparam \Buff_temp[6] .register_cascade_mode = "off";
defparam \Buff_temp[6] .sum_lutc_input = "datac";
defparam \Buff_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \Buff_temp[14] (
// Equation(s):
// Buff_temp[14] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[14]) # ((\Current.S1~regout  & Buff_temp[6])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((Buff_temp[6])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[14]),
	.datad(Buff_temp[6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[14] .lut_mask = "eca0";
defparam \Buff_temp[14] .operation_mode = "normal";
defparam \Buff_temp[14] .output_mode = "reg_only";
defparam \Buff_temp[14] .register_cascade_mode = "off";
defparam \Buff_temp[14] .sum_lutc_input = "datac";
defparam \Buff_temp[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \Buff_temp[22] (
// Equation(s):
// Buff_temp[22] = DFFEAS((Buff_temp[22] & ((\Current.WAIT~regout ) # ((Buff_temp[14] & \Current.S1~regout )))) # (!Buff_temp[22] & (Buff_temp[14] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[22]),
	.datab(Buff_temp[14]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[22] .lut_mask = "eca0";
defparam \Buff_temp[22] .operation_mode = "normal";
defparam \Buff_temp[22] .output_mode = "reg_only";
defparam \Buff_temp[22] .register_cascade_mode = "off";
defparam \Buff_temp[22] .sum_lutc_input = "datac";
defparam \Buff_temp[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \Buff_temp[23] (
// Equation(s):
// Buff_temp[23] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[23]) # ((Buff_temp[15] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (((Buff_temp[15] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[23]),
	.datac(Buff_temp[15]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[23] .lut_mask = "f888";
defparam \Buff_temp[23] .operation_mode = "normal";
defparam \Buff_temp[23] .output_mode = "reg_only";
defparam \Buff_temp[23] .register_cascade_mode = "off";
defparam \Buff_temp[23] .sum_lutc_input = "datac";
defparam \Buff_temp[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \Rx_cmd[23] (
// Equation(s):
// Rx_cmd[23] = DFFEAS((((Buff_temp[23]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[23]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[23] .lut_mask = "ff00";
defparam \Rx_cmd[23] .operation_mode = "normal";
defparam \Rx_cmd[23] .output_mode = "reg_only";
defparam \Rx_cmd[23] .register_cascade_mode = "off";
defparam \Rx_cmd[23] .sum_lutc_input = "datac";
defparam \Rx_cmd[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \Rx_cmd[22] (
// Equation(s):
// \Equal2~0  = (!Rx_cmd[21] & (!Rx_cmd[15] & (Rx_cmd[22] & !Rx_cmd[23])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[21]),
	.datab(Rx_cmd[15]),
	.datac(Buff_temp[22]),
	.datad(Rx_cmd[23]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~0 ),
	.regout(Rx_cmd[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[22] .lut_mask = "0010";
defparam \Rx_cmd[22] .operation_mode = "normal";
defparam \Rx_cmd[22] .output_mode = "comb_only";
defparam \Rx_cmd[22] .register_cascade_mode = "off";
defparam \Rx_cmd[22] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \Rx_cmd[13] (
// Equation(s):
// Rx_cmd[13] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[13]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[13] .lut_mask = "0000";
defparam \Rx_cmd[13] .operation_mode = "normal";
defparam \Rx_cmd[13] .output_mode = "reg_only";
defparam \Rx_cmd[13] .register_cascade_mode = "off";
defparam \Rx_cmd[13] .sum_lutc_input = "datac";
defparam \Rx_cmd[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \Rx_cmd[7] (
// Equation(s):
// Rx_cmd[7] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[7]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[7] .lut_mask = "0000";
defparam \Rx_cmd[7] .operation_mode = "normal";
defparam \Rx_cmd[7] .output_mode = "reg_only";
defparam \Rx_cmd[7] .register_cascade_mode = "off";
defparam \Rx_cmd[7] .sum_lutc_input = "datac";
defparam \Rx_cmd[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \Rx_cmd[6] (
// Equation(s):
// Rx_cmd[6] = DFFEAS((((Buff_temp[6]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[6] .lut_mask = "ff00";
defparam \Rx_cmd[6] .operation_mode = "normal";
defparam \Rx_cmd[6] .output_mode = "reg_only";
defparam \Rx_cmd[6] .register_cascade_mode = "off";
defparam \Rx_cmd[6] .sum_lutc_input = "datac";
defparam \Rx_cmd[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \Rx_cmd[14] (
// Equation(s):
// \Equal2~1  = (!Rx_cmd[13] & (!Rx_cmd[7] & (Rx_cmd[14] & Rx_cmd[6])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[13]),
	.datab(Rx_cmd[7]),
	.datac(Buff_temp[14]),
	.datad(Rx_cmd[6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~1 ),
	.regout(Rx_cmd[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[14] .lut_mask = "1000";
defparam \Rx_cmd[14] .operation_mode = "normal";
defparam \Rx_cmd[14] .output_mode = "comb_only";
defparam \Rx_cmd[14] .register_cascade_mode = "off";
defparam \Rx_cmd[14] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \Rx_cmd[5] (
// Equation(s):
// \Equal2~8  = ((\Equal2~0  & (!Rx_cmd[5] & \Equal2~1 )))
// Rx_cmd[5] = DFFEAS(\Equal2~8 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Equal2~0 ),
	.datac(Buff_temp[5]),
	.datad(\Equal2~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~8 ),
	.regout(Rx_cmd[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[5] .lut_mask = "0c00";
defparam \Rx_cmd[5] .operation_mode = "normal";
defparam \Rx_cmd[5] .output_mode = "reg_and_comb";
defparam \Rx_cmd[5] .register_cascade_mode = "off";
defparam \Rx_cmd[5] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \Buff_temp[19] (
// Equation(s):
// Buff_temp[19] = DFFEAS((\Current.S1~regout  & ((Buff_temp[11]) # ((\Current.WAIT~regout  & Buff_temp[19])))) # (!\Current.S1~regout  & (((\Current.WAIT~regout  & Buff_temp[19])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[11]),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[19]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[19] .lut_mask = "f888";
defparam \Buff_temp[19] .operation_mode = "normal";
defparam \Buff_temp[19] .output_mode = "reg_only";
defparam \Buff_temp[19] .register_cascade_mode = "off";
defparam \Buff_temp[19] .sum_lutc_input = "datac";
defparam \Buff_temp[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \Rx_cmd[19] (
// Equation(s):
// \Equal4~0  = (!Rx_cmd[5] & (\Equal2~0  & (!Rx_cmd[19] & \Equal2~1 )))
// Rx_cmd[19] = DFFEAS(\Equal4~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[19], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[5]),
	.datab(\Equal2~0 ),
	.datac(Buff_temp[19]),
	.datad(\Equal2~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~0 ),
	.regout(Rx_cmd[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[19] .lut_mask = "0400";
defparam \Rx_cmd[19] .operation_mode = "normal";
defparam \Rx_cmd[19] .output_mode = "reg_and_comb";
defparam \Rx_cmd[19] .register_cascade_mode = "off";
defparam \Rx_cmd[19] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \Buff_temp[17] (
// Equation(s):
// Buff_temp[17] = DFFEAS((Buff_temp[9] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[17])))) # (!Buff_temp[9] & (((\Current.WAIT~regout  & Buff_temp[17])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[9]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[17]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[17] .lut_mask = "f888";
defparam \Buff_temp[17] .operation_mode = "normal";
defparam \Buff_temp[17] .output_mode = "reg_only";
defparam \Buff_temp[17] .register_cascade_mode = "off";
defparam \Buff_temp[17] .sum_lutc_input = "datac";
defparam \Buff_temp[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \Rx_cmd[17] (
// Equation(s):
// \Equal2~2  = ((!Rx_cmd[18] & (Rx_cmd[17] & \Equal4~0 )))
// Rx_cmd[17] = DFFEAS(\Equal2~2 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[17], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[18]),
	.datac(Buff_temp[17]),
	.datad(\Equal4~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~2 ),
	.regout(Rx_cmd[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[17] .lut_mask = "3000";
defparam \Rx_cmd[17] .operation_mode = "normal";
defparam \Rx_cmd[17] .output_mode = "reg_and_comb";
defparam \Rx_cmd[17] .register_cascade_mode = "off";
defparam \Rx_cmd[17] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \Equal8~1 (
// Equation(s):
// \Equal8~1_combout  = (\Equal4~0  & (Rx_cmd[17] & (\Equal8~0  & !Rx_cmd[18])))

	.clk(gnd),
	.dataa(\Equal4~0 ),
	.datab(Rx_cmd[17]),
	.datac(\Equal8~0 ),
	.datad(Rx_cmd[18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal8~1 .lut_mask = "0080";
defparam \Equal8~1 .operation_mode = "normal";
defparam \Equal8~1 .output_mode = "comb_only";
defparam \Equal8~1 .register_cascade_mode = "off";
defparam \Equal8~1 .sum_lutc_input = "datac";
defparam \Equal8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \Equal11~2 (
// Equation(s):
// \Equal11~2_combout  = (Rx_cmd[9] & (\Equal14~0  & (\Equal22~0_combout  & \Equal8~1_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(\Equal14~0 ),
	.datac(\Equal22~0_combout ),
	.datad(\Equal8~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal11~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal11~2 .lut_mask = "8000";
defparam \Equal11~2 .operation_mode = "normal";
defparam \Equal11~2 .output_mode = "comb_only";
defparam \Equal11~2 .register_cascade_mode = "off";
defparam \Equal11~2 .sum_lutc_input = "datac";
defparam \Equal11~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N0
maxii_lcell \Rx_cmd[2] (
// Equation(s):
// \Equal6~4  = (((Rx_cmd[2] & Rx_cmd[16])))
// Rx_cmd[2] = DFFEAS(\Equal6~4 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[2]),
	.datad(Rx_cmd[16]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~4 ),
	.regout(Rx_cmd[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[2] .lut_mask = "f000";
defparam \Rx_cmd[2] .operation_mode = "normal";
defparam \Rx_cmd[2] .output_mode = "reg_and_comb";
defparam \Rx_cmd[2] .register_cascade_mode = "off";
defparam \Rx_cmd[2] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N6
maxii_lcell \Buff_temp[16] (
// Equation(s):
// Buff_temp[16] = DFFEAS((Buff_temp[16] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[8])))) # (!Buff_temp[16] & (\Current.S1~regout  & ((Buff_temp[8])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[16]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[8]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[16] .lut_mask = "eca0";
defparam \Buff_temp[16] .operation_mode = "normal";
defparam \Buff_temp[16] .output_mode = "reg_only";
defparam \Buff_temp[16] .register_cascade_mode = "off";
defparam \Buff_temp[16] .sum_lutc_input = "datac";
defparam \Buff_temp[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N2
maxii_lcell \Rx_cmd[16] (
// Equation(s):
// \Equal2~3  = ((!Rx_cmd[2] & (Rx_cmd[16])))
// Rx_cmd[16] = DFFEAS(\Equal2~3 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[16], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[2]),
	.datac(Buff_temp[16]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~3 ),
	.regout(Rx_cmd[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[16] .lut_mask = "3030";
defparam \Rx_cmd[16] .operation_mode = "normal";
defparam \Rx_cmd[16] .output_mode = "reg_and_comb";
defparam \Rx_cmd[16] .register_cascade_mode = "off";
defparam \Rx_cmd[16] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \led~0 (
// Equation(s):
// \led~0_combout  = ((!Rx_cmd[16] & (Rx_cmd[2] & Rx_cmd[12])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[16]),
	.datac(Rx_cmd[2]),
	.datad(Rx_cmd[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\led~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led~0 .lut_mask = "3000";
defparam \led~0 .operation_mode = "normal";
defparam \led~0 .output_mode = "comb_only";
defparam \led~0 .register_cascade_mode = "off";
defparam \led~0 .sum_lutc_input = "datac";
defparam \led~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = (Rx_cmd[16] & (\Equal8~0  & (\Equal6~2  & \Equal2~2 )))

	.clk(gnd),
	.dataa(Rx_cmd[16]),
	.datab(\Equal8~0 ),
	.datac(\Equal6~2 ),
	.datad(\Equal2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal9~0 .lut_mask = "8000";
defparam \Equal9~0 .operation_mode = "normal";
defparam \Equal9~0 .output_mode = "comb_only";
defparam \Equal9~0 .register_cascade_mode = "off";
defparam \Equal9~0 .sum_lutc_input = "datac";
defparam \Equal9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \Equal23~0 (
// Equation(s):
// \Equal23~0_combout  = (Rx_cmd[2] & (Rx_cmd[9] & (!Rx_cmd[12] & \Equal9~0_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[2]),
	.datab(Rx_cmd[9]),
	.datac(Rx_cmd[12]),
	.datad(\Equal9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal23~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal23~0 .lut_mask = "0800";
defparam \Equal23~0 .operation_mode = "normal";
defparam \Equal23~0 .output_mode = "comb_only";
defparam \Equal23~0 .register_cascade_mode = "off";
defparam \Equal23~0 .sum_lutc_input = "datac";
defparam \Equal23~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \Equal22~1 (
// Equation(s):
// \Equal22~1_combout  = (!Rx_cmd[16] & (Rx_cmd[2] & (\Equal3~1  & \Equal22~0_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[16]),
	.datab(Rx_cmd[2]),
	.datac(\Equal3~1 ),
	.datad(\Equal22~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal22~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal22~1 .lut_mask = "4000";
defparam \Equal22~1 .operation_mode = "normal";
defparam \Equal22~1 .output_mode = "comb_only";
defparam \Equal22~1 .register_cascade_mode = "off";
defparam \Equal22~1 .sum_lutc_input = "datac";
defparam \Equal22~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \Equal22~2 (
// Equation(s):
// \Equal22~2_combout  = (Rx_cmd[4] & (!Rx_cmd[3] & (\Equal22~1_combout  & \Equal8~1_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[4]),
	.datab(Rx_cmd[3]),
	.datac(\Equal22~1_combout ),
	.datad(\Equal8~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal22~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal22~2 .lut_mask = "2000";
defparam \Equal22~2 .operation_mode = "normal";
defparam \Equal22~2 .output_mode = "comb_only";
defparam \Equal22~2 .register_cascade_mode = "off";
defparam \Equal22~2 .sum_lutc_input = "datac";
defparam \Equal22~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \WideNor1~4 (
// Equation(s):
// \WideNor1~4_combout  = (((!\Equal23~0_combout  & !\Equal22~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal23~0_combout ),
	.datad(\Equal22~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~4 .lut_mask = "000f";
defparam \WideNor1~4 .operation_mode = "normal";
defparam \WideNor1~4 .output_mode = "comb_only";
defparam \WideNor1~4 .register_cascade_mode = "off";
defparam \WideNor1~4 .sum_lutc_input = "datac";
defparam \WideNor1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \Equal5~2 (
// Equation(s):
// \Equal5~2_combout  = (Rx_cmd[16] & (!Rx_cmd[2] & (\Equal5~1  & \Equal2~2 )))

	.clk(gnd),
	.dataa(Rx_cmd[16]),
	.datab(Rx_cmd[2]),
	.datac(\Equal5~1 ),
	.datad(\Equal2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~2 .lut_mask = "2000";
defparam \Equal5~2 .operation_mode = "normal";
defparam \Equal5~2 .output_mode = "comb_only";
defparam \Equal5~2 .register_cascade_mode = "off";
defparam \Equal5~2 .sum_lutc_input = "datac";
defparam \Equal5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \Equal21~1 (
// Equation(s):
// \Equal21~1_combout  = (!Rx_cmd[9] & (Rx_cmd[10] & (\Equal21~0  & \Equal5~2_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(Rx_cmd[10]),
	.datac(\Equal21~0 ),
	.datad(\Equal5~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal21~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal21~1 .lut_mask = "4000";
defparam \Equal21~1 .operation_mode = "normal";
defparam \Equal21~1 .output_mode = "comb_only";
defparam \Equal21~1 .register_cascade_mode = "off";
defparam \Equal21~1 .sum_lutc_input = "datac";
defparam \Equal21~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \Equal20~0 (
// Equation(s):
// \Equal20~0_combout  = (!Rx_cmd[2] & (Rx_cmd[16] & (\Equal11~2_combout  & Rx_cmd[12])))

	.clk(gnd),
	.dataa(Rx_cmd[2]),
	.datab(Rx_cmd[16]),
	.datac(\Equal11~2_combout ),
	.datad(Rx_cmd[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal20~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal20~0 .lut_mask = "4000";
defparam \Equal20~0 .operation_mode = "normal";
defparam \Equal20~0 .output_mode = "comb_only";
defparam \Equal20~0 .register_cascade_mode = "off";
defparam \Equal20~0 .sum_lutc_input = "datac";
defparam \Equal20~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = (Rx_cmd[3] & (!Rx_cmd[4] & (Rx_cmd[16] & \Equal3~1 )))

	.clk(gnd),
	.dataa(Rx_cmd[3]),
	.datab(Rx_cmd[4]),
	.datac(Rx_cmd[16]),
	.datad(\Equal3~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~2 .lut_mask = "2000";
defparam \Equal3~2 .operation_mode = "normal";
defparam \Equal3~2 .output_mode = "comb_only";
defparam \Equal3~2 .register_cascade_mode = "off";
defparam \Equal3~2 .sum_lutc_input = "datac";
defparam \Equal3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \Equal16~0 (
// Equation(s):
// \Equal16~0_combout  = (\Equal22~0_combout  & (!Rx_cmd[10] & (Rx_cmd[18] & Rx_cmd[1])))

	.clk(gnd),
	.dataa(\Equal22~0_combout ),
	.datab(Rx_cmd[10]),
	.datac(Rx_cmd[18]),
	.datad(Rx_cmd[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal16~0 .lut_mask = "2000";
defparam \Equal16~0 .operation_mode = "normal";
defparam \Equal16~0 .output_mode = "comb_only";
defparam \Equal16~0 .register_cascade_mode = "off";
defparam \Equal16~0 .sum_lutc_input = "datac";
defparam \Equal16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \Equal4~3 (
// Equation(s):
// \Equal4~3_combout  = (Rx_cmd[2] & (Rx_cmd[17] & ((\Equal4~0 ))))

	.clk(gnd),
	.dataa(Rx_cmd[2]),
	.datab(Rx_cmd[17]),
	.datac(vcc),
	.datad(\Equal4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal4~3 .lut_mask = "8800";
defparam \Equal4~3 .operation_mode = "normal";
defparam \Equal4~3 .output_mode = "comb_only";
defparam \Equal4~3 .register_cascade_mode = "off";
defparam \Equal4~3 .sum_lutc_input = "datac";
defparam \Equal4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \Equal16~1 (
// Equation(s):
// \Equal16~1_combout  = (!Rx_cmd[20] & (\Equal3~2_combout  & (\Equal16~0_combout  & \Equal4~3_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[20]),
	.datab(\Equal3~2_combout ),
	.datac(\Equal16~0_combout ),
	.datad(\Equal4~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal16~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal16~1 .lut_mask = "4000";
defparam \Equal16~1 .operation_mode = "normal";
defparam \Equal16~1 .output_mode = "comb_only";
defparam \Equal16~1 .register_cascade_mode = "off";
defparam \Equal16~1 .sum_lutc_input = "datac";
defparam \Equal16~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \Equal8~2 (
// Equation(s):
// \Equal8~2_combout  = (!Rx_cmd[8] & (\Equal3~2_combout  & (Rx_cmd[2] & \Equal8~1_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(\Equal3~2_combout ),
	.datac(Rx_cmd[2]),
	.datad(\Equal8~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal8~2 .lut_mask = "4000";
defparam \Equal8~2 .operation_mode = "normal";
defparam \Equal8~2 .output_mode = "comb_only";
defparam \Equal8~2 .register_cascade_mode = "off";
defparam \Equal8~2 .sum_lutc_input = "datac";
defparam \Equal8~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \Equal13~1 (
// Equation(s):
// \Equal13~1_combout  = (\Equal5~1  & (\Equal2~3  & (\Equal13~0  & \Equal2~2 )))

	.clk(gnd),
	.dataa(\Equal5~1 ),
	.datab(\Equal2~3 ),
	.datac(\Equal13~0 ),
	.datad(\Equal2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal13~1 .lut_mask = "8000";
defparam \Equal13~1 .operation_mode = "normal";
defparam \Equal13~1 .output_mode = "comb_only";
defparam \Equal13~1 .register_cascade_mode = "off";
defparam \Equal13~1 .sum_lutc_input = "datac";
defparam \Equal13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \Equal19~0 (
// Equation(s):
// \Equal19~0_combout  = (!Rx_cmd[11] & (Rx_cmd[4] & (Rx_cmd[9] & \Equal13~1_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[11]),
	.datab(Rx_cmd[4]),
	.datac(Rx_cmd[9]),
	.datad(\Equal13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal19~0 .lut_mask = "4000";
defparam \Equal19~0 .operation_mode = "normal";
defparam \Equal19~0 .output_mode = "comb_only";
defparam \Equal19~0 .register_cascade_mode = "off";
defparam \Equal19~0 .sum_lutc_input = "datac";
defparam \Equal19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \Equal18~0 (
// Equation(s):
// \Equal18~0_combout  = (Rx_cmd[16] & (!Rx_cmd[2] & (!Rx_cmd[3] & Rx_cmd[4])))

	.clk(gnd),
	.dataa(Rx_cmd[16]),
	.datab(Rx_cmd[2]),
	.datac(Rx_cmd[3]),
	.datad(Rx_cmd[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal18~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal18~0 .lut_mask = "0200";
defparam \Equal18~0 .operation_mode = "normal";
defparam \Equal18~0 .output_mode = "comb_only";
defparam \Equal18~0 .register_cascade_mode = "off";
defparam \Equal18~0 .sum_lutc_input = "datac";
defparam \Equal18~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \Equal12~0 (
// Equation(s):
// \Equal12~0_combout  = (!Rx_cmd[20] & (Rx_cmd[19] & (!Rx_cmd[17] & !Rx_cmd[10])))

	.clk(gnd),
	.dataa(Rx_cmd[20]),
	.datab(Rx_cmd[19]),
	.datac(Rx_cmd[17]),
	.datad(Rx_cmd[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal12~0 .lut_mask = "0004";
defparam \Equal12~0 .operation_mode = "normal";
defparam \Equal12~0 .output_mode = "comb_only";
defparam \Equal12~0 .register_cascade_mode = "off";
defparam \Equal12~0 .sum_lutc_input = "datac";
defparam \Equal12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \Equal12~1 (
// Equation(s):
// \Equal12~1_combout  = ((\Equal4~1  & (\Equal12~0_combout  & \Equal2~8 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal4~1 ),
	.datac(\Equal12~0_combout ),
	.datad(\Equal2~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal12~1 .lut_mask = "c000";
defparam \Equal12~1 .operation_mode = "normal";
defparam \Equal12~1 .output_mode = "comb_only";
defparam \Equal12~1 .register_cascade_mode = "off";
defparam \Equal12~1 .sum_lutc_input = "datac";
defparam \Equal12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \Equal18~1 (
// Equation(s):
// \Equal18~1_combout  = (\Equal3~1  & (((\Equal18~0_combout  & \Equal12~1_combout ))))

	.clk(gnd),
	.dataa(\Equal3~1 ),
	.datab(vcc),
	.datac(\Equal18~0_combout ),
	.datad(\Equal12~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal18~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal18~1 .lut_mask = "a000";
defparam \Equal18~1 .operation_mode = "normal";
defparam \Equal18~1 .output_mode = "comb_only";
defparam \Equal18~1 .register_cascade_mode = "off";
defparam \Equal18~1 .sum_lutc_input = "datac";
defparam \Equal18~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \WideOr14~0 (
// Equation(s):
// \WideOr14~0_combout  = (!\Equal19~0_combout  & (!\Equal18~1_combout  & ((Rx_cmd[0]) # (!\Equal8~2_combout ))))

	.clk(gnd),
	.dataa(Rx_cmd[0]),
	.datab(\Equal8~2_combout ),
	.datac(\Equal19~0_combout ),
	.datad(\Equal18~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr14~0 .lut_mask = "000b";
defparam \WideOr14~0 .operation_mode = "normal";
defparam \WideOr14~0 .output_mode = "comb_only";
defparam \WideOr14~0 .register_cascade_mode = "off";
defparam \WideOr14~0 .sum_lutc_input = "datac";
defparam \WideOr14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \Equal9~1 (
// Equation(s):
// \Equal9~1_combout  = (!Rx_cmd[2] & (!Rx_cmd[9] & (Rx_cmd[12] & \Equal9~0_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[2]),
	.datab(Rx_cmd[9]),
	.datac(Rx_cmd[12]),
	.datad(\Equal9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal9~1 .lut_mask = "1000";
defparam \Equal9~1 .operation_mode = "normal";
defparam \Equal9~1 .output_mode = "comb_only";
defparam \Equal9~1 .register_cascade_mode = "off";
defparam \Equal9~1 .sum_lutc_input = "datac";
defparam \Equal9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \Equal10~0 (
// Equation(s):
// \Equal10~0_combout  = (Rx_cmd[10] & (Rx_cmd[3] & (!Rx_cmd[4] & !Rx_cmd[1])))

	.clk(gnd),
	.dataa(Rx_cmd[10]),
	.datab(Rx_cmd[3]),
	.datac(Rx_cmd[4]),
	.datad(Rx_cmd[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal10~0 .lut_mask = "0008";
defparam \Equal10~0 .operation_mode = "normal";
defparam \Equal10~0 .output_mode = "comb_only";
defparam \Equal10~0 .register_cascade_mode = "off";
defparam \Equal10~0 .sum_lutc_input = "datac";
defparam \Equal10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = (Rx_cmd[20] & (!Rx_cmd[18] & (!Rx_cmd[17] & \Equal4~0 )))

	.clk(gnd),
	.dataa(Rx_cmd[20]),
	.datab(Rx_cmd[18]),
	.datac(Rx_cmd[17]),
	.datad(\Equal4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal7~0 .lut_mask = "0200";
defparam \Equal7~0 .operation_mode = "normal";
defparam \Equal7~0 .output_mode = "comb_only";
defparam \Equal7~0 .register_cascade_mode = "off";
defparam \Equal7~0 .sum_lutc_input = "datac";
defparam \Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \Equal10~1 (
// Equation(s):
// \Equal10~1_combout  = ((\Equal10~0_combout  & (\Equal22~1_combout  & \Equal7~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal10~0_combout ),
	.datac(\Equal22~1_combout ),
	.datad(\Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal10~1 .lut_mask = "c000";
defparam \Equal10~1 .operation_mode = "normal";
defparam \Equal10~1 .output_mode = "comb_only";
defparam \Equal10~1 .register_cascade_mode = "off";
defparam \Equal10~1 .sum_lutc_input = "datac";
defparam \Equal10~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \Equal12~2 (
// Equation(s):
// \Equal12~2_combout  = ((\Equal3~2_combout  & (Rx_cmd[2] & \Equal12~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal3~2_combout ),
	.datac(Rx_cmd[2]),
	.datad(\Equal12~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal12~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal12~2 .lut_mask = "c000";
defparam \Equal12~2 .operation_mode = "normal";
defparam \Equal12~2 .output_mode = "comb_only";
defparam \Equal12~2 .register_cascade_mode = "off";
defparam \Equal12~2 .sum_lutc_input = "datac";
defparam \Equal12~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \WideOr7~1 (
// Equation(s):
// \WideOr7~1_combout  = (!\Equal12~2_combout  & (((Rx_cmd[12]) # (!\Equal11~2_combout )) # (!\Equal6~4 )))

	.clk(gnd),
	.dataa(\Equal6~4 ),
	.datab(Rx_cmd[12]),
	.datac(\Equal12~2_combout ),
	.datad(\Equal11~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr7~1 .lut_mask = "0d0f";
defparam \WideOr7~1 .operation_mode = "normal";
defparam \WideOr7~1 .output_mode = "comb_only";
defparam \WideOr7~1 .register_cascade_mode = "off";
defparam \WideOr7~1 .sum_lutc_input = "datac";
defparam \WideOr7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = ((!Rx_cmd[20] & (\Equal14~0  & \Equal2~5 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[20]),
	.datac(\Equal14~0 ),
	.datad(\Equal2~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~6 .lut_mask = "3000";
defparam \Equal2~6 .operation_mode = "normal";
defparam \Equal2~6 .output_mode = "comb_only";
defparam \Equal2~6 .register_cascade_mode = "off";
defparam \Equal2~6 .sum_lutc_input = "datac";
defparam \Equal2~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N4
maxii_lcell \Equal7~1 (
// Equation(s):
// \Equal7~1_combout  = ((!Rx_cmd[16] & ((!Rx_cmd[10]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[16]),
	.datac(vcc),
	.datad(Rx_cmd[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal7~1 .lut_mask = "0033";
defparam \Equal7~1 .operation_mode = "normal";
defparam \Equal7~1 .output_mode = "comb_only";
defparam \Equal7~1 .register_cascade_mode = "off";
defparam \Equal7~1 .sum_lutc_input = "datac";
defparam \Equal7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \Equal15~1 (
// Equation(s):
// \Equal15~1_combout  = (\Equal15~0  & (\Equal2~6_combout  & (\Equal7~1_combout  & \Equal4~3_combout )))

	.clk(gnd),
	.dataa(\Equal15~0 ),
	.datab(\Equal2~6_combout ),
	.datac(\Equal7~1_combout ),
	.datad(\Equal4~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal15~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal15~1 .lut_mask = "8000";
defparam \Equal15~1 .operation_mode = "normal";
defparam \Equal15~1 .output_mode = "comb_only";
defparam \Equal15~1 .register_cascade_mode = "off";
defparam \Equal15~1 .sum_lutc_input = "datac";
defparam \Equal15~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \Equal14~2 (
// Equation(s):
// \Equal14~2_combout  = (\Equal14~0  & (Rx_cmd[12] & (!Rx_cmd[9] & \Equal6~4 )))

	.clk(gnd),
	.dataa(\Equal14~0 ),
	.datab(Rx_cmd[12]),
	.datac(Rx_cmd[9]),
	.datad(\Equal6~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal14~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal14~2 .lut_mask = "0800";
defparam \Equal14~2 .operation_mode = "normal";
defparam \Equal14~2 .output_mode = "comb_only";
defparam \Equal14~2 .register_cascade_mode = "off";
defparam \Equal14~2 .sum_lutc_input = "datac";
defparam \Equal14~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \Equal14~1 (
// Equation(s):
// \Equal14~1_combout  = (((!Rx_cmd[17] & Rx_cmd[20])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Rx_cmd[17]),
	.datad(Rx_cmd[20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal14~1 .lut_mask = "0f00";
defparam \Equal14~1 .operation_mode = "normal";
defparam \Equal14~1 .output_mode = "comb_only";
defparam \Equal14~1 .register_cascade_mode = "off";
defparam \Equal14~1 .sum_lutc_input = "datac";
defparam \Equal14~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \Equal4~2 (
// Equation(s):
// \Equal4~2_combout  = (((\Equal4~1  & Rx_cmd[10])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal4~1 ),
	.datad(Rx_cmd[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal4~2 .lut_mask = "f000";
defparam \Equal4~2 .operation_mode = "normal";
defparam \Equal4~2 .output_mode = "comb_only";
defparam \Equal4~2 .register_cascade_mode = "off";
defparam \Equal4~2 .sum_lutc_input = "datac";
defparam \Equal4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \Equal14~3 (
// Equation(s):
// \Equal14~3_combout  = (\Equal14~2_combout  & (\Equal14~1_combout  & (\Equal4~2_combout  & \Equal4~0 )))

	.clk(gnd),
	.dataa(\Equal14~2_combout ),
	.datab(\Equal14~1_combout ),
	.datac(\Equal4~2_combout ),
	.datad(\Equal4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal14~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal14~3 .lut_mask = "8000";
defparam \Equal14~3 .operation_mode = "normal";
defparam \Equal14~3 .output_mode = "comb_only";
defparam \Equal14~3 .register_cascade_mode = "off";
defparam \Equal14~3 .sum_lutc_input = "datac";
defparam \Equal14~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \Equal13~2 (
// Equation(s):
// \Equal13~2_combout  = (Rx_cmd[11] & (Rx_cmd[4] & (!Rx_cmd[9] & \Equal13~1_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[11]),
	.datab(Rx_cmd[4]),
	.datac(Rx_cmd[9]),
	.datad(\Equal13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal13~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal13~2 .lut_mask = "0800";
defparam \Equal13~2 .operation_mode = "normal";
defparam \Equal13~2 .output_mode = "comb_only";
defparam \Equal13~2 .register_cascade_mode = "off";
defparam \Equal13~2 .sum_lutc_input = "datac";
defparam \Equal13~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N7
maxii_lcell \Equal3~3 (
// Equation(s):
// \Equal3~3_combout  = (Rx_cmd[8] & (Rx_cmd[0] & (!Rx_cmd[1] & !Rx_cmd[2])))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(Rx_cmd[0]),
	.datac(Rx_cmd[1]),
	.datad(Rx_cmd[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~3 .lut_mask = "0008";
defparam \Equal3~3 .operation_mode = "normal";
defparam \Equal3~3 .output_mode = "comb_only";
defparam \Equal3~3 .register_cascade_mode = "off";
defparam \Equal3~3 .sum_lutc_input = "datac";
defparam \Equal3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (!Rx_cmd[20] & (((\Equal2~2  & Rx_cmd[10]))))

	.clk(gnd),
	.dataa(Rx_cmd[20]),
	.datab(vcc),
	.datac(\Equal2~2 ),
	.datad(Rx_cmd[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = "5000";
defparam \Equal3~0 .operation_mode = "normal";
defparam \Equal3~0 .output_mode = "comb_only";
defparam \Equal3~0 .register_cascade_mode = "off";
defparam \Equal3~0 .sum_lutc_input = "datac";
defparam \Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \Equal3~4 (
// Equation(s):
// \Equal3~4_combout  = (\Equal3~3_combout  & (\Equal3~2_combout  & ((\Equal3~0_combout ))))

	.clk(gnd),
	.dataa(\Equal3~3_combout ),
	.datab(\Equal3~2_combout ),
	.datac(vcc),
	.datad(\Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~4 .lut_mask = "8800";
defparam \Equal3~4 .operation_mode = "normal";
defparam \Equal3~4 .output_mode = "comb_only";
defparam \Equal3~4 .register_cascade_mode = "off";
defparam \Equal3~4 .sum_lutc_input = "datac";
defparam \Equal3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = (!\Equal15~1_combout  & (!\Equal14~3_combout  & (!\Equal13~2_combout  & !\Equal3~4_combout )))

	.clk(gnd),
	.dataa(\Equal15~1_combout ),
	.datab(\Equal14~3_combout ),
	.datac(\Equal13~2_combout ),
	.datad(\Equal3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr7~0 .lut_mask = "0001";
defparam \WideOr7~0 .operation_mode = "normal";
defparam \WideOr7~0 .output_mode = "comb_only";
defparam \WideOr7~0 .register_cascade_mode = "off";
defparam \WideOr7~0 .sum_lutc_input = "datac";
defparam \WideOr7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \WideNor1~1 (
// Equation(s):
// \WideNor1~1_combout  = (!\Equal9~1_combout  & (!\Equal10~1_combout  & (\WideOr7~1_combout  & \WideOr7~0_combout )))

	.clk(gnd),
	.dataa(\Equal9~1_combout ),
	.datab(\Equal10~1_combout ),
	.datac(\WideOr7~1_combout ),
	.datad(\WideOr7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~1 .lut_mask = "1000";
defparam \WideNor1~1 .operation_mode = "normal";
defparam \WideNor1~1 .output_mode = "comb_only";
defparam \WideNor1~1 .register_cascade_mode = "off";
defparam \WideNor1~1 .sum_lutc_input = "datac";
defparam \WideNor1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \Equal4~4 (
// Equation(s):
// \Equal4~4_combout  = (\Equal4~2_combout  & (!Rx_cmd[20] & (\Equal4~3_combout  & \Equal3~2_combout )))

	.clk(gnd),
	.dataa(\Equal4~2_combout ),
	.datab(Rx_cmd[20]),
	.datac(\Equal4~3_combout ),
	.datad(\Equal3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal4~4 .lut_mask = "2000";
defparam \Equal4~4 .operation_mode = "normal";
defparam \Equal4~4 .output_mode = "comb_only";
defparam \Equal4~4 .register_cascade_mode = "off";
defparam \Equal4~4 .sum_lutc_input = "datac";
defparam \Equal4~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (!Rx_cmd[9] & (((Rx_cmd[10]))))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(vcc),
	.datac(Rx_cmd[10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = "5050";
defparam \Equal2~4 .operation_mode = "normal";
defparam \Equal2~4 .output_mode = "comb_only";
defparam \Equal2~4 .register_cascade_mode = "off";
defparam \Equal2~4 .sum_lutc_input = "datac";
defparam \Equal2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \Equal2~7 (
// Equation(s):
// \Equal2~7_combout  = (\Equal2~4_combout  & (\Equal2~3  & (\Equal2~6_combout  & \Equal2~2 )))

	.clk(gnd),
	.dataa(\Equal2~4_combout ),
	.datab(\Equal2~3 ),
	.datac(\Equal2~6_combout ),
	.datad(\Equal2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~7 .lut_mask = "8000";
defparam \Equal2~7 .operation_mode = "normal";
defparam \Equal2~7 .output_mode = "comb_only";
defparam \Equal2~7 .register_cascade_mode = "off";
defparam \Equal2~7 .sum_lutc_input = "datac";
defparam \Equal2~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \Equal8~3 (
// Equation(s):
// \Equal8~3_combout  = (Rx_cmd[0] & (((\Equal8~2_combout ))))

	.clk(gnd),
	.dataa(Rx_cmd[0]),
	.datab(vcc),
	.datac(\Equal8~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal8~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal8~3 .lut_mask = "a0a0";
defparam \Equal8~3 .operation_mode = "normal";
defparam \Equal8~3 .output_mode = "comb_only";
defparam \Equal8~3 .register_cascade_mode = "off";
defparam \Equal8~3 .sum_lutc_input = "datac";
defparam \Equal8~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \Equal6~3 (
// Equation(s):
// \Equal6~3_combout  = (Rx_cmd[12] & (!Rx_cmd[9] & (\Equal6~2  & !Rx_cmd[1])))

	.clk(gnd),
	.dataa(Rx_cmd[12]),
	.datab(Rx_cmd[9]),
	.datac(\Equal6~2 ),
	.datad(Rx_cmd[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~3 .lut_mask = "0020";
defparam \Equal6~3 .operation_mode = "normal";
defparam \Equal6~3 .output_mode = "comb_only";
defparam \Equal6~3 .register_cascade_mode = "off";
defparam \Equal6~3 .sum_lutc_input = "datac";
defparam \Equal6~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \Equal7~2 (
// Equation(s):
// \Equal7~2_combout  = (!Rx_cmd[2] & (\Equal7~1_combout  & (\Equal7~0_combout  & \Equal6~3_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[2]),
	.datab(\Equal7~1_combout ),
	.datac(\Equal7~0_combout ),
	.datad(\Equal6~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal7~2 .lut_mask = "4000";
defparam \Equal7~2 .operation_mode = "normal";
defparam \Equal7~2 .output_mode = "comb_only";
defparam \Equal7~2 .register_cascade_mode = "off";
defparam \Equal7~2 .sum_lutc_input = "datac";
defparam \Equal7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxii_lcell \Equal5~3 (
// Equation(s):
// \Equal5~3_combout  = (!Rx_cmd[9] & (((Rx_cmd[11] & Rx_cmd[4]))))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(vcc),
	.datac(Rx_cmd[11]),
	.datad(Rx_cmd[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~3 .lut_mask = "5000";
defparam \Equal5~3 .operation_mode = "normal";
defparam \Equal5~3 .output_mode = "comb_only";
defparam \Equal5~3 .register_cascade_mode = "off";
defparam \Equal5~3 .sum_lutc_input = "datac";
defparam \Equal5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell \Equal5~4 (
// Equation(s):
// \Equal5~4_combout  = (Rx_cmd[8] & (Rx_cmd[10] & (\Equal5~3_combout  & \Equal5~2_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(Rx_cmd[10]),
	.datac(\Equal5~3_combout ),
	.datad(\Equal5~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~4 .lut_mask = "8000";
defparam \Equal5~4 .operation_mode = "normal";
defparam \Equal5~4 .output_mode = "comb_only";
defparam \Equal5~4 .register_cascade_mode = "off";
defparam \Equal5~4 .sum_lutc_input = "datac";
defparam \Equal5~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \Equal6~5 (
// Equation(s):
// \Equal6~5_combout  = (Rx_cmd[2] & (Rx_cmd[16] & (\Equal3~0_combout  & \Equal6~3_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[2]),
	.datab(Rx_cmd[16]),
	.datac(\Equal3~0_combout ),
	.datad(\Equal6~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~5 .lut_mask = "8000";
defparam \Equal6~5 .operation_mode = "normal";
defparam \Equal6~5 .output_mode = "comb_only";
defparam \Equal6~5 .register_cascade_mode = "off";
defparam \Equal6~5 .sum_lutc_input = "datac";
defparam \Equal6~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ((!\Equal7~2_combout  & (!\Equal5~4_combout  & !\Equal6~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal7~2_combout ),
	.datac(\Equal5~4_combout ),
	.datad(\Equal6~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = "0003";
defparam \WideOr2~0 .operation_mode = "normal";
defparam \WideOr2~0 .output_mode = "comb_only";
defparam \WideOr2~0 .register_cascade_mode = "off";
defparam \WideOr2~0 .sum_lutc_input = "datac";
defparam \WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \WideNor1~0 (
// Equation(s):
// \WideNor1~0_combout  = (!\Equal4~4_combout  & (!\Equal2~7_combout  & (!\Equal8~3_combout  & \WideOr2~0_combout )))

	.clk(gnd),
	.dataa(\Equal4~4_combout ),
	.datab(\Equal2~7_combout ),
	.datac(\Equal8~3_combout ),
	.datad(\WideOr2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~0 .lut_mask = "0100";
defparam \WideNor1~0 .operation_mode = "normal";
defparam \WideNor1~0 .output_mode = "comb_only";
defparam \WideNor1~0 .register_cascade_mode = "off";
defparam \WideNor1~0 .sum_lutc_input = "datac";
defparam \WideNor1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \WideNor1~2 (
// Equation(s):
// \WideNor1~2_combout  = (!\Equal16~1_combout  & (\WideOr14~0_combout  & (\WideNor1~1_combout  & \WideNor1~0_combout )))

	.clk(gnd),
	.dataa(\Equal16~1_combout ),
	.datab(\WideOr14~0_combout ),
	.datac(\WideNor1~1_combout ),
	.datad(\WideNor1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~2 .lut_mask = "4000";
defparam \WideNor1~2 .operation_mode = "normal";
defparam \WideNor1~2 .output_mode = "comb_only";
defparam \WideNor1~2 .register_cascade_mode = "off";
defparam \WideNor1~2 .sum_lutc_input = "datac";
defparam \WideNor1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \WideNor1~3 (
// Equation(s):
// \WideNor1~3_combout  = (!\Equal21~1_combout  & (((!\Equal20~0_combout  & \WideNor1~2_combout ))))

	.clk(gnd),
	.dataa(\Equal21~1_combout ),
	.datab(vcc),
	.datac(\Equal20~0_combout ),
	.datad(\WideNor1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~3 .lut_mask = "0500";
defparam \WideNor1~3 .operation_mode = "normal";
defparam \WideNor1~3 .output_mode = "comb_only";
defparam \WideNor1~3 .register_cascade_mode = "off";
defparam \WideNor1~3 .sum_lutc_input = "datac";
defparam \WideNor1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \led~reg0 (
// Equation(s):
// \led~reg0_regout  = DFFEAS((\Equal11~2_combout  & (!\led~0_combout  & ((!\WideNor1~3_combout ) # (!\WideNor1~4_combout )))) # (!\Equal11~2_combout  & (((!\WideNor1~3_combout ) # (!\WideNor1~4_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal11~2_combout ),
	.datab(\led~0_combout ),
	.datac(\WideNor1~4_combout ),
	.datad(\WideNor1~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\led~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led~reg0 .lut_mask = "0777";
defparam \led~reg0 .operation_mode = "normal";
defparam \led~reg0 .output_mode = "reg_only";
defparam \led~reg0 .register_cascade_mode = "off";
defparam \led~reg0 .sum_lutc_input = "datac";
defparam \led~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \WideOr19~0 (
// Equation(s):
// \WideOr19~0_combout  = ((!\Equal23~0_combout  & (!\Equal22~2_combout  & !\Equal21~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal23~0_combout ),
	.datac(\Equal22~2_combout ),
	.datad(\Equal21~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr19~0 .lut_mask = "0003";
defparam \WideOr19~0 .operation_mode = "normal";
defparam \WideOr19~0 .output_mode = "comb_only";
defparam \WideOr19~0 .register_cascade_mode = "off";
defparam \WideOr19~0 .sum_lutc_input = "datac";
defparam \WideOr19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (!\Equal20~0_combout  & (\WideOr14~0_combout  & (!\Equal16~1_combout  & \WideOr19~0_combout )))

	.clk(gnd),
	.dataa(\Equal20~0_combout ),
	.datab(\WideOr14~0_combout ),
	.datac(\Equal16~1_combout ),
	.datad(\WideOr19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = "0400";
defparam \WideOr1~0 .operation_mode = "normal";
defparam \WideOr1~0 .output_mode = "comb_only";
defparam \WideOr1~0 .register_cascade_mode = "off";
defparam \WideOr1~0 .sum_lutc_input = "datac";
defparam \WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \WideOr2~1 (
// Equation(s):
// \WideOr2~1_combout  = (!\Equal2~7_combout  & (\WideNor1~1_combout  & (\WideOr2~0_combout  & \WideOr1~0_combout )))

	.clk(gnd),
	.dataa(\Equal2~7_combout ),
	.datab(\WideNor1~1_combout ),
	.datac(\WideOr2~0_combout ),
	.datad(\WideOr1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr2~1 .lut_mask = "4000";
defparam \WideOr2~1 .operation_mode = "normal";
defparam \WideOr2~1 .output_mode = "comb_only";
defparam \WideOr2~1 .register_cascade_mode = "off";
defparam \WideOr2~1 .sum_lutc_input = "datac";
defparam \WideOr2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell linkGLO(
// Equation(s):
// \linkGLO~regout  = DFFEAS((\Equal4~4_combout ) # ((\linkGLO~regout  & ((\Equal8~3_combout ) # (!\WideOr2~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal8~3_combout ),
	.datab(\linkGLO~regout ),
	.datac(\WideOr2~1_combout ),
	.datad(\Equal4~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkGLO~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkGLO.lut_mask = "ff8c";
defparam linkGLO.operation_mode = "normal";
defparam linkGLO.output_mode = "reg_only";
defparam linkGLO.register_cascade_mode = "off";
defparam linkGLO.sum_lutc_input = "datac";
defparam linkGLO.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = (!\Equal4~4_combout  & (\WideNor1~1_combout  & (!\Equal8~3_combout  & \WideOr1~0_combout )))

	.clk(gnd),
	.dataa(\Equal4~4_combout ),
	.datab(\WideNor1~1_combout ),
	.datac(\Equal8~3_combout ),
	.datad(\WideOr1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr4~0 .lut_mask = "0400";
defparam \WideOr4~0 .operation_mode = "normal";
defparam \WideOr4~0 .output_mode = "comb_only";
defparam \WideOr4~0 .register_cascade_mode = "off";
defparam \WideOr4~0 .sum_lutc_input = "datac";
defparam \WideOr4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = (!\Equal2~7_combout  & (((\WideOr4~0_combout  & !\Equal6~5_combout ))))

	.clk(gnd),
	.dataa(\Equal2~7_combout ),
	.datab(vcc),
	.datac(\WideOr4~0_combout ),
	.datad(\Equal6~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr5~0 .lut_mask = "0050";
defparam \WideOr5~0 .operation_mode = "normal";
defparam \WideOr5~0 .output_mode = "comb_only";
defparam \WideOr5~0 .register_cascade_mode = "off";
defparam \WideOr5~0 .sum_lutc_input = "datac";
defparam \WideOr5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell linkPPI(
// Equation(s):
// \linkPPI~regout  = DFFEAS((\Equal7~2_combout ) # ((\linkPPI~regout  & ((\Equal5~4_combout ) # (!\WideOr5~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkPPI~regout ),
	.datab(\Equal7~2_combout ),
	.datac(\Equal5~4_combout ),
	.datad(\WideOr5~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkPPI~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkPPI.lut_mask = "ecee";
defparam linkPPI.operation_mode = "normal";
defparam linkPPI.output_mode = "reg_only";
defparam linkPPI.register_cascade_mode = "off";
defparam linkPPI.sum_lutc_input = "datac";
defparam linkPPI.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \WideOr14~1 (
// Equation(s):
// \WideOr14~1_combout  = (!\Equal20~0_combout  & (\WideNor1~0_combout  & (\WideOr19~0_combout  & \WideNor1~1_combout )))

	.clk(gnd),
	.dataa(\Equal20~0_combout ),
	.datab(\WideNor1~0_combout ),
	.datac(\WideOr19~0_combout ),
	.datad(\WideNor1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr14~1 .lut_mask = "4000";
defparam \WideOr14~1 .operation_mode = "normal";
defparam \WideOr14~1 .output_mode = "comb_only";
defparam \WideOr14~1 .register_cascade_mode = "off";
defparam \WideOr14~1 .sum_lutc_input = "datac";
defparam \WideOr14~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell linkGIN(
// Equation(s):
// \linkGIN~regout  = DFFEAS((\Equal16~1_combout ) # ((\linkGIN~regout  & ((!\WideOr14~1_combout ) # (!\WideOr14~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkGIN~regout ),
	.datab(\WideOr14~0_combout ),
	.datac(\Equal16~1_combout ),
	.datad(\WideOr14~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkGIN~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkGIN.lut_mask = "f2fa";
defparam linkGIN.operation_mode = "normal";
defparam linkGIN.output_mode = "reg_only";
defparam linkGIN.register_cascade_mode = "off";
defparam linkGIN.sum_lutc_input = "datac";
defparam linkGIN.synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = (\Equal19~0_combout ) # ((\Equal16~1_combout ) # ((\Equal8~2_combout  & !Rx_cmd[0])))

	.clk(gnd),
	.dataa(\Equal8~2_combout ),
	.datab(Rx_cmd[0]),
	.datac(\Equal19~0_combout ),
	.datad(\Equal16~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector44~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector44~0 .lut_mask = "fff2";
defparam \Selector44~0 .operation_mode = "normal";
defparam \Selector44~0 .output_mode = "comb_only";
defparam \Selector44~0 .register_cascade_mode = "off";
defparam \Selector44~0 .sum_lutc_input = "datac";
defparam \Selector44~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell linkMHS(
// Equation(s):
// \linkMHS~regout  = DFFEAS((\Equal18~1_combout ) # ((\linkMHS~regout  & ((\Selector44~0_combout ) # (!\WideOr14~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkMHS~regout ),
	.datab(\Selector44~0_combout ),
	.datac(\Equal18~1_combout ),
	.datad(\WideOr14~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkMHS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkMHS.lut_mask = "f8fa";
defparam linkMHS.operation_mode = "normal";
defparam linkMHS.output_mode = "reg_only";
defparam linkMHS.register_cascade_mode = "off";
defparam linkMHS.sum_lutc_input = "datac";
defparam linkMHS.synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \BusA[3]~40 (
// Equation(s):
// \BusA[3]~40_combout  = (\BusA[16]~14 ) # ((!\linkGIN~regout  & ((!\linkMHS~regout ))))

	.clk(gnd),
	.dataa(\BusA[16]~14 ),
	.datab(\linkGIN~regout ),
	.datac(vcc),
	.datad(\linkMHS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[3]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[3]~40 .lut_mask = "aabb";
defparam \BusA[3]~40 .operation_mode = "normal";
defparam \BusA[3]~40 .output_mode = "comb_only";
defparam \BusA[3]~40 .register_cascade_mode = "off";
defparam \BusA[3]~40 .sum_lutc_input = "datac";
defparam \BusA[3]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \BusA[3]~41 (
// Equation(s):
// \BusA[3]~41_combout  = (\BusA[3]~40_combout  & ((\BusA[17]~15 ) # ((!\linkGLO~regout  & !\linkPPI~regout ))))

	.clk(gnd),
	.dataa(\linkGLO~regout ),
	.datab(\linkPPI~regout ),
	.datac(\BusA[17]~15 ),
	.datad(\BusA[3]~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[3]~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[3]~41 .lut_mask = "f100";
defparam \BusA[3]~41 .operation_mode = "normal";
defparam \BusA[3]~41 .output_mode = "comb_only";
defparam \BusA[3]~41 .register_cascade_mode = "off";
defparam \BusA[3]~41 .sum_lutc_input = "datac";
defparam \BusA[3]~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \BusA[3]~42 (
// Equation(s):
// \BusA[3]~42_combout  = (\linkGLO~regout ) # ((\linkGIN~regout ) # ((\linkPPI~regout ) # (\linkMHS~regout )))

	.clk(gnd),
	.dataa(\linkGLO~regout ),
	.datab(\linkGIN~regout ),
	.datac(\linkPPI~regout ),
	.datad(\linkMHS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[3]~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[3]~42 .lut_mask = "fffe";
defparam \BusA[3]~42 .operation_mode = "normal";
defparam \BusA[3]~42 .output_mode = "comb_only";
defparam \BusA[3]~42 .register_cascade_mode = "off";
defparam \BusA[3]~42 .sum_lutc_input = "datac";
defparam \BusA[3]~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell linkSSP(
// Equation(s):
// \linkSSP~regout  = DFFEAS((\Equal20~0_combout ) # ((\linkSSP~regout  & ((!\WideOr19~0_combout ) # (!\WideNor1~2_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal20~0_combout ),
	.datab(\linkSSP~regout ),
	.datac(\WideNor1~2_combout ),
	.datad(\WideOr19~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSSP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSSP.lut_mask = "aeee";
defparam linkSSP.operation_mode = "normal";
defparam linkSSP.output_mode = "reg_only";
defparam linkSSP.register_cascade_mode = "off";
defparam linkSSP.sum_lutc_input = "datac";
defparam linkSSP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \Equal11~3 (
// Equation(s):
// \Equal11~3_combout  = (Rx_cmd[16] & (!Rx_cmd[12] & (\Equal11~2_combout  & Rx_cmd[2])))

	.clk(gnd),
	.dataa(Rx_cmd[16]),
	.datab(Rx_cmd[12]),
	.datac(\Equal11~2_combout ),
	.datad(Rx_cmd[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal11~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal11~3 .lut_mask = "2000";
defparam \Equal11~3 .operation_mode = "normal";
defparam \Equal11~3 .output_mode = "comb_only";
defparam \Equal11~3 .register_cascade_mode = "off";
defparam \Equal11~3 .sum_lutc_input = "datac";
defparam \Equal11~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \WideOr9~0 (
// Equation(s):
// \WideOr9~0_combout  = (!\Equal10~1_combout  & (\WideOr7~0_combout  & (\WideNor1~0_combout  & \WideOr1~0_combout )))

	.clk(gnd),
	.dataa(\Equal10~1_combout ),
	.datab(\WideOr7~0_combout ),
	.datac(\WideNor1~0_combout ),
	.datad(\WideOr1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr9~0 .lut_mask = "4000";
defparam \WideOr9~0 .operation_mode = "normal";
defparam \WideOr9~0 .output_mode = "comb_only";
defparam \WideOr9~0 .register_cascade_mode = "off";
defparam \WideOr9~0 .sum_lutc_input = "datac";
defparam \WideOr9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \WideOr9~1 (
// Equation(s):
// \WideOr9~1_combout  = (((\WideOr9~0_combout  & !\Equal9~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\WideOr9~0_combout ),
	.datad(\Equal9~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr9~1 .lut_mask = "00f0";
defparam \WideOr9~1 .operation_mode = "normal";
defparam \WideOr9~1 .output_mode = "comb_only";
defparam \WideOr9~1 .register_cascade_mode = "off";
defparam \WideOr9~1 .sum_lutc_input = "datac";
defparam \WideOr9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell linkSCT(
// Equation(s):
// \linkSCT~regout  = DFFEAS((\Equal11~3_combout ) # ((\linkSCT~regout  & ((\Equal12~2_combout ) # (!\WideOr9~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal12~2_combout ),
	.datab(\linkSCT~regout ),
	.datac(\Equal11~3_combout ),
	.datad(\WideOr9~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSCT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSCT.lut_mask = "f8fc";
defparam linkSCT.operation_mode = "normal";
defparam linkSCT.output_mode = "reg_only";
defparam linkSCT.register_cascade_mode = "off";
defparam linkSCT.sum_lutc_input = "datac";
defparam linkSCT.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell linkRIT(
// Equation(s):
// \linkRIT~regout  = DFFEAS((\Equal22~2_combout ) # ((\linkRIT~regout  & ((\Equal23~0_combout ) # (!\WideNor1~3_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal22~2_combout ),
	.datab(\Equal23~0_combout ),
	.datac(\linkRIT~regout ),
	.datad(\WideNor1~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkRIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkRIT.lut_mask = "eafa";
defparam linkRIT.operation_mode = "normal";
defparam linkRIT.output_mode = "reg_only";
defparam linkRIT.register_cascade_mode = "off";
defparam linkRIT.sum_lutc_input = "datac";
defparam linkRIT.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (\Equal2~7_combout ) # (((\Equal5~4_combout ) # (\Equal7~2_combout )))

	.clk(gnd),
	.dataa(\Equal2~7_combout ),
	.datab(vcc),
	.datac(\Equal5~4_combout ),
	.datad(\Equal7~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector32~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = "fffa";
defparam \Selector32~0 .operation_mode = "normal";
defparam \Selector32~0 .output_mode = "comb_only";
defparam \Selector32~0 .register_cascade_mode = "off";
defparam \Selector32~0 .sum_lutc_input = "datac";
defparam \Selector32~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell linkCTM(
// Equation(s):
// \linkCTM~regout  = DFFEAS((\Equal6~5_combout ) # ((\linkCTM~regout  & ((\Selector32~0_combout ) # (!\WideOr4~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal6~5_combout ),
	.datab(\linkCTM~regout ),
	.datac(\WideOr4~0_combout ),
	.datad(\Selector32~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkCTM~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkCTM.lut_mask = "eeae";
defparam linkCTM.operation_mode = "normal";
defparam linkCTM.output_mode = "reg_only";
defparam linkCTM.register_cascade_mode = "off";
defparam linkCTM.sum_lutc_input = "datac";
defparam linkCTM.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell linkCTP(
// Equation(s):
// \linkCTP~regout  = DFFEAS((\Equal2~7_combout ) # ((\linkCTP~regout  & ((!\WideOr4~0_combout ) # (!\WideOr2~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal2~7_combout ),
	.datab(\WideOr2~0_combout ),
	.datac(\WideOr4~0_combout ),
	.datad(\linkCTP~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkCTP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkCTP.lut_mask = "bfaa";
defparam linkCTP.operation_mode = "normal";
defparam linkCTP.output_mode = "reg_only";
defparam linkCTP.register_cascade_mode = "off";
defparam linkCTP.sum_lutc_input = "datac";
defparam linkCTP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell linkSMS(
// Equation(s):
// \linkSMS~regout  = DFFEAS((\Equal5~4_combout ) # ((\linkSMS~regout  & ((\Equal7~2_combout ) # (!\WideOr5~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkSMS~regout ),
	.datab(\Equal7~2_combout ),
	.datac(\Equal5~4_combout ),
	.datad(\WideOr5~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSMS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSMS.lut_mask = "f8fa";
defparam linkSMS.operation_mode = "normal";
defparam linkSMS.output_mode = "reg_only";
defparam linkSMS.register_cascade_mode = "off";
defparam linkSMS.sum_lutc_input = "datac";
defparam linkSMS.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \WideOr1~1 (
// Equation(s):
// \WideOr1~1_combout  = (!\Equal14~3_combout  & (!\Equal15~1_combout  & ((!\Equal13~1_combout ) # (!\Equal5~3_combout ))))

	.clk(gnd),
	.dataa(\Equal5~3_combout ),
	.datab(\Equal14~3_combout ),
	.datac(\Equal15~1_combout ),
	.datad(\Equal13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~1 .lut_mask = "0103";
defparam \WideOr1~1 .operation_mode = "normal";
defparam \WideOr1~1 .output_mode = "comb_only";
defparam \WideOr1~1 .register_cascade_mode = "off";
defparam \WideOr1~1 .sum_lutc_input = "datac";
defparam \WideOr1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \WideOr8~0 (
// Equation(s):
// \WideOr8~0_combout  = (\WideOr7~1_combout  & (!\Equal9~1_combout  & (\WideNor1~0_combout  & \WideOr1~0_combout )))

	.clk(gnd),
	.dataa(\WideOr7~1_combout ),
	.datab(\Equal9~1_combout ),
	.datac(\WideNor1~0_combout ),
	.datad(\WideOr1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr8~0 .lut_mask = "2000";
defparam \WideOr8~0 .operation_mode = "normal";
defparam \WideOr8~0 .output_mode = "comb_only";
defparam \WideOr8~0 .register_cascade_mode = "off";
defparam \WideOr8~0 .sum_lutc_input = "datac";
defparam \WideOr8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \WideOr1~2 (
// Equation(s):
// \WideOr1~2_combout  = (\WideOr8~0_combout  & (((!\Equal7~0_combout ) # (!\Equal10~0_combout )) # (!\Equal22~1_combout )))

	.clk(gnd),
	.dataa(\Equal22~1_combout ),
	.datab(\Equal10~0_combout ),
	.datac(\Equal7~0_combout ),
	.datad(\WideOr8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~2 .lut_mask = "7f00";
defparam \WideOr1~2 .operation_mode = "normal";
defparam \WideOr1~2 .output_mode = "comb_only";
defparam \WideOr1~2 .register_cascade_mode = "off";
defparam \WideOr1~2 .sum_lutc_input = "datac";
defparam \WideOr1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell linkCMI(
// Equation(s):
// \linkCMI~regout  = DFFEAS((\Equal3~4_combout ) # ((\linkCMI~regout  & ((!\WideOr1~2_combout ) # (!\WideOr1~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\WideOr1~1_combout ),
	.datab(\Equal3~4_combout ),
	.datac(\linkCMI~regout ),
	.datad(\WideOr1~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkCMI~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkCMI.lut_mask = "dcfc";
defparam linkCMI.operation_mode = "normal";
defparam linkCMI.output_mode = "reg_only";
defparam linkCMI.register_cascade_mode = "off";
defparam linkCMI.sum_lutc_input = "datac";
defparam linkCMI.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \BusA[15]~44 (
// Equation(s):
// \BusA[15]~44_combout  = (!\linkCTM~regout  & (!\linkCTP~regout  & (!\linkSMS~regout  & !\linkCMI~regout )))

	.clk(gnd),
	.dataa(\linkCTM~regout ),
	.datab(\linkCTP~regout ),
	.datac(\linkSMS~regout ),
	.datad(\linkCMI~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~44 .lut_mask = "0001";
defparam \BusA[15]~44 .operation_mode = "normal";
defparam \BusA[15]~44 .output_mode = "comb_only";
defparam \BusA[15]~44 .register_cascade_mode = "off";
defparam \BusA[15]~44 .sum_lutc_input = "datac";
defparam \BusA[15]~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \BusA[15]~45 (
// Equation(s):
// \BusA[15]~45_combout  = (!\linkSSP~regout  & (!\linkSCT~regout  & (!\linkRIT~regout  & \BusA[15]~44_combout )))

	.clk(gnd),
	.dataa(\linkSSP~regout ),
	.datab(\linkSCT~regout ),
	.datac(\linkRIT~regout ),
	.datad(\BusA[15]~44_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~45 .lut_mask = "0100";
defparam \BusA[15]~45 .operation_mode = "normal";
defparam \BusA[15]~45 .output_mode = "comb_only";
defparam \BusA[15]~45 .register_cascade_mode = "off";
defparam \BusA[15]~45 .sum_lutc_input = "datac";
defparam \BusA[15]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \WideOr20~0 (
// Equation(s):
// \WideOr20~0_combout  = (!\Equal20~0_combout  & (((\WideNor1~2_combout ))))

	.clk(gnd),
	.dataa(\Equal20~0_combout ),
	.datab(vcc),
	.datac(\WideNor1~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr20~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr20~0 .lut_mask = "5050";
defparam \WideOr20~0 .operation_mode = "normal";
defparam \WideOr20~0 .output_mode = "comb_only";
defparam \WideOr20~0 .register_cascade_mode = "off";
defparam \WideOr20~0 .sum_lutc_input = "datac";
defparam \WideOr20~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell linkSDC(
// Equation(s):
// \linkSDC~regout  = DFFEAS((\Equal21~1_combout ) # ((\linkSDC~regout  & ((!\WideOr20~0_combout ) # (!\WideNor1~4_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal21~1_combout ),
	.datab(\linkSDC~regout ),
	.datac(\WideNor1~4_combout ),
	.datad(\WideOr20~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSDC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSDC.lut_mask = "aeee";
defparam linkSDC.operation_mode = "normal";
defparam linkSDC.output_mode = "reg_only";
defparam linkSDC.register_cascade_mode = "off";
defparam linkSDC.sum_lutc_input = "datac";
defparam linkSDC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \WideOr12~0 (
// Equation(s):
// \WideOr12~0_combout  = ((!\Equal15~1_combout  & ((!\Equal13~1_combout ) # (!\Equal5~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal5~3_combout ),
	.datac(\Equal15~1_combout ),
	.datad(\Equal13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr12~0 .lut_mask = "030f";
defparam \WideOr12~0 .operation_mode = "normal";
defparam \WideOr12~0 .output_mode = "comb_only";
defparam \WideOr12~0 .register_cascade_mode = "off";
defparam \WideOr12~0 .sum_lutc_input = "datac";
defparam \WideOr12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \WideOr11~0 (
// Equation(s):
// \WideOr11~0_combout  = (!\Equal10~1_combout  & (((\WideOr8~0_combout  & !\Equal3~4_combout ))))

	.clk(gnd),
	.dataa(\Equal10~1_combout ),
	.datab(vcc),
	.datac(\WideOr8~0_combout ),
	.datad(\Equal3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr11~0 .lut_mask = "0050";
defparam \WideOr11~0 .operation_mode = "normal";
defparam \WideOr11~0 .output_mode = "comb_only";
defparam \WideOr11~0 .register_cascade_mode = "off";
defparam \WideOr11~0 .sum_lutc_input = "datac";
defparam \WideOr11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell linkUTW(
// Equation(s):
// \linkUTW~regout  = DFFEAS((\Equal14~3_combout ) # ((\linkUTW~regout  & ((!\WideOr11~0_combout ) # (!\WideOr12~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal14~3_combout ),
	.datab(\linkUTW~regout ),
	.datac(\WideOr12~0_combout ),
	.datad(\WideOr11~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkUTW~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkUTW.lut_mask = "aeee";
defparam linkUTW.operation_mode = "normal";
defparam linkUTW.output_mode = "reg_only";
defparam linkUTW.register_cascade_mode = "off";
defparam linkUTW.sum_lutc_input = "datac";
defparam linkUTW.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \BusA[15]~43 (
// Equation(s):
// \BusA[15]~43_combout  = (\BusA[2]~8  & ((\BusB[85]~17 ) # ((!\linkUTW~regout )))) # (!\BusA[2]~8  & (!\linkSDC~regout  & ((\BusB[85]~17 ) # (!\linkUTW~regout ))))

	.clk(gnd),
	.dataa(\BusA[2]~8 ),
	.datab(\BusB[85]~17 ),
	.datac(\linkSDC~regout ),
	.datad(\linkUTW~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~43 .lut_mask = "8caf";
defparam \BusA[15]~43 .operation_mode = "normal";
defparam \BusA[15]~43 .output_mode = "comb_only";
defparam \BusA[15]~43 .register_cascade_mode = "off";
defparam \BusA[15]~43 .sum_lutc_input = "datac";
defparam \BusA[15]~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \BusA[15]~46 (
// Equation(s):
// \BusA[15]~46_combout  = ((\BusA[15]~43_combout  & ((\BusA[15]~45_combout ) # (\BusB[87]~19 ))))

	.clk(gnd),
	.dataa(\BusA[15]~45_combout ),
	.datab(\BusB[87]~19 ),
	.datac(vcc),
	.datad(\BusA[15]~43_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~46 .lut_mask = "ee00";
defparam \BusA[15]~46 .operation_mode = "normal";
defparam \BusA[15]~46 .output_mode = "comb_only";
defparam \BusA[15]~46 .register_cascade_mode = "off";
defparam \BusA[15]~46 .sum_lutc_input = "datac";
defparam \BusA[15]~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \BusA[8]~47 (
// Equation(s):
// \BusA[8]~47_combout  = (((\linkSDC~regout ) # (\linkUTW~regout )) # (!\BusA[15]~45_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\BusA[15]~45_combout ),
	.datac(\linkSDC~regout ),
	.datad(\linkUTW~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[8]~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[8]~47 .lut_mask = "fff3";
defparam \BusA[8]~47 .operation_mode = "normal";
defparam \BusA[8]~47 .output_mode = "comb_only";
defparam \BusA[8]~47 .register_cascade_mode = "off";
defparam \BusA[8]~47 .sum_lutc_input = "datac";
defparam \BusA[8]~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \Equal17~0 (
// Equation(s):
// \Equal17~0_combout  = (!Rx_cmd[0] & (((\Equal8~2_combout ))))

	.clk(gnd),
	.dataa(Rx_cmd[0]),
	.datab(vcc),
	.datac(\Equal8~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal17~0 .lut_mask = "5050";
defparam \Equal17~0 .operation_mode = "normal";
defparam \Equal17~0 .output_mode = "comb_only";
defparam \Equal17~0 .register_cascade_mode = "off";
defparam \Equal17~0 .sum_lutc_input = "datac";
defparam \Equal17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \WideOr15~0 (
// Equation(s):
// \WideOr15~0_combout  = ((!\Equal16~1_combout  & (!\Equal18~1_combout  & \WideOr14~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal16~1_combout ),
	.datac(\Equal18~1_combout ),
	.datad(\WideOr14~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr15~0 .lut_mask = "0300";
defparam \WideOr15~0 .operation_mode = "normal";
defparam \WideOr15~0 .output_mode = "comb_only";
defparam \WideOr15~0 .register_cascade_mode = "off";
defparam \WideOr15~0 .sum_lutc_input = "datac";
defparam \WideOr15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxii_lcell spi_rst(
// Equation(s):
// \spi_rst~regout  = DFFEAS((\Equal19~0_combout ) # ((\spi_rst~regout  & ((\Equal17~0_combout ) # (!\WideOr15~0_combout )))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal19~0_combout ),
	.datab(\spi_rst~regout ),
	.datac(\Equal17~0_combout ),
	.datad(\WideOr15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_rst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam spi_rst.lut_mask = "eaee";
defparam spi_rst.operation_mode = "normal";
defparam spi_rst.output_mode = "reg_only";
defparam spi_rst.register_cascade_mode = "off";
defparam spi_rst.sum_lutc_input = "datac";
defparam spi_rst.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \spi_ctrl_instance|clk_count[0] (
// Equation(s):
// \spi_ctrl_instance|clk_count [0] = DFFEAS(((!\spi_ctrl_instance|clk_count [0])), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[0]~15  = CARRY(((\spi_ctrl_instance|clk_count [0])))
// \spi_ctrl_instance|clk_count[0]~15COUT1_24  = CARRY(((\spi_ctrl_instance|clk_count [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [0]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[0]~15 ),
	.cout1(\spi_ctrl_instance|clk_count[0]~15COUT1_24 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[0] .lut_mask = "33cc";
defparam \spi_ctrl_instance|clk_count[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|clk_count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \spi_ctrl_instance|clk_count[1] (
// Equation(s):
// \spi_ctrl_instance|clk_count [1] = DFFEAS((\spi_ctrl_instance|clk_count [1] $ ((\spi_ctrl_instance|clk_count[0]~15 ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[1]~13  = CARRY(((!\spi_ctrl_instance|clk_count[0]~15 ) # (!\spi_ctrl_instance|clk_count [1])))
// \spi_ctrl_instance|clk_count[1]~13COUT1_26  = CARRY(((!\spi_ctrl_instance|clk_count[0]~15COUT1_24 ) # (!\spi_ctrl_instance|clk_count [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|clk_count[0]~15 ),
	.cin1(\spi_ctrl_instance|clk_count[0]~15COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[1]~13 ),
	.cout1(\spi_ctrl_instance|clk_count[1]~13COUT1_26 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[1] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[1] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[1] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|clk_count[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \spi_ctrl_instance|clk_count[2] (
// Equation(s):
// \spi_ctrl_instance|clk_count [2] = DFFEAS((\spi_ctrl_instance|clk_count [2] $ ((!\spi_ctrl_instance|clk_count[1]~13 ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[2]~1  = CARRY(((\spi_ctrl_instance|clk_count [2] & !\spi_ctrl_instance|clk_count[1]~13 )))
// \spi_ctrl_instance|clk_count[2]~1COUT1_28  = CARRY(((\spi_ctrl_instance|clk_count [2] & !\spi_ctrl_instance|clk_count[1]~13COUT1_26 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|clk_count[1]~13 ),
	.cin1(\spi_ctrl_instance|clk_count[1]~13COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[2]~1 ),
	.cout1(\spi_ctrl_instance|clk_count[2]~1COUT1_28 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[2] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[2] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[2] .lut_mask = "c30c";
defparam \spi_ctrl_instance|clk_count[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \spi_ctrl_instance|clk_count[3] (
// Equation(s):
// \spi_ctrl_instance|clk_count [3] = DFFEAS(\spi_ctrl_instance|clk_count [3] $ ((((\spi_ctrl_instance|clk_count[2]~1 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[3]~3  = CARRY(((!\spi_ctrl_instance|clk_count[2]~1 )) # (!\spi_ctrl_instance|clk_count [3]))
// \spi_ctrl_instance|clk_count[3]~3COUT1_30  = CARRY(((!\spi_ctrl_instance|clk_count[2]~1COUT1_28 )) # (!\spi_ctrl_instance|clk_count [3]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|clk_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|clk_count[2]~1 ),
	.cin1(\spi_ctrl_instance|clk_count[2]~1COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[3]~3 ),
	.cout1(\spi_ctrl_instance|clk_count[3]~3COUT1_30 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[3] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[3] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[3] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|clk_count[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \spi_ctrl_instance|clk_count[4] (
// Equation(s):
// \spi_ctrl_instance|clk_count [4] = DFFEAS(\spi_ctrl_instance|clk_count [4] $ ((((!\spi_ctrl_instance|clk_count[3]~3 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[4]~5  = CARRY((\spi_ctrl_instance|clk_count [4] & ((!\spi_ctrl_instance|clk_count[3]~3COUT1_30 ))))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|clk_count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|clk_count[3]~3 ),
	.cin1(\spi_ctrl_instance|clk_count[3]~3COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [4]),
	.cout(\spi_ctrl_instance|clk_count[4]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[4] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[4] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[4] .lut_mask = "a50a";
defparam \spi_ctrl_instance|clk_count[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \spi_ctrl_instance|clk_count[5] (
// Equation(s):
// \spi_ctrl_instance|clk_count [5] = DFFEAS(\spi_ctrl_instance|clk_count [5] $ ((((\spi_ctrl_instance|clk_count[4]~5 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[5]~9  = CARRY(((!\spi_ctrl_instance|clk_count[4]~5 )) # (!\spi_ctrl_instance|clk_count [5]))
// \spi_ctrl_instance|clk_count[5]~9COUT1_32  = CARRY(((!\spi_ctrl_instance|clk_count[4]~5 )) # (!\spi_ctrl_instance|clk_count [5]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|clk_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_instance|clk_count[4]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [5]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[5]~9 ),
	.cout1(\spi_ctrl_instance|clk_count[5]~9COUT1_32 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[5] .cin_used = "true";
defparam \spi_ctrl_instance|clk_count[5] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|clk_count[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \spi_ctrl_instance|clk_count[6] (
// Equation(s):
// \spi_ctrl_instance|clk_count [6] = DFFEAS(\spi_ctrl_instance|clk_count [6] $ ((((!(!\spi_ctrl_instance|clk_count[4]~5  & \spi_ctrl_instance|clk_count[5]~9 ) # (\spi_ctrl_instance|clk_count[4]~5  & \spi_ctrl_instance|clk_count[5]~9COUT1_32 ))))), 
// GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[6]~7  = CARRY((\spi_ctrl_instance|clk_count [6] & ((!\spi_ctrl_instance|clk_count[5]~9 ))))
// \spi_ctrl_instance|clk_count[6]~7COUT1_34  = CARRY((\spi_ctrl_instance|clk_count [6] & ((!\spi_ctrl_instance|clk_count[5]~9COUT1_32 ))))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|clk_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_instance|clk_count[4]~5 ),
	.cin0(\spi_ctrl_instance|clk_count[5]~9 ),
	.cin1(\spi_ctrl_instance|clk_count[5]~9COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [6]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[6]~7 ),
	.cout1(\spi_ctrl_instance|clk_count[6]~7COUT1_34 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[6] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[6] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[6] .cin_used = "true";
defparam \spi_ctrl_instance|clk_count[6] .lut_mask = "a50a";
defparam \spi_ctrl_instance|clk_count[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \spi_ctrl_instance|clk_count[7] (
// Equation(s):
// \spi_ctrl_instance|clk_count [7] = DFFEAS((\spi_ctrl_instance|clk_count [7] $ (((!\spi_ctrl_instance|clk_count[4]~5  & \spi_ctrl_instance|clk_count[6]~7 ) # (\spi_ctrl_instance|clk_count[4]~5  & \spi_ctrl_instance|clk_count[6]~7COUT1_34 )))), 
// GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_instance|clk_count[4]~5 ),
	.cin0(\spi_ctrl_instance|clk_count[6]~7 ),
	.cin1(\spi_ctrl_instance|clk_count[6]~7COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[7] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[7] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[7] .cin_used = "true";
defparam \spi_ctrl_instance|clk_count[7] .lut_mask = "3c3c";
defparam \spi_ctrl_instance|clk_count[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|clk_count[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \spi_ctrl_instance|LessThan0~0 (
// Equation(s):
// \spi_ctrl_instance|LessThan0~0_combout  = ((!\spi_ctrl_instance|clk_count [2] & (!\spi_ctrl_instance|clk_count [4] & !\spi_ctrl_instance|clk_count [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [2]),
	.datac(\spi_ctrl_instance|clk_count [4]),
	.datad(\spi_ctrl_instance|clk_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|LessThan0~0 .lut_mask = "0003";
defparam \spi_ctrl_instance|LessThan0~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|LessThan0~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|LessThan0~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|LessThan0~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \spi_ctrl_instance|LessThan0~1 (
// Equation(s):
// \spi_ctrl_instance|LessThan0~1_combout  = (\spi_ctrl_instance|clk_count [7]) # ((\spi_ctrl_instance|clk_count [5] & (\spi_ctrl_instance|clk_count [6] & !\spi_ctrl_instance|LessThan0~0_combout )))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|clk_count [5]),
	.datab(\spi_ctrl_instance|clk_count [7]),
	.datac(\spi_ctrl_instance|clk_count [6]),
	.datad(\spi_ctrl_instance|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|LessThan0~1 .lut_mask = "ccec";
defparam \spi_ctrl_instance|LessThan0~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|LessThan0~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|LessThan0~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|LessThan0~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \spi_ctrl_instance|spi_clk (
// Equation(s):
// \spi_ctrl_instance|spi_clk~regout  = DFFEAS(((\spi_ctrl_instance|spi_clk~regout  $ (\spi_ctrl_instance|LessThan0~1_combout ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_clk~regout ),
	.datad(\spi_ctrl_instance|LessThan0~1_combout ),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_clk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_clk .lut_mask = "0ff0";
defparam \spi_ctrl_instance|spi_clk .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_clk .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_clk .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_clk .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_clk .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell \spi_ctrl_instance|rst_count[0] (
// Equation(s):
// \spi_ctrl_instance|rst_count [0] = DFFEAS((\spi_ctrl_instance|rst_count [0] $ ((\spi_ctrl_instance|LessThan1~1_combout ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|rst_count [0]),
	.datac(\spi_ctrl_instance|LessThan1~1_combout ),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[0] .lut_mask = "3c3c";
defparam \spi_ctrl_instance|rst_count[0] .operation_mode = "normal";
defparam \spi_ctrl_instance|rst_count[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|rst_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxii_lcell \spi_ctrl_instance|rst_count[1] (
// Equation(s):
// \spi_ctrl_instance|rst_count [1] = DFFEAS(\spi_ctrl_instance|rst_count [0] $ ((\spi_ctrl_instance|rst_count [1])), GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[1]~13  = CARRY((\spi_ctrl_instance|rst_count [0] & (\spi_ctrl_instance|rst_count [1])))
// \spi_ctrl_instance|rst_count[1]~13COUT1_22  = CARRY((\spi_ctrl_instance|rst_count [0] & (\spi_ctrl_instance|rst_count [1])))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_count [0]),
	.datab(\spi_ctrl_instance|rst_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|rst_count[1]~13 ),
	.cout1(\spi_ctrl_instance|rst_count[1]~13COUT1_22 ));
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[1] .lut_mask = "6688";
defparam \spi_ctrl_instance|rst_count[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[1] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|rst_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \spi_ctrl_instance|rst_count[2] (
// Equation(s):
// \spi_ctrl_instance|rst_count [2] = DFFEAS((\spi_ctrl_instance|rst_count [2] $ ((\spi_ctrl_instance|rst_count[1]~13 ))), GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[2]~1  = CARRY(((!\spi_ctrl_instance|rst_count[1]~13 ) # (!\spi_ctrl_instance|rst_count [2])))
// \spi_ctrl_instance|rst_count[2]~1COUT1_24  = CARRY(((!\spi_ctrl_instance|rst_count[1]~13COUT1_22 ) # (!\spi_ctrl_instance|rst_count [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|rst_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|rst_count[1]~13 ),
	.cin1(\spi_ctrl_instance|rst_count[1]~13COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|rst_count[2]~1 ),
	.cout1(\spi_ctrl_instance|rst_count[2]~1COUT1_24 ));
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[2] .cin0_used = "true";
defparam \spi_ctrl_instance|rst_count[2] .cin1_used = "true";
defparam \spi_ctrl_instance|rst_count[2] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|rst_count[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxii_lcell \spi_ctrl_instance|rst_count[3] (
// Equation(s):
// \spi_ctrl_instance|rst_count [3] = DFFEAS(\spi_ctrl_instance|rst_count [3] $ ((((!\spi_ctrl_instance|rst_count[2]~1 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[3]~3  = CARRY((\spi_ctrl_instance|rst_count [3] & ((!\spi_ctrl_instance|rst_count[2]~1 ))))
// \spi_ctrl_instance|rst_count[3]~3COUT1_26  = CARRY((\spi_ctrl_instance|rst_count [3] & ((!\spi_ctrl_instance|rst_count[2]~1COUT1_24 ))))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|rst_count[2]~1 ),
	.cin1(\spi_ctrl_instance|rst_count[2]~1COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|rst_count[3]~3 ),
	.cout1(\spi_ctrl_instance|rst_count[3]~3COUT1_26 ));
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[3] .cin0_used = "true";
defparam \spi_ctrl_instance|rst_count[3] .cin1_used = "true";
defparam \spi_ctrl_instance|rst_count[3] .lut_mask = "a50a";
defparam \spi_ctrl_instance|rst_count[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \spi_ctrl_instance|rst_count[4] (
// Equation(s):
// \spi_ctrl_instance|rst_count [4] = DFFEAS((\spi_ctrl_instance|rst_count [4] $ ((\spi_ctrl_instance|rst_count[3]~3 ))), GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[4]~5  = CARRY(((!\spi_ctrl_instance|rst_count[3]~3COUT1_26 ) # (!\spi_ctrl_instance|rst_count [4])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|rst_count [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|rst_count[3]~3 ),
	.cin1(\spi_ctrl_instance|rst_count[3]~3COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [4]),
	.cout(\spi_ctrl_instance|rst_count[4]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[4] .cin0_used = "true";
defparam \spi_ctrl_instance|rst_count[4] .cin1_used = "true";
defparam \spi_ctrl_instance|rst_count[4] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|rst_count[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \spi_ctrl_instance|rst_count[5] (
// Equation(s):
// \spi_ctrl_instance|rst_count [5] = DFFEAS(\spi_ctrl_instance|rst_count [5] $ ((((!\spi_ctrl_instance|rst_count[4]~5 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[5]~7  = CARRY((\spi_ctrl_instance|rst_count [5] & ((!\spi_ctrl_instance|rst_count[4]~5 ))))
// \spi_ctrl_instance|rst_count[5]~7COUT1_28  = CARRY((\spi_ctrl_instance|rst_count [5] & ((!\spi_ctrl_instance|rst_count[4]~5 ))))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(\spi_ctrl_instance|rst_count[4]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [5]),
	.cout(),
	.cout0(\spi_ctrl_instance|rst_count[5]~7 ),
	.cout1(\spi_ctrl_instance|rst_count[5]~7COUT1_28 ));
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[5] .cin_used = "true";
defparam \spi_ctrl_instance|rst_count[5] .lut_mask = "a50a";
defparam \spi_ctrl_instance|rst_count[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell \spi_ctrl_instance|rst_count[6] (
// Equation(s):
// \spi_ctrl_instance|rst_count [6] = DFFEAS(\spi_ctrl_instance|rst_count [6] $ (((((!\spi_ctrl_instance|rst_count[4]~5  & \spi_ctrl_instance|rst_count[5]~7 ) # (\spi_ctrl_instance|rst_count[4]~5  & \spi_ctrl_instance|rst_count[5]~7COUT1_28 ))))), 
// GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[6]~9  = CARRY(((!\spi_ctrl_instance|rst_count[5]~7 )) # (!\spi_ctrl_instance|rst_count [6]))
// \spi_ctrl_instance|rst_count[6]~9COUT1_30  = CARRY(((!\spi_ctrl_instance|rst_count[5]~7COUT1_28 )) # (!\spi_ctrl_instance|rst_count [6]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(\spi_ctrl_instance|rst_count[4]~5 ),
	.cin0(\spi_ctrl_instance|rst_count[5]~7 ),
	.cin1(\spi_ctrl_instance|rst_count[5]~7COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [6]),
	.cout(),
	.cout0(\spi_ctrl_instance|rst_count[6]~9 ),
	.cout1(\spi_ctrl_instance|rst_count[6]~9COUT1_30 ));
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[6] .cin0_used = "true";
defparam \spi_ctrl_instance|rst_count[6] .cin1_used = "true";
defparam \spi_ctrl_instance|rst_count[6] .cin_used = "true";
defparam \spi_ctrl_instance|rst_count[6] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|rst_count[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxii_lcell \spi_ctrl_instance|rst_count[7] (
// Equation(s):
// \spi_ctrl_instance|rst_count [7] = DFFEAS((\spi_ctrl_instance|rst_count [7] $ ((!(!\spi_ctrl_instance|rst_count[4]~5  & \spi_ctrl_instance|rst_count[6]~9 ) # (\spi_ctrl_instance|rst_count[4]~5  & \spi_ctrl_instance|rst_count[6]~9COUT1_30 )))), 
// GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|rst_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(\spi_ctrl_instance|rst_count[4]~5 ),
	.cin0(\spi_ctrl_instance|rst_count[6]~9 ),
	.cin1(\spi_ctrl_instance|rst_count[6]~9COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[7] .cin0_used = "true";
defparam \spi_ctrl_instance|rst_count[7] .cin1_used = "true";
defparam \spi_ctrl_instance|rst_count[7] .cin_used = "true";
defparam \spi_ctrl_instance|rst_count[7] .lut_mask = "c3c3";
defparam \spi_ctrl_instance|rst_count[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|rst_count[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxii_lcell \spi_ctrl_instance|LessThan1~0 (
// Equation(s):
// \spi_ctrl_instance|LessThan1~0_combout  = (((!\spi_ctrl_instance|rst_count [2] & !\spi_ctrl_instance|rst_count [3])) # (!\spi_ctrl_instance|rst_count [4]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|rst_count [2]),
	.datac(\spi_ctrl_instance|rst_count [4]),
	.datad(\spi_ctrl_instance|rst_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|LessThan1~0 .lut_mask = "0f3f";
defparam \spi_ctrl_instance|LessThan1~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|LessThan1~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|LessThan1~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|LessThan1~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell \spi_ctrl_instance|LessThan1~1 (
// Equation(s):
// \spi_ctrl_instance|LessThan1~1_combout  = (!\spi_ctrl_instance|rst_count [6] & (!\spi_ctrl_instance|rst_count [7] & (!\spi_ctrl_instance|rst_count [5] & \spi_ctrl_instance|LessThan1~0_combout )))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|rst_count [6]),
	.datab(\spi_ctrl_instance|rst_count [7]),
	.datac(\spi_ctrl_instance|rst_count [5]),
	.datad(\spi_ctrl_instance|LessThan1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|LessThan1~1 .lut_mask = "0100";
defparam \spi_ctrl_instance|LessThan1~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|LessThan1~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|LessThan1~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|LessThan1~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \spi_ctrl_instance|rst_flag (
// Equation(s):
// \spi_ctrl_instance|rst_flag~regout  = DFFEAS((\spi_ctrl_instance|rst_flag~regout ) # (((!\spi_ctrl_instance|LessThan1~1_combout ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_flag~regout ),
	.datab(vcc),
	.datac(\spi_ctrl_instance|LessThan1~1_combout ),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|rst_flag .lut_mask = "afaf";
defparam \spi_ctrl_instance|rst_flag .operation_mode = "normal";
defparam \spi_ctrl_instance|rst_flag .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_flag .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_flag .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|rst_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[0] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8 [0] = DFFEAS(((!\spi_ctrl_instance|spi_master_instance|cnt8 [0])), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , 
// \spi_ctrl_instance|spi_master_instance|cnt8[0]~10_combout , )
// \spi_ctrl_instance|spi_master_instance|cnt8[0]~5  = CARRY(((\spi_ctrl_instance|spi_master_instance|cnt8 [0])))
// \spi_ctrl_instance|spi_master_instance|cnt8[0]~5COUT1_17  = CARRY(((\spi_ctrl_instance|spi_master_instance|cnt8 [0])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|cnt8[0]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cnt8 [0]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|cnt8[0]~5 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|cnt8[0]~5COUT1_17 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .lut_mask = "33cc";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[1] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8 [1] = DFFEAS((\spi_ctrl_instance|spi_master_instance|cnt8 [1] $ ((\spi_ctrl_instance|spi_master_instance|cnt8[0]~5 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , 
// \spi_ctrl_instance|spi_master_instance|cnt8[0]~10_combout , )
// \spi_ctrl_instance|spi_master_instance|cnt8[1]~7  = CARRY(((!\spi_ctrl_instance|spi_master_instance|cnt8[0]~5 ) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [1])))
// \spi_ctrl_instance|spi_master_instance|cnt8[1]~7COUT1_19  = CARRY(((!\spi_ctrl_instance|spi_master_instance|cnt8[0]~5COUT1_17 ) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [1])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|cnt8[0]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|cnt8[0]~5 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|cnt8[0]~5COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|cnt8[1]~7 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|cnt8[1]~7COUT1_19 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[2] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8 [2] = DFFEAS((\spi_ctrl_instance|spi_master_instance|cnt8 [2] $ ((!\spi_ctrl_instance|spi_master_instance|cnt8[1]~7 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , 
// \spi_ctrl_instance|spi_master_instance|cnt8[0]~10_combout , )
// \spi_ctrl_instance|spi_master_instance|cnt8[2]~1  = CARRY(((\spi_ctrl_instance|spi_master_instance|cnt8 [2] & !\spi_ctrl_instance|spi_master_instance|cnt8[1]~7 )))
// \spi_ctrl_instance|spi_master_instance|cnt8[2]~1COUT1_21  = CARRY(((\spi_ctrl_instance|spi_master_instance|cnt8 [2] & !\spi_ctrl_instance|spi_master_instance|cnt8[1]~7COUT1_19 )))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|cnt8[0]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|cnt8[1]~7 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|cnt8[1]~7COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|cnt8[2]~1 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|cnt8[2]~1COUT1_21 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .lut_mask = "c30c";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[3] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8 [3] = DFFEAS(\spi_ctrl_instance|spi_master_instance|cnt8 [3] $ ((((\spi_ctrl_instance|spi_master_instance|cnt8[2]~1 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , 
// \spi_ctrl_instance|spi_master_instance|cnt8[0]~10_combout , )
// \spi_ctrl_instance|spi_master_instance|cnt8[3]~3  = CARRY(((!\spi_ctrl_instance|spi_master_instance|cnt8[2]~1 )) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [3]))
// \spi_ctrl_instance|spi_master_instance|cnt8[3]~3COUT1_23  = CARRY(((!\spi_ctrl_instance|spi_master_instance|cnt8[2]~1COUT1_21 )) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [3]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|cnt8[0]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|cnt8[2]~1 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|cnt8[2]~1COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|cnt8[3]~3 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|cnt8[3]~3COUT1_23 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|LessThan1~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|LessThan1~0_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [2]) # ((\spi_ctrl_instance|spi_master_instance|cnt8 [1]) # ((\spi_ctrl_instance|spi_master_instance|cnt8 [0]) # 
// (\spi_ctrl_instance|spi_master_instance|cnt8 [3])))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [0]),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|LessThan1~0 .lut_mask = "fffe";
defparam \spi_ctrl_instance|spi_master_instance|LessThan1~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|LessThan1~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|LessThan1~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|LessThan1~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[4] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8 [4] = DFFEAS(\spi_ctrl_instance|spi_master_instance|cnt8 [4] $ ((((!\spi_ctrl_instance|spi_master_instance|cnt8[3]~3 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , 
// \spi_ctrl_instance|spi_master_instance|cnt8[0]~10_combout , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|cnt8[0]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|cnt8[3]~3 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|cnt8[3]~3COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .lut_mask = "a5a5";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout  = ((\spi_ctrl_instance|spi_master_instance|recv_detect[7]~16_combout  & (\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout  & \spi_ctrl_instance|spi_master_instance|cnt8 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~16_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17 .lut_mask = "c000";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[0] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [0] = DFFEAS(\spi_ctrl_instance|spi_master_instance|data_count [0] $ (((\spi_ctrl_instance|spi_master_instance|recv_detect[7]~16_combout  & (\spi_ctrl_instance|spi_master_instance|cnt8 [4] & 
// \spi_ctrl_instance|spi_master_instance|LessThan1~0_combout )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~16_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datac(\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|data_count [0]),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .lut_mask = "7f80";
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[1] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [1] = DFFEAS(\spi_ctrl_instance|spi_master_instance|data_count [0] $ ((\spi_ctrl_instance|spi_master_instance|data_count [1])), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|data_count[1]~1  = CARRY((\spi_ctrl_instance|spi_master_instance|data_count [0] & (\spi_ctrl_instance|spi_master_instance|data_count [1])))
// \spi_ctrl_instance|spi_master_instance|data_count[1]~1COUT1_22  = CARRY((\spi_ctrl_instance|spi_master_instance|data_count [0] & (\spi_ctrl_instance|spi_master_instance|data_count [1])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [0]),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|data_count[1]~1 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|data_count[1]~1COUT1_22 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .lut_mask = "6688";
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[2] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [2] = DFFEAS((\spi_ctrl_instance|spi_master_instance|data_count [2] $ ((\spi_ctrl_instance|spi_master_instance|data_count[1]~1 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|data_count[2]~11  = CARRY(((!\spi_ctrl_instance|spi_master_instance|data_count[1]~1 ) # (!\spi_ctrl_instance|spi_master_instance|data_count [2])))
// \spi_ctrl_instance|spi_master_instance|data_count[2]~11COUT1_24  = CARRY(((!\spi_ctrl_instance|spi_master_instance|data_count[1]~1COUT1_22 ) # (!\spi_ctrl_instance|spi_master_instance|data_count [2])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|data_count[1]~1 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|data_count[1]~1COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|data_count[2]~11 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|data_count[2]~11COUT1_24 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[3] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [3] = DFFEAS(\spi_ctrl_instance|spi_master_instance|data_count [3] $ ((((!\spi_ctrl_instance|spi_master_instance|data_count[2]~11 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|data_count[3]~13  = CARRY((\spi_ctrl_instance|spi_master_instance|data_count [3] & ((!\spi_ctrl_instance|spi_master_instance|data_count[2]~11 ))))
// \spi_ctrl_instance|spi_master_instance|data_count[3]~13COUT1_26  = CARRY((\spi_ctrl_instance|spi_master_instance|data_count [3] & ((!\spi_ctrl_instance|spi_master_instance|data_count[2]~11COUT1_24 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|data_count[2]~11 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|data_count[2]~11COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|data_count[3]~13 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|data_count[3]~13COUT1_26 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[4] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [4] = DFFEAS(\spi_ctrl_instance|spi_master_instance|data_count [4] $ ((((\spi_ctrl_instance|spi_master_instance|data_count[3]~13 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|data_count[4]~5  = CARRY(((!\spi_ctrl_instance|spi_master_instance|data_count[3]~13COUT1_26 )) # (!\spi_ctrl_instance|spi_master_instance|data_count [4]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|data_count[3]~13 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|data_count[3]~13COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [4]),
	.cout(\spi_ctrl_instance|spi_master_instance|data_count[4]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[5] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [5] = DFFEAS(\spi_ctrl_instance|spi_master_instance|data_count [5] $ ((((!\spi_ctrl_instance|spi_master_instance|data_count[4]~5 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|data_count[5]~7  = CARRY((\spi_ctrl_instance|spi_master_instance|data_count [5] & ((!\spi_ctrl_instance|spi_master_instance|data_count[4]~5 ))))
// \spi_ctrl_instance|spi_master_instance|data_count[5]~7COUT1_28  = CARRY((\spi_ctrl_instance|spi_master_instance|data_count [5] & ((!\spi_ctrl_instance|spi_master_instance|data_count[4]~5 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|data_count[4]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [5]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|data_count[5]~7 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|data_count[5]~7COUT1_28 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[6] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [6] = DFFEAS(\spi_ctrl_instance|spi_master_instance|data_count [6] $ (((((!\spi_ctrl_instance|spi_master_instance|data_count[4]~5  & \spi_ctrl_instance|spi_master_instance|data_count[5]~7 ) # 
// (\spi_ctrl_instance|spi_master_instance|data_count[4]~5  & \spi_ctrl_instance|spi_master_instance|data_count[5]~7COUT1_28 ))))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|data_count[6]~3  = CARRY(((!\spi_ctrl_instance|spi_master_instance|data_count[5]~7 )) # (!\spi_ctrl_instance|spi_master_instance|data_count [6]))
// \spi_ctrl_instance|spi_master_instance|data_count[6]~3COUT1_30  = CARRY(((!\spi_ctrl_instance|spi_master_instance|data_count[5]~7COUT1_28 )) # (!\spi_ctrl_instance|spi_master_instance|data_count [6]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|data_count[4]~5 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|data_count[5]~7 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|data_count[5]~7COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [6]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|data_count[6]~3 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|data_count[6]~3COUT1_30 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[7] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [7] = DFFEAS((\spi_ctrl_instance|spi_master_instance|data_count [7] $ ((!(!\spi_ctrl_instance|spi_master_instance|data_count[4]~5  & \spi_ctrl_instance|spi_master_instance|data_count[6]~3 ) # 
// (\spi_ctrl_instance|spi_master_instance|data_count[4]~5  & \spi_ctrl_instance|spi_master_instance|data_count[6]~3COUT1_30 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|data_count[4]~5 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|data_count[6]~3 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|data_count[6]~3COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .lut_mask = "c3c3";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16_combout  = (!\spi_ctrl_instance|spi_master_instance|data_count [7] & (((!\spi_ctrl_instance|spi_master_instance|data_count [6] & \spi_rst~regout ))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [7]),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|data_count [6]),
	.datad(\spi_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16 .lut_mask = "0500";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[0]~10 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8[0]~10_combout  = (((\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout  & \spi_ctrl_instance|spi_master_instance|cnt8 [4])) # (!\spi_ctrl_instance|spi_master_instance|recv_detect[7]~16_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datad(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|cnt8[0]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0]~10 .lut_mask = "c0ff";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0]~10 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0]~10 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0]~10 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0]~10 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|Decoder0~3 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Decoder0~3_combout  = (((!\spi_ctrl_instance|spi_master_instance|cnt8 [2] & \spi_ctrl_instance|spi_master_instance|cnt8 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~3 .lut_mask = "0f00";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~3 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~3 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~3 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~3 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell linkSBS(
// Equation(s):
// \linkSBS~regout  = DFFEAS((\Equal19~0_combout ) # ((\linkSBS~regout  & ((\Equal17~0_combout ) # (!\WideOr15~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal19~0_combout ),
	.datab(\linkSBS~regout ),
	.datac(\Equal17~0_combout ),
	.datad(\WideOr15~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSBS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSBS.lut_mask = "eaee";
defparam linkSBS.operation_mode = "normal";
defparam linkSBS.output_mode = "reg_only";
defparam linkSBS.register_cascade_mode = "off";
defparam linkSBS.sum_lutc_input = "datac";
defparam linkSBS.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \sm_miso~0 (
// Equation(s):
// \sm_miso~0_combout  = (\BusB[71]~12 ) # (((!\linkSBS~regout )))

	.clk(gnd),
	.dataa(\BusB[71]~12 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\linkSBS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\sm_miso~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sm_miso~0 .lut_mask = "aaff";
defparam \sm_miso~0 .operation_mode = "normal";
defparam \sm_miso~0 .output_mode = "comb_only";
defparam \sm_miso~0 .register_cascade_mode = "off";
defparam \sm_miso~0 .sum_lutc_input = "datac";
defparam \sm_miso~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|Decoder0~2 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  = (\spi_rst~regout  & (!\spi_ctrl_instance|spi_master_instance|cnt8 [1] & (!\spi_ctrl_instance|spi_master_instance|cnt8 [4] & \spi_ctrl_instance|spi_master_instance|cnt8 [0])))

	.clk(gnd),
	.dataa(\spi_rst~regout ),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~2 .lut_mask = "0200";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~2 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~2 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~2 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~2 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  & ((!\sm_miso~0_combout ))) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3])))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3])), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3]),
	.datac(\sm_miso~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] .lut_mask = "4ecc";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|Decoder0~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  = (\spi_rst~regout  & (\spi_ctrl_instance|spi_master_instance|cnt8 [1] & (!\spi_ctrl_instance|spi_master_instance|cnt8 [4] & \spi_ctrl_instance|spi_master_instance|cnt8 [0])))

	.clk(gnd),
	.dataa(\spi_rst~regout ),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~0 .lut_mask = "0800";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  & (!\sm_miso~0_combout )) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  & ((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2]))))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout  & (((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2])))), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout ),
	.datab(\sm_miso~0_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2]),
	.datad(\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] .lut_mask = "72f0";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19_combout  = (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3] & (!\spi_ctrl_instance|spi_master_instance|data_count [3] & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2] $ 
// (\spi_ctrl_instance|spi_master_instance|data_count [2])))) # (!\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3] & (\spi_ctrl_instance|spi_master_instance|data_count [3] & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2] $ 
// (\spi_ctrl_instance|spi_master_instance|data_count [2]))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3]),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [3]),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2]),
	.datad(\spi_ctrl_instance|spi_master_instance|data_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 .lut_mask = "0660";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|Decoder0~1 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Decoder0~1_combout  = (((\spi_ctrl_instance|spi_master_instance|cnt8 [2] & \spi_ctrl_instance|spi_master_instance|cnt8 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~1 .lut_mask = "f000";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  & (!\sm_miso~0_combout )) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  & ((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1]))))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout  & (((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1])))), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout ),
	.datab(\sm_miso~0_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1]),
	.datad(\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] .lut_mask = "72f0";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  & (!\sm_miso~0_combout )) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  & ((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0]))))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout  & (((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0])))), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout ),
	.datab(\sm_miso~0_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0]),
	.datad(\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] .lut_mask = "72f0";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[7]~18 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~18_combout  = (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1] & (!\spi_ctrl_instance|spi_master_instance|data_count [1] & (\spi_ctrl_instance|spi_master_instance|data_count [0] $ 
// (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0])))) # (!\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1] & (\spi_ctrl_instance|spi_master_instance|data_count [1] & (\spi_ctrl_instance|spi_master_instance|data_count [0] $ 
// (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0]))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1]),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [0]),
	.datac(\spi_ctrl_instance|spi_master_instance|data_count [1]),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~18 .lut_mask = "1248";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~18 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~18 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~18 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~18 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|Decoder0~5 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Decoder0~5_combout  = (((\spi_ctrl_instance|spi_master_instance|cnt8 [2] & !\spi_ctrl_instance|spi_master_instance|cnt8 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~5 .lut_mask = "00f0";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~5 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~5 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~5 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~5 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout  & ((!\sm_miso~0_combout ))) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5])))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5])), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5]),
	.datac(\sm_miso~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] .lut_mask = "4ecc";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|Decoder0~4 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Decoder0~4_combout  = (((!\spi_ctrl_instance|spi_master_instance|cnt8 [2] & !\spi_ctrl_instance|spi_master_instance|cnt8 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~4 .lut_mask = "000f";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~4 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~4 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~4 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~4 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  & ((!\sm_miso~0_combout ))) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7])))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7])), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7]),
	.datab(\sm_miso~0_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] .lut_mask = "3aaa";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  & ((!\sm_miso~0_combout ))) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6])))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6])), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6]),
	.datab(\sm_miso~0_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] .lut_mask = "3aaa";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout  = (\spi_ctrl_instance|spi_master_instance|data_count [6] & (!\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6] & (\spi_ctrl_instance|spi_master_instance|data_count [7] $ 
// (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7])))) # (!\spi_ctrl_instance|spi_master_instance|data_count [6] & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6] & (\spi_ctrl_instance|spi_master_instance|data_count [7] $ 
// (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7]))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [6]),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [7]),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7]),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 .lut_mask = "1428";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  & (!\sm_miso~0_combout )) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  & ((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4]))))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout  & (((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4])))), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\sm_miso~0_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4]),
	.datac(\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] .lut_mask = "5ccc";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|Equal0~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Equal0~0_combout  = ((\spi_ctrl_instance|spi_master_instance|data_count [4] $ (!\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|data_count [4]),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Equal0~0 .lut_mask = "f00f";
defparam \spi_ctrl_instance|spi_master_instance|Equal0~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Equal0~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Equal0~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Equal0~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[7]~21 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~21_combout  = (\spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout  & (!\spi_ctrl_instance|spi_master_instance|Equal0~0_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5] $ 
// (\spi_ctrl_instance|spi_master_instance|data_count [5]))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5]),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|Equal0~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|data_count [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~21 .lut_mask = "0408";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~21 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~21 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~21 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~21 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout  = (\spi_ctrl_instance|spi_master_instance|recv_detect[7]~19_combout  & (\spi_ctrl_instance|spi_master_instance|recv_detect[7]~18_combout  & 
// (\spi_ctrl_instance|spi_master_instance|recv_detect[7]~21_combout  & \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout )))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~19_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~18_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~21_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22 .lut_mask = "8000";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[0] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [0] = DFFEAS(((!\spi_ctrl_instance|spi_master_instance|recv_detect [0])), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[0]~1  = CARRY(((\spi_ctrl_instance|spi_master_instance|recv_detect [0])))
// \spi_ctrl_instance|spi_master_instance|recv_detect[0]~1COUT1_31  = CARRY(((\spi_ctrl_instance|spi_master_instance|recv_detect [0])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [0]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1COUT1_31 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[0] .lut_mask = "33cc";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[1] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [1] = DFFEAS((\spi_ctrl_instance|spi_master_instance|recv_detect [1] $ ((\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[1]~3  = CARRY(((!\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1 ) # (!\spi_ctrl_instance|spi_master_instance|recv_detect [1])))
// \spi_ctrl_instance|spi_master_instance|recv_detect[1]~3COUT1_33  = CARRY(((!\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1COUT1_31 ) # (!\spi_ctrl_instance|spi_master_instance|recv_detect [1])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3COUT1_33 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[2] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [2] = DFFEAS((\spi_ctrl_instance|spi_master_instance|recv_detect [2] $ ((!\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[2]~13  = CARRY(((\spi_ctrl_instance|spi_master_instance|recv_detect [2] & !\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3 )))
// \spi_ctrl_instance|spi_master_instance|recv_detect[2]~13COUT1_35  = CARRY(((\spi_ctrl_instance|spi_master_instance|recv_detect [2] & !\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3COUT1_33 )))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13COUT1_35 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .lut_mask = "c30c";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[3] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [3] = DFFEAS(\spi_ctrl_instance|spi_master_instance|recv_detect [3] $ ((((\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[3]~15  = CARRY(((!\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13 )) # (!\spi_ctrl_instance|spi_master_instance|recv_detect [3]))
// \spi_ctrl_instance|spi_master_instance|recv_detect[3]~15COUT1_37  = CARRY(((!\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13COUT1_35 )) # (!\spi_ctrl_instance|spi_master_instance|recv_detect [3]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|recv_detect[3]~15 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|recv_detect[3]~15COUT1_37 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|Equal2~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Equal2~0_combout  = (((!\spi_ctrl_instance|spi_master_instance|recv_detect [1] & !\spi_ctrl_instance|spi_master_instance|recv_detect [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|recv_detect [1]),
	.datad(\spi_ctrl_instance|spi_master_instance|recv_detect [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Equal2~0 .lut_mask = "000f";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[4] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [4] = DFFEAS(\spi_ctrl_instance|spi_master_instance|recv_detect [4] $ ((((!\spi_ctrl_instance|spi_master_instance|recv_detect[3]~15 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[4]~7  = CARRY((\spi_ctrl_instance|spi_master_instance|recv_detect [4] & ((!\spi_ctrl_instance|spi_master_instance|recv_detect[3]~15COUT1_37 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|recv_detect[3]~15 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|recv_detect[3]~15COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [4]),
	.cout(\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[5] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [5] = DFFEAS(\spi_ctrl_instance|spi_master_instance|recv_detect [5] $ ((((\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[5]~9  = CARRY(((!\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 )) # (!\spi_ctrl_instance|spi_master_instance|recv_detect [5]))
// \spi_ctrl_instance|spi_master_instance|recv_detect[5]~9COUT1_39  = CARRY(((!\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 )) # (!\spi_ctrl_instance|spi_master_instance|recv_detect [5]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [5]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|recv_detect[5]~9 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|recv_detect[5]~9COUT1_39 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[6] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [6] = DFFEAS(\spi_ctrl_instance|spi_master_instance|recv_detect [6] $ ((((!(!\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7  & \spi_ctrl_instance|spi_master_instance|recv_detect[5]~9 ) # 
// (\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7  & \spi_ctrl_instance|spi_master_instance|recv_detect[5]~9COUT1_39 ))))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[6]~5  = CARRY((\spi_ctrl_instance|spi_master_instance|recv_detect [6] & ((!\spi_ctrl_instance|spi_master_instance|recv_detect[5]~9 ))))
// \spi_ctrl_instance|spi_master_instance|recv_detect[6]~5COUT1_41  = CARRY((\spi_ctrl_instance|spi_master_instance|recv_detect [6] & ((!\spi_ctrl_instance|spi_master_instance|recv_detect[5]~9COUT1_39 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|recv_detect[5]~9 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|recv_detect[5]~9COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [6]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|recv_detect[6]~5 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|recv_detect[6]~5COUT1_41 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[7] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [7] = DFFEAS((\spi_ctrl_instance|spi_master_instance|recv_detect [7] $ (((!\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7  & \spi_ctrl_instance|spi_master_instance|recv_detect[6]~5 ) # 
// (\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7  & \spi_ctrl_instance|spi_master_instance|recv_detect[6]~5COUT1_41 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|recv_detect[6]~5 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|recv_detect[6]~5COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .lut_mask = "3c3c";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|Equal2~1 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Equal2~1_combout  = (!\spi_ctrl_instance|spi_master_instance|recv_detect [7] & (\spi_ctrl_instance|spi_master_instance|recv_detect [6] & (!\spi_ctrl_instance|spi_master_instance|recv_detect [5] & 
// !\spi_ctrl_instance|spi_master_instance|recv_detect [4])))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect [7]),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect [6]),
	.datac(\spi_ctrl_instance|spi_master_instance|recv_detect [5]),
	.datad(\spi_ctrl_instance|spi_master_instance|recv_detect [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Equal2~1 .lut_mask = "0004";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|receive_status (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|receive_status~regout  = DFFEAS((!\spi_ctrl_instance|spi_master_instance|recv_detect [3] & (!\spi_ctrl_instance|spi_master_instance|recv_detect [2] & (\spi_ctrl_instance|spi_master_instance|Equal2~0_combout  & 
// \spi_ctrl_instance|spi_master_instance|Equal2~1_combout ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect [3]),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect [2]),
	.datac(\spi_ctrl_instance|spi_master_instance|Equal2~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Equal2~1_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|receive_status~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|receive_status .lut_mask = "1000";
defparam \spi_ctrl_instance|spi_master_instance|receive_status .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|receive_status .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|receive_status .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|receive_status .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|receive_status .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell linkSHL(
// Equation(s):
// \linkSHL~regout  = DFFEAS((\Equal17~0_combout ) # ((\linkSHL~regout  & ((\Equal19~0_combout ) # (!\WideOr15~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkSHL~regout ),
	.datab(\Equal17~0_combout ),
	.datac(\Equal19~0_combout ),
	.datad(\WideOr15~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSHL~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSHL.lut_mask = "ecee";
defparam linkSHL.operation_mode = "normal";
defparam linkSHL.output_mode = "reg_only";
defparam linkSHL.register_cascade_mode = "off";
defparam linkSHL.sum_lutc_input = "datac";
defparam linkSHL.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell linkSBM(
// Equation(s):
// \linkSBM~regout  = DFFEAS((\Equal23~0_combout ) # ((\linkSBM~regout  & ((\Equal22~2_combout ) # (!\WideNor1~3_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkSBM~regout ),
	.datab(\Equal22~2_combout ),
	.datac(\Equal23~0_combout ),
	.datad(\WideNor1~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSBM~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSBM.lut_mask = "f8fa";
defparam linkSBM.operation_mode = "normal";
defparam linkSBM.output_mode = "reg_only";
defparam linkSBM.register_cascade_mode = "off";
defparam linkSBM.sum_lutc_input = "datac";
defparam linkSBM.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \BusA[17]~48 (
// Equation(s):
// \BusA[17]~48_combout  = ((!\linkSBM~regout  & (!\linkSBS~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\linkSBM~regout ),
	.datac(\linkSBS~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[17]~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[17]~48 .lut_mask = "0303";
defparam \BusA[17]~48 .operation_mode = "normal";
defparam \BusA[17]~48 .output_mode = "comb_only";
defparam \BusA[17]~48 .register_cascade_mode = "off";
defparam \BusA[17]~48 .sum_lutc_input = "datac";
defparam \BusA[17]~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \BusA[17]~49 (
// Equation(s):
// \BusA[17]~49_combout  = (\BusB[85]~17  & ((\spi_ctrl_instance|spi_master_instance|receive_status~regout ) # ((\BusA[17]~48_combout )))) # (!\BusB[85]~17  & (!\linkSHL~regout  & ((\spi_ctrl_instance|spi_master_instance|receive_status~regout ) # 
// (\BusA[17]~48_combout ))))

	.clk(gnd),
	.dataa(\BusB[85]~17 ),
	.datab(\spi_ctrl_instance|spi_master_instance|receive_status~regout ),
	.datac(\linkSHL~regout ),
	.datad(\BusA[17]~48_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[17]~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[17]~49 .lut_mask = "af8c";
defparam \BusA[17]~49 .operation_mode = "normal";
defparam \BusA[17]~49 .output_mode = "comb_only";
defparam \BusA[17]~49 .register_cascade_mode = "off";
defparam \BusA[17]~49 .sum_lutc_input = "datac";
defparam \BusA[17]~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \BusA[17]~50 (
// Equation(s):
// \BusA[17]~50_combout  = ((\linkSBM~regout ) # ((\linkSBS~regout ) # (\linkSHL~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\linkSBM~regout ),
	.datac(\linkSBS~regout ),
	.datad(\linkSHL~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[17]~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[17]~50 .lut_mask = "fffc";
defparam \BusA[17]~50 .operation_mode = "normal";
defparam \BusA[17]~50 .output_mode = "comb_only";
defparam \BusA[17]~50 .register_cascade_mode = "off";
defparam \BusA[17]~50 .sum_lutc_input = "datac";
defparam \BusA[17]~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxii_lcell \WideOr11~1 (
// Equation(s):
// \WideOr11~1_combout  = (!\Equal3~4_combout  & (!\Equal10~1_combout  & (!\Equal14~3_combout  & \WideOr8~0_combout )))

	.clk(gnd),
	.dataa(\Equal3~4_combout ),
	.datab(\Equal10~1_combout ),
	.datac(\Equal14~3_combout ),
	.datad(\WideOr8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr11~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr11~1 .lut_mask = "0100";
defparam \WideOr11~1 .operation_mode = "normal";
defparam \WideOr11~1 .output_mode = "comb_only";
defparam \WideOr11~1 .register_cascade_mode = "off";
defparam \WideOr11~1 .sum_lutc_input = "datac";
defparam \WideOr11~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell linkSHS(
// Equation(s):
// \linkSHS~regout  = DFFEAS((\Equal13~2_combout ) # ((\linkSHS~regout  & ((\Equal15~1_combout ) # (!\WideOr11~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkSHS~regout ),
	.datab(\Equal15~1_combout ),
	.datac(\Equal13~2_combout ),
	.datad(\WideOr11~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSHS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSHS.lut_mask = "f8fa";
defparam linkSHS.operation_mode = "normal";
defparam linkSHS.output_mode = "reg_only";
defparam linkSHS.register_cascade_mode = "off";
defparam linkSHS.sum_lutc_input = "datac";
defparam linkSHS.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell linkSHM(
// Equation(s):
// \linkSHM~regout  = DFFEAS((\Equal8~3_combout ) # ((\linkSHM~regout  & ((\Equal4~4_combout ) # (!\WideOr2~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal8~3_combout ),
	.datab(\Equal4~4_combout ),
	.datac(\linkSHM~regout ),
	.datad(\WideOr2~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSHM~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSHM.lut_mask = "eafa";
defparam linkSHM.operation_mode = "normal";
defparam linkSHM.output_mode = "reg_only";
defparam linkSHM.register_cascade_mode = "off";
defparam linkSHM.sum_lutc_input = "datac";
defparam linkSHM.synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_clkr (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_clkr~regout  = DFFEAS((\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout  $ (\spi_ctrl_instance|spi_master_instance|cnt8 [4] $ (\spi_ctrl_instance|spi_master_instance|spi_clkr~regout ))), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_clkr~regout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_clkr~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .lut_mask = "c33c";
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \BusB[69]~42 (
// Equation(s):
// \BusB[69]~42_combout  = (\linkSBS~regout  & (\spi_ctrl_instance|spi_master_instance|spi_clkr~regout  & ((\BusA[21]~19 ) # (!\linkSHS~regout )))) # (!\linkSBS~regout  & (((\BusA[21]~19 ) # (!\linkSHS~regout ))))

	.clk(gnd),
	.dataa(\linkSBS~regout ),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_clkr~regout ),
	.datac(\BusA[21]~19 ),
	.datad(\linkSHS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[69]~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[69]~42 .lut_mask = "d0dd";
defparam \BusB[69]~42 .operation_mode = "normal";
defparam \BusB[69]~42 .output_mode = "comb_only";
defparam \BusB[69]~42 .register_cascade_mode = "off";
defparam \BusB[69]~42 .sum_lutc_input = "datac";
defparam \BusB[69]~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \BusB[69]~43 (
// Equation(s):
// \BusB[69]~43_combout  = (\linkSBS~regout ) # (((\linkSHS~regout )))

	.clk(gnd),
	.dataa(\linkSBS~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\linkSHS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[69]~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[69]~43 .lut_mask = "ffaa";
defparam \BusB[69]~43 .operation_mode = "normal";
defparam \BusB[69]~43 .output_mode = "comb_only";
defparam \BusB[69]~43 .register_cascade_mode = "off";
defparam \BusB[69]~43 .sum_lutc_input = "datac";
defparam \BusB[69]~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell spi_slave_rst(
// Equation(s):
// \spi_slave_rst~regout  = DFFEAS((\Equal23~0_combout ) # ((\spi_slave_rst~regout  & ((\Equal22~2_combout ) # (!\WideNor1~3_combout )))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal23~0_combout ),
	.datab(\spi_slave_rst~regout ),
	.datac(\Equal22~2_combout ),
	.datad(\WideNor1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_rst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam spi_slave_rst.lut_mask = "eaee";
defparam spi_slave_rst.operation_mode = "normal";
defparam spi_slave_rst.output_mode = "reg_only";
defparam spi_slave_rst.register_cascade_mode = "off";
defparam spi_slave_rst.sum_lutc_input = "datac";
defparam spi_slave_rst.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \spi_slave_instance|sckr[0] (
// Equation(s):
// \spi_slave_instance|sckr [0] = DFFEAS((((\BusB[69]~11 ) # (!\linkSBM~regout ))), GLOBAL(\clk~combout ), \spi_slave_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\linkSBM~regout ),
	.datad(\BusB[69]~11 ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|sckr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|sckr[0] .lut_mask = "ff0f";
defparam \spi_slave_instance|sckr[0] .operation_mode = "normal";
defparam \spi_slave_instance|sckr[0] .output_mode = "reg_only";
defparam \spi_slave_instance|sckr[0] .register_cascade_mode = "off";
defparam \spi_slave_instance|sckr[0] .sum_lutc_input = "datac";
defparam \spi_slave_instance|sckr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \spi_slave_instance|sckr[1] (
// Equation(s):
// \spi_slave_instance|Equal0~0  = (((F1_sckr[1] & !\spi_slave_instance|sckr [2])))
// \spi_slave_instance|sckr [1] = DFFEAS(\spi_slave_instance|Equal0~0 , GLOBAL(\clk~combout ), \spi_slave_rst~regout , , , \spi_slave_instance|sckr [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_instance|sckr [0]),
	.datad(\spi_slave_instance|sckr [2]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Equal0~0 ),
	.regout(\spi_slave_instance|sckr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|sckr[1] .lut_mask = "00f0";
defparam \spi_slave_instance|sckr[1] .operation_mode = "normal";
defparam \spi_slave_instance|sckr[1] .output_mode = "reg_and_comb";
defparam \spi_slave_instance|sckr[1] .register_cascade_mode = "off";
defparam \spi_slave_instance|sckr[1] .sum_lutc_input = "qfbk";
defparam \spi_slave_instance|sckr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \spi_slave_instance|sckr[2] (
// Equation(s):
// \spi_slave_instance|Equal1~0  = (((F1_sckr[2] & !\spi_slave_instance|sckr [1])))
// \spi_slave_instance|sckr [2] = DFFEAS(\spi_slave_instance|Equal1~0 , GLOBAL(\clk~combout ), \spi_slave_rst~regout , , , \spi_slave_instance|sckr [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_instance|sckr [1]),
	.datad(\spi_slave_instance|sckr [1]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Equal1~0 ),
	.regout(\spi_slave_instance|sckr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|sckr[2] .lut_mask = "00f0";
defparam \spi_slave_instance|sckr[2] .operation_mode = "normal";
defparam \spi_slave_instance|sckr[2] .output_mode = "reg_and_comb";
defparam \spi_slave_instance|sckr[2] .register_cascade_mode = "off";
defparam \spi_slave_instance|sckr[2] .sum_lutc_input = "qfbk";
defparam \spi_slave_instance|sckr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \spi_slave_instance|bitcnt[0] (
// Equation(s):
// \spi_slave_instance|bitcnt [0] = DFFEAS((\spi_slave_instance|bitcnt [0] $ (((!\spi_slave_instance|sckr [2] & \spi_slave_instance|sckr [1])))), GLOBAL(\clk~combout ), \spi_slave_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|sckr [2]),
	.datac(\spi_slave_instance|sckr [1]),
	.datad(\spi_slave_instance|bitcnt [0]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|bitcnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|bitcnt[0] .lut_mask = "cf30";
defparam \spi_slave_instance|bitcnt[0] .operation_mode = "normal";
defparam \spi_slave_instance|bitcnt[0] .output_mode = "reg_only";
defparam \spi_slave_instance|bitcnt[0] .register_cascade_mode = "off";
defparam \spi_slave_instance|bitcnt[0] .sum_lutc_input = "datac";
defparam \spi_slave_instance|bitcnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \spi_slave_instance|bitcnt[1] (
// Equation(s):
// \spi_slave_instance|bitcnt [1] = DFFEAS(\spi_slave_instance|bitcnt [1] $ (((!\spi_slave_instance|sckr [2] & (\spi_slave_instance|sckr [1] & \spi_slave_instance|bitcnt [0])))), GLOBAL(\clk~combout ), \spi_slave_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|bitcnt [1]),
	.datab(\spi_slave_instance|sckr [2]),
	.datac(\spi_slave_instance|sckr [1]),
	.datad(\spi_slave_instance|bitcnt [0]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|bitcnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|bitcnt[1] .lut_mask = "9aaa";
defparam \spi_slave_instance|bitcnt[1] .operation_mode = "normal";
defparam \spi_slave_instance|bitcnt[1] .output_mode = "reg_only";
defparam \spi_slave_instance|bitcnt[1] .register_cascade_mode = "off";
defparam \spi_slave_instance|bitcnt[1] .sum_lutc_input = "datac";
defparam \spi_slave_instance|bitcnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \spi_slave_instance|bitcnt[2] (
// Equation(s):
// \spi_slave_instance|bitcnt [2] = DFFEAS(\spi_slave_instance|bitcnt [2] $ (((\spi_slave_instance|Equal0~0  & (\spi_slave_instance|bitcnt [0] & \spi_slave_instance|bitcnt [1])))), GLOBAL(\clk~combout ), \spi_slave_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|Equal0~0 ),
	.datab(\spi_slave_instance|bitcnt [0]),
	.datac(\spi_slave_instance|bitcnt [2]),
	.datad(\spi_slave_instance|bitcnt [1]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|bitcnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|bitcnt[2] .lut_mask = "78f0";
defparam \spi_slave_instance|bitcnt[2] .operation_mode = "normal";
defparam \spi_slave_instance|bitcnt[2] .output_mode = "reg_only";
defparam \spi_slave_instance|bitcnt[2] .register_cascade_mode = "off";
defparam \spi_slave_instance|bitcnt[2] .sum_lutc_input = "datac";
defparam \spi_slave_instance|bitcnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \spi_slave_instance|byte_received (
// Equation(s):
// \spi_slave_instance|byte_received~regout  = DFFEAS((\spi_slave_instance|Equal0~0  & (\spi_slave_instance|bitcnt [0] & (\spi_slave_instance|bitcnt [2] & \spi_slave_instance|bitcnt [1]))), GLOBAL(\clk~combout ), \spi_slave_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|Equal0~0 ),
	.datab(\spi_slave_instance|bitcnt [0]),
	.datac(\spi_slave_instance|bitcnt [2]),
	.datad(\spi_slave_instance|bitcnt [1]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|byte_received~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_received .lut_mask = "8000";
defparam \spi_slave_instance|byte_received .operation_mode = "normal";
defparam \spi_slave_instance|byte_received .output_mode = "reg_only";
defparam \spi_slave_instance|byte_received .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_received .sum_lutc_input = "datac";
defparam \spi_slave_instance|byte_received .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \spi_slave_instance|cnt[0] (
// Equation(s):
// \spi_slave_instance|cnt [0] = DFFEAS(\spi_slave_instance|cnt [0] $ ((((\spi_slave_instance|byte_received~regout )))), GLOBAL(\clk~combout ), \spi_slave_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|cnt [0]),
	.datab(vcc),
	.datac(\spi_slave_instance|byte_received~regout ),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|cnt[0] .lut_mask = "5a5a";
defparam \spi_slave_instance|cnt[0] .operation_mode = "normal";
defparam \spi_slave_instance|cnt[0] .output_mode = "reg_only";
defparam \spi_slave_instance|cnt[0] .register_cascade_mode = "off";
defparam \spi_slave_instance|cnt[0] .sum_lutc_input = "datac";
defparam \spi_slave_instance|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \spi_slave_instance|cnt[1] (
// Equation(s):
// \spi_slave_instance|cnt [1] = DFFEAS(\spi_slave_instance|cnt [0] $ ((\spi_slave_instance|cnt [1])), GLOBAL(\clk~combout ), \spi_slave_rst~regout , , \spi_slave_instance|byte_received~regout , , , , )
// \spi_slave_instance|cnt[1]~13  = CARRY((\spi_slave_instance|cnt [0] & (\spi_slave_instance|cnt [1])))
// \spi_slave_instance|cnt[1]~13COUT1_22  = CARRY((\spi_slave_instance|cnt [0] & (\spi_slave_instance|cnt [1])))

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|cnt [0]),
	.datab(\spi_slave_instance|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|cnt [1]),
	.cout(),
	.cout0(\spi_slave_instance|cnt[1]~13 ),
	.cout1(\spi_slave_instance|cnt[1]~13COUT1_22 ));
// synopsys translate_off
defparam \spi_slave_instance|cnt[1] .lut_mask = "6688";
defparam \spi_slave_instance|cnt[1] .operation_mode = "arithmetic";
defparam \spi_slave_instance|cnt[1] .output_mode = "reg_only";
defparam \spi_slave_instance|cnt[1] .register_cascade_mode = "off";
defparam \spi_slave_instance|cnt[1] .sum_lutc_input = "datac";
defparam \spi_slave_instance|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \spi_slave_instance|cnt[2] (
// Equation(s):
// \spi_slave_instance|cnt [2] = DFFEAS((\spi_slave_instance|cnt [2] $ ((\spi_slave_instance|cnt[1]~13 ))), GLOBAL(\clk~combout ), \spi_slave_rst~regout , , \spi_slave_instance|byte_received~regout , , , , )
// \spi_slave_instance|cnt[2]~11  = CARRY(((!\spi_slave_instance|cnt[1]~13 ) # (!\spi_slave_instance|cnt [2])))
// \spi_slave_instance|cnt[2]~11COUT1_24  = CARRY(((!\spi_slave_instance|cnt[1]~13COUT1_22 ) # (!\spi_slave_instance|cnt [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(\spi_slave_instance|cnt[1]~13 ),
	.cin1(\spi_slave_instance|cnt[1]~13COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|cnt [2]),
	.cout(),
	.cout0(\spi_slave_instance|cnt[2]~11 ),
	.cout1(\spi_slave_instance|cnt[2]~11COUT1_24 ));
// synopsys translate_off
defparam \spi_slave_instance|cnt[2] .cin0_used = "true";
defparam \spi_slave_instance|cnt[2] .cin1_used = "true";
defparam \spi_slave_instance|cnt[2] .lut_mask = "3c3f";
defparam \spi_slave_instance|cnt[2] .operation_mode = "arithmetic";
defparam \spi_slave_instance|cnt[2] .output_mode = "reg_only";
defparam \spi_slave_instance|cnt[2] .register_cascade_mode = "off";
defparam \spi_slave_instance|cnt[2] .sum_lutc_input = "cin";
defparam \spi_slave_instance|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \spi_slave_instance|cnt[3] (
// Equation(s):
// \spi_slave_instance|cnt [3] = DFFEAS(\spi_slave_instance|cnt [3] $ ((((!\spi_slave_instance|cnt[2]~11 )))), GLOBAL(\clk~combout ), \spi_slave_rst~regout , , \spi_slave_instance|byte_received~regout , , , , )
// \spi_slave_instance|cnt[3]~9  = CARRY((\spi_slave_instance|cnt [3] & ((!\spi_slave_instance|cnt[2]~11 ))))
// \spi_slave_instance|cnt[3]~9COUT1_26  = CARRY((\spi_slave_instance|cnt [3] & ((!\spi_slave_instance|cnt[2]~11COUT1_24 ))))

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(\spi_slave_instance|cnt[2]~11 ),
	.cin1(\spi_slave_instance|cnt[2]~11COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|cnt [3]),
	.cout(),
	.cout0(\spi_slave_instance|cnt[3]~9 ),
	.cout1(\spi_slave_instance|cnt[3]~9COUT1_26 ));
// synopsys translate_off
defparam \spi_slave_instance|cnt[3] .cin0_used = "true";
defparam \spi_slave_instance|cnt[3] .cin1_used = "true";
defparam \spi_slave_instance|cnt[3] .lut_mask = "a50a";
defparam \spi_slave_instance|cnt[3] .operation_mode = "arithmetic";
defparam \spi_slave_instance|cnt[3] .output_mode = "reg_only";
defparam \spi_slave_instance|cnt[3] .register_cascade_mode = "off";
defparam \spi_slave_instance|cnt[3] .sum_lutc_input = "cin";
defparam \spi_slave_instance|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \spi_slave_instance|cnt[4] (
// Equation(s):
// \spi_slave_instance|cnt [4] = DFFEAS(\spi_slave_instance|cnt [4] $ ((((\spi_slave_instance|cnt[3]~9 )))), GLOBAL(\clk~combout ), \spi_slave_rst~regout , , \spi_slave_instance|byte_received~regout , , , , )
// \spi_slave_instance|cnt[4]~7  = CARRY(((!\spi_slave_instance|cnt[3]~9COUT1_26 )) # (!\spi_slave_instance|cnt [4]))

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(\spi_slave_instance|cnt[3]~9 ),
	.cin1(\spi_slave_instance|cnt[3]~9COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|cnt [4]),
	.cout(\spi_slave_instance|cnt[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|cnt[4] .cin0_used = "true";
defparam \spi_slave_instance|cnt[4] .cin1_used = "true";
defparam \spi_slave_instance|cnt[4] .lut_mask = "5a5f";
defparam \spi_slave_instance|cnt[4] .operation_mode = "arithmetic";
defparam \spi_slave_instance|cnt[4] .output_mode = "reg_only";
defparam \spi_slave_instance|cnt[4] .register_cascade_mode = "off";
defparam \spi_slave_instance|cnt[4] .sum_lutc_input = "cin";
defparam \spi_slave_instance|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \spi_slave_instance|cnt[5] (
// Equation(s):
// \spi_slave_instance|cnt [5] = DFFEAS(\spi_slave_instance|cnt [5] $ ((((!\spi_slave_instance|cnt[4]~7 )))), GLOBAL(\clk~combout ), \spi_slave_rst~regout , , \spi_slave_instance|byte_received~regout , , , , )
// \spi_slave_instance|cnt[5]~5  = CARRY((\spi_slave_instance|cnt [5] & ((!\spi_slave_instance|cnt[4]~7 ))))
// \spi_slave_instance|cnt[5]~5COUT1_28  = CARRY((\spi_slave_instance|cnt [5] & ((!\spi_slave_instance|cnt[4]~7 ))))

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|byte_received~regout ),
	.cin(\spi_slave_instance|cnt[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|cnt [5]),
	.cout(),
	.cout0(\spi_slave_instance|cnt[5]~5 ),
	.cout1(\spi_slave_instance|cnt[5]~5COUT1_28 ));
// synopsys translate_off
defparam \spi_slave_instance|cnt[5] .cin_used = "true";
defparam \spi_slave_instance|cnt[5] .lut_mask = "a50a";
defparam \spi_slave_instance|cnt[5] .operation_mode = "arithmetic";
defparam \spi_slave_instance|cnt[5] .output_mode = "reg_only";
defparam \spi_slave_instance|cnt[5] .register_cascade_mode = "off";
defparam \spi_slave_instance|cnt[5] .sum_lutc_input = "cin";
defparam \spi_slave_instance|cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \spi_slave_instance|cnt[6] (
// Equation(s):
// \spi_slave_instance|cnt [6] = DFFEAS(\spi_slave_instance|cnt [6] $ (((((!\spi_slave_instance|cnt[4]~7  & \spi_slave_instance|cnt[5]~5 ) # (\spi_slave_instance|cnt[4]~7  & \spi_slave_instance|cnt[5]~5COUT1_28 ))))), GLOBAL(\clk~combout ), 
// \spi_slave_rst~regout , , \spi_slave_instance|byte_received~regout , , , , )
// \spi_slave_instance|cnt[6]~3  = CARRY(((!\spi_slave_instance|cnt[5]~5 )) # (!\spi_slave_instance|cnt [6]))
// \spi_slave_instance|cnt[6]~3COUT1_30  = CARRY(((!\spi_slave_instance|cnt[5]~5COUT1_28 )) # (!\spi_slave_instance|cnt [6]))

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|byte_received~regout ),
	.cin(\spi_slave_instance|cnt[4]~7 ),
	.cin0(\spi_slave_instance|cnt[5]~5 ),
	.cin1(\spi_slave_instance|cnt[5]~5COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|cnt [6]),
	.cout(),
	.cout0(\spi_slave_instance|cnt[6]~3 ),
	.cout1(\spi_slave_instance|cnt[6]~3COUT1_30 ));
// synopsys translate_off
defparam \spi_slave_instance|cnt[6] .cin0_used = "true";
defparam \spi_slave_instance|cnt[6] .cin1_used = "true";
defparam \spi_slave_instance|cnt[6] .cin_used = "true";
defparam \spi_slave_instance|cnt[6] .lut_mask = "5a5f";
defparam \spi_slave_instance|cnt[6] .operation_mode = "arithmetic";
defparam \spi_slave_instance|cnt[6] .output_mode = "reg_only";
defparam \spi_slave_instance|cnt[6] .register_cascade_mode = "off";
defparam \spi_slave_instance|cnt[6] .sum_lutc_input = "cin";
defparam \spi_slave_instance|cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \spi_slave_instance|cnt[7] (
// Equation(s):
// \spi_slave_instance|cnt [7] = DFFEAS((\spi_slave_instance|cnt [7] $ ((!(!\spi_slave_instance|cnt[4]~7  & \spi_slave_instance|cnt[6]~3 ) # (\spi_slave_instance|cnt[4]~7  & \spi_slave_instance|cnt[6]~3COUT1_30 )))), GLOBAL(\clk~combout ), 
// \spi_slave_rst~regout , , \spi_slave_instance|byte_received~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|byte_received~regout ),
	.cin(\spi_slave_instance|cnt[4]~7 ),
	.cin0(\spi_slave_instance|cnt[6]~3 ),
	.cin1(\spi_slave_instance|cnt[6]~3COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|cnt[7] .cin0_used = "true";
defparam \spi_slave_instance|cnt[7] .cin1_used = "true";
defparam \spi_slave_instance|cnt[7] .cin_used = "true";
defparam \spi_slave_instance|cnt[7] .lut_mask = "c3c3";
defparam \spi_slave_instance|cnt[7] .operation_mode = "normal";
defparam \spi_slave_instance|cnt[7] .output_mode = "reg_only";
defparam \spi_slave_instance|cnt[7] .register_cascade_mode = "off";
defparam \spi_slave_instance|cnt[7] .sum_lutc_input = "cin";
defparam \spi_slave_instance|cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \spi_slave_instance|Equal4~0 (
// Equation(s):
// \spi_slave_instance|Equal4~0_combout  = (!\spi_slave_instance|bitcnt [1] & (((!\spi_slave_instance|bitcnt [2] & \spi_slave_instance|bitcnt [0]))))

	.clk(gnd),
	.dataa(\spi_slave_instance|bitcnt [1]),
	.datab(vcc),
	.datac(\spi_slave_instance|bitcnt [2]),
	.datad(\spi_slave_instance|bitcnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_instance|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|Equal4~0 .lut_mask = "0500";
defparam \spi_slave_instance|Equal4~0 .operation_mode = "normal";
defparam \spi_slave_instance|Equal4~0 .output_mode = "comb_only";
defparam \spi_slave_instance|Equal4~0 .register_cascade_mode = "off";
defparam \spi_slave_instance|Equal4~0 .sum_lutc_input = "datac";
defparam \spi_slave_instance|Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \spi_slave_instance|byte_data_sent[0] (
// Equation(s):
// \spi_slave_instance|byte_data_sent [0] = DFFEAS((!\spi_slave_instance|bitcnt [1] & (\spi_slave_instance|bitcnt [0] & (!\spi_slave_instance|bitcnt [2] & \spi_slave_instance|cnt [0]))), GLOBAL(\clk~combout ), \spi_slave_rst~regout , , 
// \spi_slave_instance|Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|bitcnt [1]),
	.datab(\spi_slave_instance|bitcnt [0]),
	.datac(\spi_slave_instance|bitcnt [2]),
	.datad(\spi_slave_instance|cnt [0]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|byte_data_sent [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_sent[0] .lut_mask = "0400";
defparam \spi_slave_instance|byte_data_sent[0] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_sent[0] .output_mode = "reg_only";
defparam \spi_slave_instance|byte_data_sent[0] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_sent[0] .sum_lutc_input = "datac";
defparam \spi_slave_instance|byte_data_sent[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \spi_slave_instance|byte_data_sent[1] (
// Equation(s):
// \spi_slave_instance|byte_data_sent [1] = DFFEAS(((\spi_slave_instance|Equal4~0_combout  & ((\spi_slave_instance|cnt [1]))) # (!\spi_slave_instance|Equal4~0_combout  & (\spi_slave_instance|byte_data_sent [0]))), GLOBAL(\clk~combout ), \spi_slave_rst~regout 
// , , \spi_slave_instance|Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|byte_data_sent [0]),
	.datac(\spi_slave_instance|cnt [1]),
	.datad(\spi_slave_instance|Equal4~0_combout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|byte_data_sent [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_sent[1] .lut_mask = "f0cc";
defparam \spi_slave_instance|byte_data_sent[1] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_sent[1] .output_mode = "reg_only";
defparam \spi_slave_instance|byte_data_sent[1] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_sent[1] .sum_lutc_input = "datac";
defparam \spi_slave_instance|byte_data_sent[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \spi_slave_instance|byte_data_sent[2] (
// Equation(s):
// \spi_slave_instance|byte_data_sent [2] = DFFEAS(((\spi_slave_instance|Equal4~0_combout  & (\spi_slave_instance|cnt [2])) # (!\spi_slave_instance|Equal4~0_combout  & ((\spi_slave_instance|byte_data_sent [1])))), GLOBAL(\clk~combout ), \spi_slave_rst~regout 
// , , \spi_slave_instance|Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|cnt [2]),
	.datac(\spi_slave_instance|byte_data_sent [1]),
	.datad(\spi_slave_instance|Equal4~0_combout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|byte_data_sent [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_sent[2] .lut_mask = "ccf0";
defparam \spi_slave_instance|byte_data_sent[2] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_sent[2] .output_mode = "reg_only";
defparam \spi_slave_instance|byte_data_sent[2] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_sent[2] .sum_lutc_input = "datac";
defparam \spi_slave_instance|byte_data_sent[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \spi_slave_instance|byte_data_sent[3] (
// Equation(s):
// \spi_slave_instance|byte_data_sent [3] = DFFEAS(((\spi_slave_instance|Equal4~0_combout  & (\spi_slave_instance|cnt [3])) # (!\spi_slave_instance|Equal4~0_combout  & ((\spi_slave_instance|byte_data_sent [2])))), GLOBAL(\clk~combout ), \spi_slave_rst~regout 
// , , \spi_slave_instance|Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|cnt [3]),
	.datac(\spi_slave_instance|byte_data_sent [2]),
	.datad(\spi_slave_instance|Equal4~0_combout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|byte_data_sent [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_sent[3] .lut_mask = "ccf0";
defparam \spi_slave_instance|byte_data_sent[3] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_sent[3] .output_mode = "reg_only";
defparam \spi_slave_instance|byte_data_sent[3] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_sent[3] .sum_lutc_input = "datac";
defparam \spi_slave_instance|byte_data_sent[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \spi_slave_instance|byte_data_sent[4] (
// Equation(s):
// \spi_slave_instance|byte_data_sent [4] = DFFEAS((\spi_slave_instance|Equal4~0_combout  & (\spi_slave_instance|cnt [4])) # (!\spi_slave_instance|Equal4~0_combout  & (((\spi_slave_instance|byte_data_sent [3])))), GLOBAL(\clk~combout ), \spi_slave_rst~regout 
// , , \spi_slave_instance|Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|cnt [4]),
	.datab(\spi_slave_instance|Equal4~0_combout ),
	.datac(vcc),
	.datad(\spi_slave_instance|byte_data_sent [3]),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|byte_data_sent [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_sent[4] .lut_mask = "bb88";
defparam \spi_slave_instance|byte_data_sent[4] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_sent[4] .output_mode = "reg_only";
defparam \spi_slave_instance|byte_data_sent[4] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_sent[4] .sum_lutc_input = "datac";
defparam \spi_slave_instance|byte_data_sent[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \spi_slave_instance|byte_data_sent[5] (
// Equation(s):
// \spi_slave_instance|byte_data_sent [5] = DFFEAS(((\spi_slave_instance|Equal4~0_combout  & (\spi_slave_instance|cnt [5])) # (!\spi_slave_instance|Equal4~0_combout  & ((\spi_slave_instance|byte_data_sent [4])))), GLOBAL(\clk~combout ), \spi_slave_rst~regout 
// , , \spi_slave_instance|Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_instance|cnt [5]),
	.datab(vcc),
	.datac(\spi_slave_instance|byte_data_sent [4]),
	.datad(\spi_slave_instance|Equal4~0_combout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|byte_data_sent [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_sent[5] .lut_mask = "aaf0";
defparam \spi_slave_instance|byte_data_sent[5] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_sent[5] .output_mode = "reg_only";
defparam \spi_slave_instance|byte_data_sent[5] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_sent[5] .sum_lutc_input = "datac";
defparam \spi_slave_instance|byte_data_sent[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \spi_slave_instance|byte_data_sent[6] (
// Equation(s):
// \spi_slave_instance|byte_data_sent [6] = DFFEAS(((\spi_slave_instance|Equal4~0_combout  & ((\spi_slave_instance|cnt [6]))) # (!\spi_slave_instance|Equal4~0_combout  & (\spi_slave_instance|byte_data_sent [5]))), GLOBAL(\clk~combout ), \spi_slave_rst~regout 
// , , \spi_slave_instance|Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|byte_data_sent [5]),
	.datac(\spi_slave_instance|cnt [6]),
	.datad(\spi_slave_instance|Equal4~0_combout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|byte_data_sent [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_sent[6] .lut_mask = "f0cc";
defparam \spi_slave_instance|byte_data_sent[6] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_sent[6] .output_mode = "reg_only";
defparam \spi_slave_instance|byte_data_sent[6] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_sent[6] .sum_lutc_input = "datac";
defparam \spi_slave_instance|byte_data_sent[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \spi_slave_instance|byte_data_sent[7] (
// Equation(s):
// \spi_slave_instance|byte_data_sent [7] = DFFEAS(((\spi_slave_instance|Equal4~0_combout  & (\spi_slave_instance|cnt [7])) # (!\spi_slave_instance|Equal4~0_combout  & ((\spi_slave_instance|byte_data_sent [6])))), GLOBAL(\clk~combout ), \spi_slave_rst~regout 
// , , \spi_slave_instance|Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_instance|cnt [7]),
	.datac(\spi_slave_instance|byte_data_sent [6]),
	.datad(\spi_slave_instance|Equal4~0_combout ),
	.aclr(!\spi_slave_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_instance|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_instance|byte_data_sent [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_instance|byte_data_sent[7] .lut_mask = "ccf0";
defparam \spi_slave_instance|byte_data_sent[7] .operation_mode = "normal";
defparam \spi_slave_instance|byte_data_sent[7] .output_mode = "reg_only";
defparam \spi_slave_instance|byte_data_sent[7] .register_cascade_mode = "off";
defparam \spi_slave_instance|byte_data_sent[7] .sum_lutc_input = "datac";
defparam \spi_slave_instance|byte_data_sent[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxii_lcell linkSPI(
// Equation(s):
// \linkSPI~regout  = DFFEAS((\Equal9~1_combout ) # ((\linkSPI~regout  & ((!\WideOr9~0_combout ) # (!\WideOr7~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\WideOr7~1_combout ),
	.datab(\Equal9~1_combout ),
	.datac(\linkSPI~regout ),
	.datad(\WideOr9~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSPI~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSPI.lut_mask = "dcfc";
defparam linkSPI.operation_mode = "normal";
defparam linkSPI.output_mode = "reg_only";
defparam linkSPI.register_cascade_mode = "off";
defparam linkSPI.sum_lutc_input = "datac";
defparam linkSPI.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \BusB[71]~44 (
// Equation(s):
// \BusB[71]~44_combout  = (\spi_slave_instance|byte_data_sent [7] & (((\BusB[86]~18 ) # (!\linkSPI~regout )))) # (!\spi_slave_instance|byte_data_sent [7] & (!\linkSBM~regout  & ((\BusB[86]~18 ) # (!\linkSPI~regout ))))

	.clk(gnd),
	.dataa(\spi_slave_instance|byte_data_sent [7]),
	.datab(\linkSBM~regout ),
	.datac(\BusB[86]~18 ),
	.datad(\linkSPI~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[71]~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[71]~44 .lut_mask = "b0bb";
defparam \BusB[71]~44 .operation_mode = "normal";
defparam \BusB[71]~44 .output_mode = "comb_only";
defparam \BusB[71]~44 .register_cascade_mode = "off";
defparam \BusB[71]~44 .sum_lutc_input = "datac";
defparam \BusB[71]~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \BusB[71]~45 (
// Equation(s):
// \BusB[71]~45_combout  = ((\BusB[71]~44_combout  & ((\BusA[18]~16 ) # (!\linkSHM~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\BusB[71]~44_combout ),
	.datac(\BusA[18]~16 ),
	.datad(\linkSHM~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[71]~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[71]~45 .lut_mask = "c0cc";
defparam \BusB[71]~45 .operation_mode = "normal";
defparam \BusB[71]~45 .output_mode = "comb_only";
defparam \BusB[71]~45 .register_cascade_mode = "off";
defparam \BusB[71]~45 .sum_lutc_input = "datac";
defparam \BusB[71]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \BusB[71]~46 (
// Equation(s):
// \BusB[71]~46_combout  = (\linkSPI~regout ) # ((\linkSHM~regout ) # ((\linkSBM~regout )))

	.clk(gnd),
	.dataa(\linkSPI~regout ),
	.datab(\linkSHM~regout ),
	.datac(vcc),
	.datad(\linkSBM~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[71]~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[71]~46 .lut_mask = "ffee";
defparam \BusB[71]~46 .operation_mode = "normal";
defparam \BusB[71]~46 .output_mode = "comb_only";
defparam \BusB[71]~46 .register_cascade_mode = "off";
defparam \BusB[71]~46 .sum_lutc_input = "datac";
defparam \BusB[71]~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_mosir~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_mosir~0_combout  = ((\spi_rst~regout  & ((!\spi_ctrl_instance|spi_master_instance|cnt8 [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_rst~regout ),
	.datac(vcc),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|spi_mosir~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .lut_mask = "00cc";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [0] = DFFEAS(\spi_rst~regout  $ ((\spi_ctrl_instance|spi_master_instance|spi_tx_db [0])), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7  = CARRY((\spi_rst~regout  & (\spi_ctrl_instance|spi_master_instance|spi_tx_db [0])))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7COUT1_24  = CARRY((\spi_rst~regout  & (\spi_ctrl_instance|spi_master_instance|spi_tx_db [0])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_rst~regout ),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [0]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7COUT1_24 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .lut_mask = "6688";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [1] = DFFEAS((\spi_ctrl_instance|spi_master_instance|spi_tx_db [1] $ ((\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7 ) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [1])))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3COUT1_26  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7COUT1_24 ) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [1])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3COUT1_26 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [2] = DFFEAS((\spi_ctrl_instance|spi_master_instance|spi_tx_db [2] $ ((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1  = CARRY(((\spi_ctrl_instance|spi_master_instance|spi_tx_db [2] & !\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3 )))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1COUT1_28  = CARRY(((\spi_ctrl_instance|spi_master_instance|spi_tx_db [2] & !\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3COUT1_26 )))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1COUT1_28 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .lut_mask = "c30c";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [3] = DFFEAS(\spi_ctrl_instance|spi_master_instance|spi_tx_db [3] $ ((((\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1 )) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5COUT1_30  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1COUT1_28 )) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5COUT1_30 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|Mux0~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Mux0~0_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [2] & ((\spi_ctrl_instance|spi_master_instance|spi_tx_db [1]) # ((\spi_ctrl_instance|spi_master_instance|cnt8 [1])))) # 
// (!\spi_ctrl_instance|spi_master_instance|cnt8 [2] & (((!\spi_ctrl_instance|spi_master_instance|cnt8 [1] & \spi_ctrl_instance|spi_master_instance|spi_tx_db [3]))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [1]),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .lut_mask = "ada8";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|Mux0~1 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Mux0~1_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [1] & ((\spi_ctrl_instance|spi_master_instance|Mux0~0_combout  & ((\spi_ctrl_instance|spi_master_instance|spi_tx_db [0]))) # 
// (!\spi_ctrl_instance|spi_master_instance|Mux0~0_combout  & (\spi_ctrl_instance|spi_master_instance|spi_tx_db [2])))) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [1] & (((\spi_ctrl_instance|spi_master_instance|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [2]),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [0]),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datad(\spi_ctrl_instance|spi_master_instance|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .lut_mask = "cfa0";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [4] = DFFEAS(\spi_ctrl_instance|spi_master_instance|spi_tx_db [4] $ ((((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15  = CARRY((\spi_ctrl_instance|spi_master_instance|spi_tx_db [4] & ((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5COUT1_30 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [4]),
	.cout(\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [5] = DFFEAS(\spi_ctrl_instance|spi_master_instance|spi_tx_db [5] $ ((((\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 )) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_32  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 )) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_32 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [6] = DFFEAS(\spi_ctrl_instance|spi_master_instance|spi_tx_db [6] $ ((((!(!\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15  & \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9 ) # 
// (\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15  & \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_32 ))))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11  = CARRY((\spi_ctrl_instance|spi_master_instance|spi_tx_db [6] & ((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9 ))))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11COUT1_34  = CARRY((\spi_ctrl_instance|spi_master_instance|spi_tx_db [6] & ((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_32 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [6]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11COUT1_34 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [7] = DFFEAS((\spi_ctrl_instance|spi_master_instance|spi_tx_db [7] $ (((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15  & \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11 ) # 
// (\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15  & \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11COUT1_34 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .lut_mask = "3c3c";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|Mux0~2 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Mux0~2_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [2] & (((\spi_ctrl_instance|spi_master_instance|cnt8 [1])))) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [2] & 
// ((\spi_ctrl_instance|spi_master_instance|cnt8 [1] & ((\spi_ctrl_instance|spi_master_instance|spi_tx_db [6]))) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [1] & (\spi_ctrl_instance|spi_master_instance|spi_tx_db [7]))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [7]),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_tx_db [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .lut_mask = "f4a4";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|Mux0~3 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Mux0~3_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [2] & ((\spi_ctrl_instance|spi_master_instance|Mux0~2_combout  & ((\spi_ctrl_instance|spi_master_instance|spi_tx_db [4]))) # 
// (!\spi_ctrl_instance|spi_master_instance|Mux0~2_combout  & (\spi_ctrl_instance|spi_master_instance|spi_tx_db [5])))) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [2] & (((\spi_ctrl_instance|spi_master_instance|Mux0~2_combout ))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [4]),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datad(\spi_ctrl_instance|spi_master_instance|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .lut_mask = "cfa0";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_mosir (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_mosir~regout  = DFFEAS((\spi_ctrl_instance|spi_master_instance|spi_mosir~0_combout  & ((\spi_ctrl_instance|spi_master_instance|cnt8 [3] & (!\spi_ctrl_instance|spi_master_instance|Mux0~1_combout )) # 
// (!\spi_ctrl_instance|spi_master_instance|cnt8 [3] & ((!\spi_ctrl_instance|spi_master_instance|Mux0~3_combout ))))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_mosir~0_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|Mux0~1_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Mux0~3_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_mosir~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .lut_mask = "084c";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \BusB[73]~47 (
// Equation(s):
// \BusB[73]~47_combout  = (\linkSBS~regout  & (!\spi_ctrl_instance|spi_master_instance|spi_mosir~regout  & ((\BusA[19]~17 ) # (!\linkSHS~regout )))) # (!\linkSBS~regout  & (((\BusA[19]~17 ) # (!\linkSHS~regout ))))

	.clk(gnd),
	.dataa(\linkSBS~regout ),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_mosir~regout ),
	.datac(\BusA[19]~17 ),
	.datad(\linkSHS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[73]~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[73]~47 .lut_mask = "7077";
defparam \BusB[73]~47 .operation_mode = "normal";
defparam \BusB[73]~47 .output_mode = "comb_only";
defparam \BusB[73]~47 .register_cascade_mode = "off";
defparam \BusB[73]~47 .sum_lutc_input = "datac";
defparam \BusB[73]~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|Equal1~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Equal1~0_combout  = (((!\spi_ctrl_instance|spi_master_instance|data_count [0] & !\spi_ctrl_instance|spi_master_instance|data_count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|data_count [0]),
	.datad(\spi_ctrl_instance|spi_master_instance|data_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Equal1~0 .lut_mask = "000f";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|Equal1~1 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Equal1~1_combout  = (!\spi_ctrl_instance|spi_master_instance|data_count [7] & (!\spi_ctrl_instance|spi_master_instance|data_count [4] & (\spi_ctrl_instance|spi_master_instance|data_count [6] & 
// !\spi_ctrl_instance|spi_master_instance|data_count [5])))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [7]),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [4]),
	.datac(\spi_ctrl_instance|spi_master_instance|data_count [6]),
	.datad(\spi_ctrl_instance|spi_master_instance|data_count [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Equal1~1 .lut_mask = "0010";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \spi_ctrl_instance|cs_n (
// Equation(s):
// \spi_ctrl_instance|cs_n~regout  = DFFEAS((\spi_ctrl_instance|spi_master_instance|data_count [3]) # ((\spi_ctrl_instance|spi_master_instance|data_count [2]) # ((!\spi_ctrl_instance|spi_master_instance|Equal1~1_combout ) # 
// (!\spi_ctrl_instance|spi_master_instance|Equal1~0_combout ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [3]),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [2]),
	.datac(\spi_ctrl_instance|spi_master_instance|Equal1~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Equal1~1_combout ),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|cs_n~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|cs_n .lut_mask = "efff";
defparam \spi_ctrl_instance|cs_n .operation_mode = "normal";
defparam \spi_ctrl_instance|cs_n .output_mode = "reg_only";
defparam \spi_ctrl_instance|cs_n .register_cascade_mode = "off";
defparam \spi_ctrl_instance|cs_n .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|cs_n .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \BusB[75]~48 (
// Equation(s):
// \BusB[75]~48_combout  = (\linkSBS~regout  & (!\spi_ctrl_instance|cs_n~regout  & ((\BusA[20]~18 ) # (!\linkSHS~regout )))) # (!\linkSBS~regout  & (((\BusA[20]~18 ) # (!\linkSHS~regout ))))

	.clk(gnd),
	.dataa(\linkSBS~regout ),
	.datab(\spi_ctrl_instance|cs_n~regout ),
	.datac(\BusA[20]~18 ),
	.datad(\linkSHS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[75]~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[75]~48 .lut_mask = "7077";
defparam \BusB[75]~48 .operation_mode = "normal";
defparam \BusB[75]~48 .output_mode = "comb_only";
defparam \BusB[75]~48 .register_cascade_mode = "off";
defparam \BusB[75]~48 .sum_lutc_input = "datac";
defparam \BusB[75]~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell linkPML(
// Equation(s):
// \linkPML~regout  = DFFEAS((\Equal10~1_combout ) # ((\linkPML~regout  & ((!\WideOr8~0_combout ) # (!\WideOr7~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkPML~regout ),
	.datab(\WideOr7~0_combout ),
	.datac(\WideOr8~0_combout ),
	.datad(\Equal10~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkPML~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkPML.lut_mask = "ff2a";
defparam linkPML.operation_mode = "normal";
defparam linkPML.output_mode = "reg_only";
defparam linkPML.register_cascade_mode = "off";
defparam linkPML.sum_lutc_input = "datac";
defparam linkPML.synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \BusC[97]~2 (
// Equation(s):
// \BusC[97]~2_combout  = (\linkGLO~regout ) # ((\linkPPI~regout ) # ((\linkGIN~regout ) # (\linkSMS~regout )))

	.clk(gnd),
	.dataa(\linkGLO~regout ),
	.datab(\linkPPI~regout ),
	.datac(\linkGIN~regout ),
	.datad(\linkSMS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusC[97]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusC[97]~2 .lut_mask = "fffe";
defparam \BusC[97]~2 .operation_mode = "normal";
defparam \BusC[97]~2 .output_mode = "comb_only";
defparam \BusC[97]~2 .register_cascade_mode = "off";
defparam \BusC[97]~2 .sum_lutc_input = "datac";
defparam \BusC[97]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell linkMHO(
// Equation(s):
// \linkMHO~regout  = DFFEAS((\Equal12~2_combout ) # ((\linkMHO~regout  & ((\Equal11~3_combout ) # (!\WideOr9~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal11~3_combout ),
	.datab(\Equal12~2_combout ),
	.datac(\linkMHO~regout ),
	.datad(\WideOr9~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkMHO~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkMHO.lut_mask = "ecfc";
defparam linkMHO.operation_mode = "normal";
defparam linkMHO.output_mode = "reg_only";
defparam linkMHO.register_cascade_mode = "off";
defparam linkMHO.sum_lutc_input = "datac";
defparam linkMHO.synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxii_lcell linkFRT(
// Equation(s):
// \linkFRT~regout  = DFFEAS((\Equal15~1_combout ) # ((\linkFRT~regout  & ((\Equal13~2_combout ) # (!\WideOr11~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkFRT~regout ),
	.datab(\Equal15~1_combout ),
	.datac(\Equal13~2_combout ),
	.datad(\WideOr11~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFRT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFRT.lut_mask = "ecee";
defparam linkFRT.operation_mode = "normal";
defparam linkFRT.output_mode = "reg_only";
defparam linkFRT.register_cascade_mode = "off";
defparam linkFRT.sum_lutc_input = "datac";
defparam linkFRT.synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \BusC[97]~3 (
// Equation(s):
// \BusC[97]~3_combout  = (\linkPML~regout ) # ((\BusC[97]~2_combout ) # ((\linkMHO~regout ) # (\linkFRT~regout )))

	.clk(gnd),
	.dataa(\linkPML~regout ),
	.datab(\BusC[97]~2_combout ),
	.datac(\linkMHO~regout ),
	.datad(\linkFRT~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusC[97]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusC[97]~3 .lut_mask = "fffe";
defparam \BusC[97]~3 .operation_mode = "normal";
defparam \BusC[97]~3 .output_mode = "comb_only";
defparam \BusC[97]~3 .register_cascade_mode = "off";
defparam \BusC[97]~3 .sum_lutc_input = "datac";
defparam \BusC[97]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \BusC[97]~4 (
// Equation(s):
// \BusC[97]~4_combout  = (((\BusA[16]~14 ) # (!\BusC[97]~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\BusC[97]~3_combout ),
	.datad(\BusA[16]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusC[97]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusC[97]~4 .lut_mask = "ff0f";
defparam \BusC[97]~4 .operation_mode = "normal";
defparam \BusC[97]~4 .output_mode = "comb_only";
defparam \BusC[97]~4 .register_cascade_mode = "off";
defparam \BusC[97]~4 .sum_lutc_input = "datac";
defparam \BusC[97]~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led~I (
	.datain(\led~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(led));
// synopsys translate_off
defparam \led~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[6]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[6]));
// synopsys translate_off
defparam \BusA[6]~I .open_drain_output = "true";
defparam \BusA[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[7]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[7]));
// synopsys translate_off
defparam \BusA[7]~I .open_drain_output = "true";
defparam \BusA[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[9]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[9]));
// synopsys translate_off
defparam \BusA[9]~I .open_drain_output = "true";
defparam \BusA[9]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[10]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[10]));
// synopsys translate_off
defparam \BusA[10]~I .open_drain_output = "true";
defparam \BusA[10]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[11]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[11]));
// synopsys translate_off
defparam \BusA[11]~I .open_drain_output = "true";
defparam \BusA[11]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[12]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[12]));
// synopsys translate_off
defparam \BusA[12]~I .open_drain_output = "true";
defparam \BusA[12]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[13]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[13]));
// synopsys translate_off
defparam \BusA[13]~I .open_drain_output = "true";
defparam \BusA[13]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[14]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[14]));
// synopsys translate_off
defparam \BusA[14]~I .open_drain_output = "true";
defparam \BusA[14]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[70]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[70]));
// synopsys translate_off
defparam \BusB[70]~I .open_drain_output = "true";
defparam \BusB[70]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[72]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[72]));
// synopsys translate_off
defparam \BusB[72]~I .open_drain_output = "true";
defparam \BusB[72]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[74]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[74]));
// synopsys translate_off
defparam \BusB[74]~I .open_drain_output = "true";
defparam \BusB[74]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[76]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[76]));
// synopsys translate_off
defparam \BusB[76]~I .open_drain_output = "true";
defparam \BusB[76]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[77]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[77]));
// synopsys translate_off
defparam \BusB[77]~I .open_drain_output = "true";
defparam \BusB[77]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[78]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[78]));
// synopsys translate_off
defparam \BusB[78]~I .open_drain_output = "true";
defparam \BusB[78]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[79]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[79]));
// synopsys translate_off
defparam \BusB[79]~I .open_drain_output = "true";
defparam \BusB[79]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[80]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[80]));
// synopsys translate_off
defparam \BusB[80]~I .open_drain_output = "true";
defparam \BusB[80]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[81]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[81]));
// synopsys translate_off
defparam \BusB[81]~I .open_drain_output = "true";
defparam \BusB[81]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[83]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[83]));
// synopsys translate_off
defparam \BusB[83]~I .open_drain_output = "true";
defparam \BusB[83]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[88]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[88]));
// synopsys translate_off
defparam \BusB[88]~I .open_drain_output = "true";
defparam \BusB[88]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[3]~I (
	.datain(\BusA[3]~41_combout ),
	.oe(\BusA[3]~42_combout ),
	.combout(),
	.padio(BusA[3]));
// synopsys translate_off
defparam \BusA[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[4]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[4]));
// synopsys translate_off
defparam \BusA[4]~I .open_drain_output = "true";
defparam \BusA[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[5]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[5]));
// synopsys translate_off
defparam \BusA[5]~I .open_drain_output = "true";
defparam \BusA[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[8]~I (
	.datain(\BusA[15]~46_combout ),
	.oe(\BusA[8]~47_combout ),
	.combout(),
	.padio(BusA[8]));
// synopsys translate_off
defparam \BusA[8]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[15]~I (
	.datain(\BusA[15]~46_combout ),
	.oe(\BusA[8]~47_combout ),
	.combout(),
	.padio(BusA[15]));
// synopsys translate_off
defparam \BusA[15]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[82]~I (
	.datain(\BusB[75]~14 ),
	.oe(\linkSPI~regout ),
	.combout(),
	.padio(BusB[82]));
// synopsys translate_off
defparam \BusB[82]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[84]~I (
	.datain(\BusB[73]~13 ),
	.oe(\linkSPI~regout ),
	.combout(),
	.padio(BusB[84]));
// synopsys translate_off
defparam \BusB[84]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[89]~I (
	.datain(\BusB[69]~11 ),
	.oe(\linkSPI~regout ),
	.combout(),
	.padio(BusB[89]));
// synopsys translate_off
defparam \BusB[89]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[97]~I (
	.datain(\BusC[97]~4_combout ),
	.oe(\BusC[97]~3_combout ),
	.combout(),
	.padio(BusC[97]));
// synopsys translate_off
defparam \BusC[97]~I .operation_mode = "bidir";
// synopsys translate_on

endmodule
