Timing Analyzer report for toolflow
Tue Nov 24 13:42:00 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  43.0%      ;
;     Processor 3            ;  33.3%      ;
;     Processor 4            ;  24.5%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Tue Nov 24 13:41:54 2020 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 46.35 MHz ; 46.35 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; iCLK  ; -1.573 ; -42.307            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.271 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; iCLK  ; 17.687 ; 0.000                 ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 1.453 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.627 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                       ;
+--------+----------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.573 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 21.897     ;
; -1.511 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.325      ; 21.834     ;
; -1.479 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; 0.327      ; 21.804     ;
; -1.473 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; 0.370      ; 21.841     ;
; -1.471 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.370      ; 21.839     ;
; -1.470 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.327      ; 21.795     ;
; -1.462 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; 0.336      ; 21.796     ;
; -1.459 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[16] ; iCLK         ; iCLK        ; 20.000       ; 0.343      ; 21.800     ;
; -1.456 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[10] ; iCLK         ; iCLK        ; 20.000       ; 0.345      ; 21.799     ;
; -1.449 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[21] ; iCLK         ; iCLK        ; 20.000       ; 0.345      ; 21.792     ;
; -1.441 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[1]  ; iCLK         ; iCLK        ; 20.000       ; 0.370      ; 21.809     ;
; -1.441 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.322      ; 21.761     ;
; -1.435 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; 0.370      ; 21.803     ;
; -1.434 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.370      ; 21.802     ;
; -1.433 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.370      ; 21.801     ;
; -1.417 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 21.741     ;
; -1.414 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[19] ; iCLK         ; iCLK        ; 20.000       ; 0.337      ; 21.749     ;
; -1.414 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.325      ; 21.737     ;
; -1.411 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[12] ; iCLK         ; iCLK        ; 20.000       ; 0.337      ; 21.746     ;
; -1.411 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; 0.369      ; 21.778     ;
; -1.409 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.369      ; 21.776     ;
; -1.408 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 21.732     ;
; -1.404 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 21.728     ;
; -1.400 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; 0.335      ; 21.733     ;
; -1.397 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[16] ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 21.737     ;
; -1.394 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[10] ; iCLK         ; iCLK        ; 20.000       ; 0.344      ; 21.736     ;
; -1.387 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[21] ; iCLK         ; iCLK        ; 20.000       ; 0.344      ; 21.729     ;
; -1.379 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[1]  ; iCLK         ; iCLK        ; 20.000       ; 0.369      ; 21.746     ;
; -1.375 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[9]  ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 21.699     ;
; -1.373 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; 0.369      ; 21.740     ;
; -1.372 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.369      ; 21.739     ;
; -1.371 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.369      ; 21.738     ;
; -1.358 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; 0.337      ; 21.693     ;
; -1.352 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[19] ; iCLK         ; iCLK        ; 20.000       ; 0.336      ; 21.686     ;
; -1.349 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[12] ; iCLK         ; iCLK        ; 20.000       ; 0.336      ; 21.683     ;
; -1.347 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 21.668     ;
; -1.343 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[14] ; iCLK         ; iCLK        ; 20.000       ; 0.337      ; 21.678     ;
; -1.341 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; 0.366      ; 21.705     ;
; -1.339 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.366      ; 21.703     ;
; -1.338 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 21.659     ;
; -1.330 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; 0.332      ; 21.660     ;
; -1.327 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[2]  ; iCLK         ; iCLK        ; 20.000       ; 0.344      ; 21.669     ;
; -1.327 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[16] ; iCLK         ; iCLK        ; 20.000       ; 0.339      ; 21.664     ;
; -1.324 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[10] ; iCLK         ; iCLK        ; 20.000       ; 0.341      ; 21.663     ;
; -1.320 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 21.644     ;
; -1.317 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.344      ; 21.659     ;
; -1.317 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[21] ; iCLK         ; iCLK        ; 20.000       ; 0.341      ; 21.656     ;
; -1.315 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[25] ; iCLK         ; iCLK        ; 20.000       ; 0.336      ; 21.649     ;
; -1.314 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; 0.369      ; 21.681     ;
; -1.313 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[9]  ; iCLK         ; iCLK        ; 20.000       ; 0.325      ; 21.636     ;
; -1.312 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.369      ; 21.679     ;
; -1.311 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 21.635     ;
; -1.310 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; 0.327      ; 21.635     ;
; -1.309 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[1]  ; iCLK         ; iCLK        ; 20.000       ; 0.366      ; 21.673     ;
; -1.304 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; 0.370      ; 21.672     ;
; -1.303 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; 0.335      ; 21.636     ;
; -1.303 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; 0.366      ; 21.667     ;
; -1.302 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.370      ; 21.670     ;
; -1.302 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.366      ; 21.666     ;
; -1.301 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.327      ; 21.626     ;
; -1.301 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.366      ; 21.665     ;
; -1.300 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[16] ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 21.640     ;
; -1.297 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[10] ; iCLK         ; iCLK        ; 20.000       ; 0.344      ; 21.639     ;
; -1.296 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; 0.336      ; 21.630     ;
; -1.293 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; 0.336      ; 21.627     ;
; -1.290 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[16] ; iCLK         ; iCLK        ; 20.000       ; 0.343      ; 21.631     ;
; -1.290 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[21] ; iCLK         ; iCLK        ; 20.000       ; 0.344      ; 21.632     ;
; -1.287 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[10] ; iCLK         ; iCLK        ; 20.000       ; 0.345      ; 21.630     ;
; -1.282 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[1]  ; iCLK         ; iCLK        ; 20.000       ; 0.369      ; 21.649     ;
; -1.282 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[19] ; iCLK         ; iCLK        ; 20.000       ; 0.333      ; 21.613     ;
; -1.281 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[14] ; iCLK         ; iCLK        ; 20.000       ; 0.336      ; 21.615     ;
; -1.280 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[21] ; iCLK         ; iCLK        ; 20.000       ; 0.345      ; 21.623     ;
; -1.279 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[12] ; iCLK         ; iCLK        ; 20.000       ; 0.333      ; 21.610     ;
; -1.276 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; 0.369      ; 21.643     ;
; -1.275 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.369      ; 21.642     ;
; -1.274 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.369      ; 21.641     ;
; -1.272 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[1]  ; iCLK         ; iCLK        ; 20.000       ; 0.370      ; 21.640     ;
; -1.266 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; 0.370      ; 21.634     ;
; -1.265 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.370      ; 21.633     ;
; -1.265 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[2]  ; iCLK         ; iCLK        ; 20.000       ; 0.343      ; 21.606     ;
; -1.264 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.370      ; 21.632     ;
; -1.258 ; id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg|s_Q[3] ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.325      ; 21.581     ;
; -1.255 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[19] ; iCLK         ; iCLK        ; 20.000       ; 0.336      ; 21.589     ;
; -1.255 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.343      ; 21.596     ;
; -1.253 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[25] ; iCLK         ; iCLK        ; 20.000       ; 0.335      ; 21.586     ;
; -1.252 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[12] ; iCLK         ; iCLK        ; 20.000       ; 0.336      ; 21.586     ;
; -1.245 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[19] ; iCLK         ; iCLK        ; 20.000       ; 0.337      ; 21.580     ;
; -1.243 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[9]  ; iCLK         ; iCLK        ; 20.000       ; 0.322      ; 21.563     ;
; -1.242 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[12] ; iCLK         ; iCLK        ; 20.000       ; 0.337      ; 21.577     ;
; -1.239 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[24] ; iCLK         ; iCLK        ; 20.000       ; 0.374      ; 21.611     ;
; -1.236 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[4]  ; iCLK         ; iCLK        ; 20.000       ; 0.327      ; 21.561     ;
; -1.234 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; 0.327      ; 21.559     ;
; -1.226 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; 0.333      ; 21.557     ;
; -1.216 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[9]  ; iCLK         ; iCLK        ; 20.000       ; 0.325      ; 21.539     ;
; -1.211 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[14] ; iCLK         ; iCLK        ; 20.000       ; 0.333      ; 21.542     ;
; -1.210 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.325      ; 21.533     ;
; -1.206 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[9]  ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 21.530     ;
; -1.199 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; 0.336      ; 21.533     ;
; -1.195 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[2]  ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 21.533     ;
; -1.189 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; 0.337      ; 21.524     ;
+--------+----------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.271 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[18]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.451      ; 0.944      ;
; 0.317 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[17]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.451      ; 0.990      ;
; 0.325 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[26]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 0.994      ;
; 0.327 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[11]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.448      ; 0.997      ;
; 0.341 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[24]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.006      ;
; 0.341 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[28]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.010      ;
; 0.341 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[6]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.010      ;
; 0.347 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[18]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.448      ; 1.017      ;
; 0.348 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[23]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.448      ; 1.018      ;
; 0.349 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[9]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.014      ;
; 0.350 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[19]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.448      ; 1.020      ;
; 0.350 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[2]                                                                                    ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[2]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.512      ; 1.048      ;
; 0.354 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[8]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.448      ; 1.024      ;
; 0.356 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[31]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.025      ;
; 0.358 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[25]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.023      ;
; 0.359 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[12]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.448      ; 1.029      ;
; 0.363 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[16]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 1.035      ;
; 0.364 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.436      ; 1.022      ;
; 0.369 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[0]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.033      ;
; 0.374 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[9]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.464      ; 1.060      ;
; 0.375 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[22]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.039      ;
; 0.380 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[7]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.463      ; 1.065      ;
; 0.384 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[27]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.053      ;
; 0.388 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[8]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.463      ; 1.073      ;
; 0.390 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[13]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.448      ; 1.060      ;
; 0.391 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[3]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.060      ;
; 0.399 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[0]                         ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.058      ;
; 0.402 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.436      ; 1.066      ;
; 0.413 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[17]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.452      ; 1.087      ;
; 0.425 ; PC_reg:PC|s_Q[14]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[14]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.691      ;
; 0.425 ; PC_reg:PC|s_Q[17]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[17]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.692      ;
; 0.426 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.452      ; 1.100      ;
; 0.428 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[1]                         ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.087      ;
; 0.429 ; PC_reg:PC|s_Q[13]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[13]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; PC_reg:PC|s_Q[0]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[0]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; PC_reg:PC|s_Q[1]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[1]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.450 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]                                                                                    ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[0]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.717      ;
; 0.458 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[30]                                                                                   ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[30]                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.725      ;
; 0.497 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[6]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.172      ;
; 0.547 ; PC_reg:PC|s_Q[18]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[18]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.814      ;
; 0.550 ; PC_reg:PC|s_Q[2]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[3]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.816      ;
; 0.551 ; PC_reg:PC|s_Q[12]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[12]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.817      ;
; 0.552 ; PC_reg:PC|s_Q[15]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[15]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.818      ;
; 0.554 ; PC_reg:PC|s_Q[9]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[9]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.821      ;
; 0.577 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[20]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.466      ; 1.265      ;
; 0.589 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[7]                                                                                    ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[7]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.874      ;
; 0.601 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[1]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 1.273      ;
; 0.615 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[18]                                                                                   ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[18]                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.882      ;
; 0.626 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[10]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 1.297      ;
; 0.633 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[21]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.466      ; 1.321      ;
; 0.633 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[12]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 1.325      ;
; 0.633 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[1]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.900      ;
; 0.635 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[11]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.464      ; 1.321      ;
; 0.635 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[0]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.902      ;
; 0.650 ; PC_reg:PC|s_Q[25]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[25]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 0.933      ;
; 0.651 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[30]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.469      ; 1.342      ;
; 0.652 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[14]                                                                                   ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[14]                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.918      ;
; 0.658 ; PC_reg:PC|s_Q[29]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[29]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 0.941      ;
; 0.661 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[3]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.471      ; 1.354      ;
; 0.662 ; PC_reg:PC|s_Q[20]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[20]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.929      ;
; 0.662 ; PC_reg:PC|s_Q[21]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[21]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.929      ;
; 0.662 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.929      ;
; 0.670 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[4]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.459      ; 1.351      ;
; 0.677 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[1]                         ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~portb_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.352      ;
; 0.683 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[5]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.352      ;
; 0.684 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[15]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.451      ; 1.357      ;
; 0.685 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[31]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.469      ; 1.376      ;
; 0.689 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[4]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.471      ; 1.382      ;
; 0.697 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[28]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.457      ; 1.376      ;
; 0.697 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[13]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 1.389      ;
; 0.703 ; PC_reg:PC|s_Q[19]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[19]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.970      ;
; 0.716 ; PC_reg:PC|s_Q[6]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[6]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.983      ;
; 0.721 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.988      ;
; 0.729 ; PC_reg:PC|s_Q[5]                                                                                                                    ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.393      ;
; 0.741 ; PC_reg:PC|s_Q[3]                                                                                                                    ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.405      ;
; 0.741 ; PC_reg:PC|s_Q[4]                                                                                                                    ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.405      ;
; 0.758 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[2]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.034      ; 1.014      ;
; 0.772 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[7]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 1.030      ;
; 0.779 ; PC_reg:PC|s_Q[14]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[15]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.045      ;
; 0.802 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[29]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; -0.003     ; 1.021      ;
; 0.806 ; PC_reg:PC|s_Q[31]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[31]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; -0.304     ; 0.688      ;
; 0.817 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[2]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.019      ; 1.058      ;
; 0.863 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[19]                                                                                   ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[19]                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.131      ;
; 0.876 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[17]                                                                                   ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[17]                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 1.145      ;
; 0.878 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.145      ;
; 0.885 ; PC_reg:PC|s_Q[2]                                                                                                                    ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.549      ;
; 0.899 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[0]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.466      ; 1.587      ;
; 0.913 ; PC_reg:PC|s_Q[5]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[5]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.179      ;
; 0.920 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[10]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.464      ; 1.606      ;
; 0.923 ; PC_reg:PC|s_Q[7]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[7]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.190      ;
; 0.924 ; PC_reg:PC|s_Q[7]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[8]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.191      ;
; 0.931 ; PC_reg:PC|s_Q[31]                                                                                                                   ; PC_reg:PC|s_Q[31]                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 1.214      ;
; 0.932 ; PC_reg:PC|s_Q[3]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[4]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.198      ;
; 0.944 ; PC_reg:PC|s_Q[2]                                                                                                                    ; PC_reg:PC|s_Q[3]                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.210      ;
; 0.944 ; PC_reg:PC|s_Q[2]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[5]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.210      ;
; 0.944 ; PC_reg:PC|s_Q[2]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[4]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.210      ;
; 0.948 ; PC_reg:PC|s_Q[1]                                                                                                                    ; PC_reg:PC|s_Q[1]                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.214      ;
; 0.948 ; PC_reg:PC|s_Q[0]                                                                                                                    ; PC_reg:PC|s_Q[0]                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.214      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.687 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 20.000       ; 0.257      ; 2.492      ;
; 17.969 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.196      ;
; 17.969 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.196      ;
; 17.969 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.196      ;
; 17.969 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.243      ; 2.196      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.453 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.398      ; 2.037      ;
; 1.453 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.398      ; 2.037      ;
; 1.453 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.398      ; 2.037      ;
; 1.453 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.398      ; 2.037      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
; 1.727 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.327      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 50.23 MHz ; 50.23 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.090 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.274 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 17.879 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.311 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.648 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                       ;
+-------+----------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.090 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.303      ; 20.212     ;
; 0.135 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[16] ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 20.183     ;
; 0.158 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; 0.305      ; 20.146     ;
; 0.159 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.305      ; 20.145     ;
; 0.172 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; 0.345      ; 20.172     ;
; 0.174 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.345      ; 20.170     ;
; 0.180 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[19] ; iCLK         ; iCLK        ; 20.000       ; 0.312      ; 20.131     ;
; 0.183 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[12] ; iCLK         ; iCLK        ; 20.000       ; 0.312      ; 20.128     ;
; 0.190 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; 0.311      ; 20.120     ;
; 0.194 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.301      ; 20.106     ;
; 0.210 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; 0.345      ; 20.134     ;
; 0.229 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[21] ; iCLK         ; iCLK        ; 20.000       ; 0.321      ; 20.091     ;
; 0.230 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[10] ; iCLK         ; iCLK        ; 20.000       ; 0.321      ; 20.090     ;
; 0.234 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.301      ; 20.066     ;
; 0.239 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[16] ; iCLK         ; iCLK        ; 20.000       ; 0.317      ; 20.077     ;
; 0.253 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.344      ; 20.090     ;
; 0.253 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[1]  ; iCLK         ; iCLK        ; 20.000       ; 0.344      ; 20.090     ;
; 0.262 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; 0.303      ; 20.040     ;
; 0.263 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.303      ; 20.039     ;
; 0.266 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.298      ; 20.031     ;
; 0.270 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.345      ; 20.074     ;
; 0.276 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; 0.343      ; 20.066     ;
; 0.278 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.343      ; 20.064     ;
; 0.279 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[16] ; iCLK         ; iCLK        ; 20.000       ; 0.317      ; 20.037     ;
; 0.284 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[19] ; iCLK         ; iCLK        ; 20.000       ; 0.310      ; 20.025     ;
; 0.287 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[12] ; iCLK         ; iCLK        ; 20.000       ; 0.310      ; 20.022     ;
; 0.288 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.303      ; 20.014     ;
; 0.294 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; 0.309      ; 20.014     ;
; 0.302 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[14] ; iCLK         ; iCLK        ; 20.000       ; 0.312      ; 20.009     ;
; 0.302 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; 0.312      ; 20.009     ;
; 0.302 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; 0.303      ; 20.000     ;
; 0.303 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.303      ; 19.999     ;
; 0.311 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[16] ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 20.002     ;
; 0.314 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; 0.343      ; 20.028     ;
; 0.316 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; 0.343      ; 20.026     ;
; 0.318 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.343      ; 20.024     ;
; 0.323 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[2]  ; iCLK         ; iCLK        ; 20.000       ; 0.320      ; 19.996     ;
; 0.324 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[19] ; iCLK         ; iCLK        ; 20.000       ; 0.310      ; 19.985     ;
; 0.327 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[12] ; iCLK         ; iCLK        ; 20.000       ; 0.310      ; 19.982     ;
; 0.330 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.320      ; 19.989     ;
; 0.333 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[21] ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 19.985     ;
; 0.333 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[16] ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 19.985     ;
; 0.334 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[10] ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 19.984     ;
; 0.334 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; 0.300      ; 19.965     ;
; 0.334 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; 0.309      ; 19.974     ;
; 0.335 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.300      ; 19.964     ;
; 0.338 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[24] ; iCLK         ; iCLK        ; 20.000       ; 0.349      ; 20.010     ;
; 0.345 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; 0.305      ; 19.959     ;
; 0.348 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[4]  ; iCLK         ; iCLK        ; 20.000       ; 0.305      ; 19.956     ;
; 0.348 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 19.991     ;
; 0.350 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 19.989     ;
; 0.354 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[9]  ; iCLK         ; iCLK        ; 20.000       ; 0.303      ; 19.948     ;
; 0.354 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; 0.343      ; 19.988     ;
; 0.356 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[25] ; iCLK         ; iCLK        ; 20.000       ; 0.311      ; 19.954     ;
; 0.356 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; 0.305      ; 19.948     ;
; 0.356 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[19] ; iCLK         ; iCLK        ; 20.000       ; 0.307      ; 19.950     ;
; 0.357 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 19.984     ;
; 0.357 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[1]  ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 19.984     ;
; 0.357 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.305      ; 19.947     ;
; 0.359 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[12] ; iCLK         ; iCLK        ; 20.000       ; 0.307      ; 19.947     ;
; 0.366 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 19.939     ;
; 0.370 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; 0.345      ; 19.974     ;
; 0.372 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.345      ; 19.972     ;
; 0.373 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[21] ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 19.945     ;
; 0.374 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.343      ; 19.968     ;
; 0.374 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[10] ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 19.944     ;
; 0.378 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[19] ; iCLK         ; iCLK        ; 20.000       ; 0.312      ; 19.933     ;
; 0.381 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[12] ; iCLK         ; iCLK        ; 20.000       ; 0.312      ; 19.930     ;
; 0.386 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 19.953     ;
; 0.388 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; 0.311      ; 19.922     ;
; 0.397 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 19.944     ;
; 0.397 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[1]  ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 19.944     ;
; 0.405 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[3]  ; iCLK         ; iCLK        ; 20.000       ; 0.349      ; 19.943     ;
; 0.405 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[21] ; iCLK         ; iCLK        ; 20.000       ; 0.316      ; 19.910     ;
; 0.406 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.349      ; 19.942     ;
; 0.406 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[14] ; iCLK         ; iCLK        ; 20.000       ; 0.310      ; 19.903     ;
; 0.406 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; 0.310      ; 19.903     ;
; 0.406 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[10] ; iCLK         ; iCLK        ; 20.000       ; 0.316      ; 19.909     ;
; 0.408 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; 0.345      ; 19.936     ;
; 0.414 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.343      ; 19.928     ;
; 0.427 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[2]  ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 19.890     ;
; 0.427 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[21] ; iCLK         ; iCLK        ; 20.000       ; 0.321      ; 19.893     ;
; 0.428 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[10] ; iCLK         ; iCLK        ; 20.000       ; 0.321      ; 19.892     ;
; 0.429 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.339      ; 19.909     ;
; 0.429 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[1]  ; iCLK         ; iCLK        ; 20.000       ; 0.339      ; 19.909     ;
; 0.432 ; id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg|s_Q[3] ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.302      ; 19.869     ;
; 0.432 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.301      ; 19.868     ;
; 0.434 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 19.883     ;
; 0.442 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[15] ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 19.876     ;
; 0.442 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[24] ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 19.904     ;
; 0.446 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 19.893     ;
; 0.446 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[14] ; iCLK         ; iCLK        ; 20.000       ; 0.310      ; 19.863     ;
; 0.446 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; 0.310      ; 19.863     ;
; 0.449 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; 0.303      ; 19.853     ;
; 0.451 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.344      ; 19.892     ;
; 0.451 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[1]  ; iCLK         ; iCLK        ; 20.000       ; 0.344      ; 19.892     ;
; 0.452 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[4]  ; iCLK         ; iCLK        ; 20.000       ; 0.303      ; 19.850     ;
; 0.458 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[9]  ; iCLK         ; iCLK        ; 20.000       ; 0.301      ; 19.842     ;
; 0.459 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[23] ; iCLK         ; iCLK        ; 20.000       ; 0.305      ; 19.845     ;
; 0.460 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 19.845     ;
+-------+----------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.274 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[18]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 0.878      ;
; 0.313 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[17]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 0.917      ;
; 0.327 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[2]                                                                                    ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[2]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.469      ; 0.967      ;
; 0.330 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[26]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.931      ;
; 0.331 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[11]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.932      ;
; 0.343 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[18]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.944      ;
; 0.343 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[28]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.944      ;
; 0.343 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[6]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 0.943      ;
; 0.345 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[9]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 0.941      ;
; 0.345 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[23]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.946      ;
; 0.346 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[19]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.947      ;
; 0.349 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[8]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.950      ;
; 0.350 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[31]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.951      ;
; 0.351 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[24]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 0.947      ;
; 0.354 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.356 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[25]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 0.952      ;
; 0.363 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[12]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.964      ;
; 0.364 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[16]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 0.967      ;
; 0.364 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[0]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 0.960      ;
; 0.365 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.608      ;
; 0.369 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[9]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 0.985      ;
; 0.371 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 0.961      ;
; 0.376 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[27]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.977      ;
; 0.380 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[13]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.981      ;
; 0.382 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[7]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 0.997      ;
; 0.383 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[22]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.978      ;
; 0.385 ; PC_reg:PC|s_Q[14]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[14]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.627      ;
; 0.385 ; PC_reg:PC|s_Q[17]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[17]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.628      ;
; 0.388 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[8]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 1.003      ;
; 0.389 ; PC_reg:PC|s_Q[13]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[13]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.631      ;
; 0.390 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[3]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.991      ;
; 0.396 ; PC_reg:PC|s_Q[1]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[1]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; PC_reg:PC|s_Q[0]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[0]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.403 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[1]                         ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 0.993      ;
; 0.408 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[0]                         ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 0.998      ;
; 0.410 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 1.000      ;
; 0.411 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[17]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 1.017      ;
; 0.414 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]                                                                                    ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[0]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.658      ;
; 0.421 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 1.026      ;
; 0.422 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[30]                                                                                   ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[30]                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.665      ;
; 0.458 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[6]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 1.064      ;
; 0.496 ; PC_reg:PC|s_Q[18]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[18]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.739      ;
; 0.498 ; PC_reg:PC|s_Q[2]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[3]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.741      ;
; 0.499 ; PC_reg:PC|s_Q[12]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[12]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.741      ;
; 0.501 ; PC_reg:PC|s_Q[15]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[15]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.743      ;
; 0.503 ; PC_reg:PC|s_Q[9]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[9]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.746      ;
; 0.540 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[20]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.417      ; 1.158      ;
; 0.540 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[7]                                                                                    ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[7]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.799      ;
; 0.561 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[1]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 1.165      ;
; 0.566 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[18]                                                                                   ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[18]                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.810      ;
; 0.579 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[21]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.417      ; 1.197      ;
; 0.580 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[0]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.823      ;
; 0.587 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[1]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.830      ;
; 0.595 ; PC_reg:PC|s_Q[25]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[25]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.854      ;
; 0.600 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[11]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 1.216      ;
; 0.601 ; PC_reg:PC|s_Q[29]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[29]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 0.859      ;
; 0.602 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[14]                                                                                   ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[14]                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.845      ;
; 0.606 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[10]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 1.209      ;
; 0.606 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; PC_reg:PC|s_Q[20]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[20]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; PC_reg:PC|s_Q[21]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[21]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.850      ;
; 0.613 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[12]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.423      ; 1.237      ;
; 0.616 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[30]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.419      ; 1.236      ;
; 0.626 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[1]                         ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~portb_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 1.231      ;
; 0.627 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[3]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.424      ; 1.252      ;
; 0.635 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[4]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.411      ; 1.247      ;
; 0.641 ; PC_reg:PC|s_Q[19]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[19]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.884      ;
; 0.647 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[5]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 1.247      ;
; 0.649 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[31]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.419      ; 1.269      ;
; 0.650 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[4]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.424      ; 1.275      ;
; 0.658 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[15]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 1.263      ;
; 0.658 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.901      ;
; 0.661 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[28]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.409      ; 1.271      ;
; 0.663 ; PC_reg:PC|s_Q[6]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[6]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.906      ;
; 0.665 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[13]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.423      ; 1.289      ;
; 0.697 ; PC_reg:PC|s_Q[5]                                                                                                                    ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.294      ;
; 0.709 ; PC_reg:PC|s_Q[4]                                                                                                                    ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.306      ;
; 0.710 ; PC_reg:PC|s_Q[3]                                                                                                                    ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.307      ;
; 0.713 ; PC_reg:PC|s_Q[14]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[15]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.955      ;
; 0.726 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[2]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.020      ; 0.947      ;
; 0.729 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[7]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.021      ; 0.951      ;
; 0.733 ; PC_reg:PC|s_Q[31]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[31]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; -0.280     ; 0.624      ;
; 0.773 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[29]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; -0.016     ; 0.958      ;
; 0.778 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[17]                                                                                   ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[17]                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 1.023      ;
; 0.781 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[19]                                                                                   ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[19]                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 1.026      ;
; 0.782 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[2]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.005      ; 0.988      ;
; 0.813 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.056      ;
; 0.815 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[0]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.418      ; 1.434      ;
; 0.834 ; PC_reg:PC|s_Q[5]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[5]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.077      ;
; 0.839 ; PC_reg:PC|s_Q[2]                                                                                                                    ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.436      ;
; 0.843 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[10]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 1.459      ;
; 0.844 ; PC_reg:PC|s_Q[7]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[7]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.087      ;
; 0.844 ; PC_reg:PC|s_Q[7]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[8]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.087      ;
; 0.853 ; PC_reg:PC|s_Q[3]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[4]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.096      ;
; 0.855 ; PC_reg:PC|s_Q[31]                                                                                                                   ; PC_reg:PC|s_Q[31]                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 1.113      ;
; 0.861 ; PC_reg:PC|s_Q[2]                                                                                                                    ; PC_reg:PC|s_Q[3]                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.104      ;
; 0.862 ; PC_reg:PC|s_Q[2]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[5]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.105      ;
; 0.862 ; PC_reg:PC|s_Q[2]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[4]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.105      ;
; 0.869 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[28]                                                                                     ; PC_reg:PC|s_Q[28]                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.468      ; 1.508      ;
; 0.870 ; PC_reg:PC|s_Q[1]                                                                                                                    ; PC_reg:PC|s_Q[1]                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.113      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 17.879 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 2.276      ;
; 18.139 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.210      ; 2.002      ;
; 18.139 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.210      ; 2.002      ;
; 18.139 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.210      ; 2.002      ;
; 18.139 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.210      ; 2.002      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.311 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.834      ;
; 1.311 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.834      ;
; 1.311 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.834      ;
; 1.311 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.355      ; 1.834      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
; 1.558 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.096      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 9.318 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.093 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 18.842 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 0.697 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.372 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                       ;
+-------+----------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.318 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.148      ; 10.817     ;
; 9.361 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; 0.168      ; 10.794     ;
; 9.364 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.168      ; 10.791     ;
; 9.368 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 10.765     ;
; 9.370 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 10.763     ;
; 9.386 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[16] ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 10.757     ;
; 9.395 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[19] ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 10.746     ;
; 9.396 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 10.745     ;
; 9.400 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[12] ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 10.741     ;
; 9.404 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 10.729     ;
; 9.407 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; 0.168      ; 10.748     ;
; 9.418 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[21] ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 10.730     ;
; 9.420 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[10] ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 10.728     ;
; 9.429 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.168      ; 10.726     ;
; 9.433 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[1]  ; iCLK         ; iCLK        ; 20.000       ; 0.167      ; 10.721     ;
; 9.434 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.167      ; 10.720     ;
; 9.434 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[9]  ; iCLK         ; iCLK        ; 20.000       ; 0.148      ; 10.701     ;
; 9.447 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; 0.166      ; 10.706     ;
; 9.450 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.166      ; 10.703     ;
; 9.451 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[14] ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 10.690     ;
; 9.451 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 10.690     ;
; 9.454 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; 0.144      ; 10.677     ;
; 9.456 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.144      ; 10.675     ;
; 9.458 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[2]  ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 10.690     ;
; 9.461 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 10.687     ;
; 9.467 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[25] ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 10.674     ;
; 9.467 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.148      ; 10.668     ;
; 9.468 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 10.665     ;
; 9.472 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[16] ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 10.669     ;
; 9.474 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 10.659     ;
; 9.481 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[19] ; iCLK         ; iCLK        ; 20.000       ; 0.152      ; 10.658     ;
; 9.482 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; 0.152      ; 10.657     ;
; 9.484 ; id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg|s_Q[3] ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 10.649     ;
; 9.486 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[12] ; iCLK         ; iCLK        ; 20.000       ; 0.152      ; 10.653     ;
; 9.493 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; 0.166      ; 10.660     ;
; 9.499 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 10.634     ;
; 9.502 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[4]  ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 10.631     ;
; 9.504 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[21] ; iCLK         ; iCLK        ; 20.000       ; 0.159      ; 10.642     ;
; 9.506 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[10] ; iCLK         ; iCLK        ; 20.000       ; 0.159      ; 10.640     ;
; 9.510 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; 0.168      ; 10.645     ;
; 9.511 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; 0.166      ; 10.642     ;
; 9.513 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.168      ; 10.642     ;
; 9.514 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.166      ; 10.639     ;
; 9.515 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.166      ; 10.638     ;
; 9.517 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[24] ; iCLK         ; iCLK        ; 20.000       ; 0.168      ; 10.638     ;
; 9.517 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 10.616     ;
; 9.517 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; 0.166      ; 10.636     ;
; 9.518 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; 0.144      ; 10.613     ;
; 9.519 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[1]  ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 10.633     ;
; 9.519 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 10.614     ;
; 9.520 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 10.632     ;
; 9.520 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[9]  ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 10.613     ;
; 9.520 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.166      ; 10.633     ;
; 9.520 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.144      ; 10.611     ;
; 9.523 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; 0.168      ; 10.632     ;
; 9.524 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[3]  ; iCLK         ; iCLK        ; 20.000       ; 0.168      ; 10.631     ;
; 9.524 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; 0.144      ; 10.607     ;
; 9.526 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.144      ; 10.605     ;
; 9.527 ; id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg|s_Q[3] ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; 0.166      ; 10.626     ;
; 9.530 ; id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg|s_Q[3] ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[5]  ; iCLK         ; iCLK        ; 20.000       ; 0.166      ; 10.623     ;
; 9.534 ; id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg|s_Q[3] ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; 0.144      ; 10.597     ;
; 9.535 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[16] ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 10.608     ;
; 9.536 ; id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg|s_Q[3] ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; 0.144      ; 10.595     ;
; 9.536 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[16] ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 10.605     ;
; 9.537 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[14] ; iCLK         ; iCLK        ; 20.000       ; 0.152      ; 10.602     ;
; 9.537 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[17] ; iCLK         ; iCLK        ; 20.000       ; 0.152      ; 10.602     ;
; 9.542 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[16] ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 10.599     ;
; 9.544 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[2]  ; iCLK         ; iCLK        ; 20.000       ; 0.159      ; 10.602     ;
; 9.544 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[19] ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 10.597     ;
; 9.545 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 10.596     ;
; 9.545 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[19] ; iCLK         ; iCLK        ; 20.000       ; 0.152      ; 10.594     ;
; 9.546 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; 0.152      ; 10.593     ;
; 9.547 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; 0.159      ; 10.599     ;
; 9.549 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[12] ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 10.592     ;
; 9.550 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[12] ; iCLK         ; iCLK        ; 20.000       ; 0.152      ; 10.589     ;
; 9.551 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[19] ; iCLK         ; iCLK        ; 20.000       ; 0.152      ; 10.588     ;
; 9.552 ; id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg|s_Q[3] ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[16] ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 10.589     ;
; 9.552 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; 0.152      ; 10.587     ;
; 9.553 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[2]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[25] ; iCLK         ; iCLK        ; 20.000       ; 0.152      ; 10.586     ;
; 9.556 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22] ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 10.577     ;
; 9.556 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; 0.168      ; 10.599     ;
; 9.556 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[12] ; iCLK         ; iCLK        ; 20.000       ; 0.152      ; 10.583     ;
; 9.557 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; 0.166      ; 10.596     ;
; 9.560 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[15] ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 10.583     ;
; 9.561 ; id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg|s_Q[3] ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[19] ; iCLK         ; iCLK        ; 20.000       ; 0.152      ; 10.578     ;
; 9.562 ; id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg|s_Q[3] ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[6]  ; iCLK         ; iCLK        ; 20.000       ; 0.152      ; 10.577     ;
; 9.563 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; 0.166      ; 10.590     ;
; 9.566 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[11] ; iCLK         ; iCLK        ; 20.000       ; 0.147      ; 10.568     ;
; 9.566 ; id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg|s_Q[3] ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[12] ; iCLK         ; iCLK        ; 20.000       ; 0.152      ; 10.573     ;
; 9.567 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[21] ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 10.581     ;
; 9.568 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[21] ; iCLK         ; iCLK        ; 20.000       ; 0.159      ; 10.578     ;
; 9.569 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[10] ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 10.579     ;
; 9.570 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[20] ; iCLK         ; iCLK        ; 20.000       ; 0.147      ; 10.564     ;
; 9.570 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[10] ; iCLK         ; iCLK        ; 20.000       ; 0.159      ; 10.576     ;
; 9.573 ; id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg|s_Q[3] ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[18] ; iCLK         ; iCLK        ; 20.000       ; 0.166      ; 10.580     ;
; 9.574 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[21] ; iCLK         ; iCLK        ; 20.000       ; 0.159      ; 10.572     ;
; 9.576 ; id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q      ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[23] ; iCLK         ; iCLK        ; 20.000       ; 0.147      ; 10.558     ;
; 9.576 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[10] ; iCLK         ; iCLK        ; 20.000       ; 0.159      ; 10.570     ;
; 9.578 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.168      ; 10.577     ;
; 9.579 ; id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg|s_Q[1]   ; ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[13] ; iCLK         ; iCLK        ; 20.000       ; 0.166      ; 10.574     ;
+-------+----------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.093 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[18]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.430      ;
; 0.115 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[17]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.452      ;
; 0.129 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[11]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.463      ;
; 0.129 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[26]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.462      ;
; 0.137 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[2]                                                                                    ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[2]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.466      ;
; 0.139 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[24]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.469      ;
; 0.140 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[9]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[28]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.473      ;
; 0.140 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[6]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.472      ;
; 0.141 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[23]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.474      ;
; 0.142 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[12]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.476      ;
; 0.142 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[18]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.475      ;
; 0.143 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[8]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.477      ;
; 0.143 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[19]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.476      ;
; 0.144 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[16]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.479      ;
; 0.145 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[31]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.478      ;
; 0.147 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[25]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.477      ;
; 0.148 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[7]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.238      ; 0.490      ;
; 0.149 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[0]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.479      ;
; 0.153 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[22]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.483      ;
; 0.154 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[8]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.238      ; 0.496      ;
; 0.154 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[9]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.497      ;
; 0.155 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.483      ;
; 0.156 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[3]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.489      ;
; 0.157 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[27]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.490      ;
; 0.160 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[13]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.494      ;
; 0.164 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[0]                         ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.494      ;
; 0.165 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[17]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a17~porta_datain_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.502      ;
; 0.168 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.234      ; 0.506      ;
; 0.173 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.501      ;
; 0.181 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; PC_reg:PC|s_Q[0]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[0]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; PC_reg:PC|s_Q[1]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[1]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; PC_reg:PC|s_Q[17]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[17]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; PC_reg:PC|s_Q[14]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[14]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.317      ;
; 0.195 ; PC_reg:PC|s_Q[13]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[13]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[6]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.237      ; 0.537      ;
; 0.200 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[0]                                                                                    ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[0]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.325      ;
; 0.202 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[1]                         ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.532      ;
; 0.203 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[30]                                                                                   ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[30]                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.328      ;
; 0.236 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[20]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.242      ; 0.582      ;
; 0.249 ; PC_reg:PC|s_Q[18]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[18]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.375      ;
; 0.251 ; PC_reg:PC|s_Q[2]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[3]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.376      ;
; 0.252 ; PC_reg:PC|s_Q[12]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[12]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.377      ;
; 0.252 ; PC_reg:PC|s_Q[15]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[15]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.377      ;
; 0.253 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[1]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.590      ;
; 0.255 ; PC_reg:PC|s_Q[9]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[9]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.380      ;
; 0.258 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[7]                                                                                    ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[7]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.392      ;
; 0.262 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[21]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.242      ; 0.608      ;
; 0.268 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[18]                                                                                   ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[18]                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.394      ;
; 0.278 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[30]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 0.626      ;
; 0.278 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[11]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.621      ;
; 0.280 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[10]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.617      ;
; 0.280 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[0]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.406      ;
; 0.281 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[12]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.248      ; 0.633      ;
; 0.283 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[14]                                                                                   ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[14]                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.408      ;
; 0.286 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[1]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.412      ;
; 0.288 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[3]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.249      ; 0.641      ;
; 0.291 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[4]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.240      ; 0.635      ;
; 0.292 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[4]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.249      ; 0.645      ;
; 0.298 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[5]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.635      ;
; 0.300 ; PC_reg:PC|s_Q[25]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[25]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.433      ;
; 0.300 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[31]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 0.648      ;
; 0.301 ; PC_reg:PC|s_Q[29]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[29]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.434      ;
; 0.301 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.427      ;
; 0.303 ; PC_reg:PC|s_Q[20]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[20]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; PC_reg:PC|s_Q[21]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[21]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.429      ;
; 0.305 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[13]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.248      ; 0.657      ;
; 0.306 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[15]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 0.645      ;
; 0.307 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[28]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.644      ;
; 0.319 ; PC_reg:PC|s_Q[5]                                                                                                                    ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.650      ;
; 0.320 ; PC_reg:PC|s_Q[3]                                                                                                                    ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.651      ;
; 0.320 ; PC_reg:PC|s_Q[6]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[6]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.445      ;
; 0.323 ; PC_reg:PC|s_Q[19]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[19]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.448      ;
; 0.324 ; PC_reg:PC|s_Q[4]                                                                                                                    ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.655      ;
; 0.332 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.458      ;
; 0.336 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[2]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.034      ; 0.474      ;
; 0.338 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[1]                         ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~portb_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.678      ;
; 0.341 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[7]                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.481      ;
; 0.350 ; PC_reg:PC|s_Q[14]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[15]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.475      ;
; 0.352 ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[29]                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.020      ; 0.476      ;
; 0.361 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[2]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.024      ; 0.489      ;
; 0.372 ; PC_reg:PC|s_Q[31]                                                                                                                   ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[31]                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; -0.141     ; 0.315      ;
; 0.381 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[17]                                                                                   ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[17]                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.045      ; 0.510      ;
; 0.381 ; id_ex:IDEX|Register_Nbits:id_ex_data_reg2|s_Q[19]                                                                                   ; ex_mem:EXMEM|Register_Nbits:ex_mem_data2|s_Q[19]                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.508      ;
; 0.390 ; PC_reg:PC|s_Q[2]                                                                                                                    ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.721      ;
; 0.393 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.519      ;
; 0.400 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[0]                                                                                      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.243      ; 0.747      ;
; 0.405 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[10]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.748      ;
; 0.408 ; PC_reg:PC|s_Q[31]                                                                                                                   ; PC_reg:PC|s_Q[31]                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.541      ;
; 0.410 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[23]                                                                                     ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.250      ; 0.764      ;
; 0.412 ; PC_reg:PC|s_Q[5]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[5]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.537      ;
; 0.415 ; PC_reg:PC|s_Q[1]                                                                                                                    ; PC_reg:PC|s_Q[1]                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.540      ;
; 0.415 ; PC_reg:PC|s_Q[0]                                                                                                                    ; PC_reg:PC|s_Q[0]                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.540      ;
; 0.419 ; PC_reg:PC|s_Q[7]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[7]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.544      ;
; 0.419 ; PC_reg:PC|s_Q[7]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[8]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.544      ;
; 0.424 ; PC_reg:PC|s_Q[3]                                                                                                                    ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[4]                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.549      ;
; 0.428 ; if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[28]                                                                                     ; PC_reg:PC|s_Q[28]                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 0.756      ;
; 0.429 ; PC_reg:PC|s_Q[2]                                                                                                                    ; PC_reg:PC|s_Q[3]                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.554      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 18.842 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.239      ;
; 19.003 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.069      ;
; 19.003 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.069      ;
; 19.003 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.069      ;
; 19.003 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.117      ; 1.069      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.697 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.207      ; 0.994      ;
; 0.697 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.207      ; 0.994      ;
; 0.697 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.207      ; 0.994      ;
; 0.697 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.207      ; 0.994      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
; 0.827 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 1.134      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.573  ; 0.093 ; 17.687   ; 0.697   ; 9.372               ;
;  iCLK            ; -1.573  ; 0.093 ; 17.687   ; 0.697   ; 9.372               ;
; Design-wide TNS  ; -42.307 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; -42.307 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 1213100  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 1213100  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 40       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 40       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 66    ; 66   ;
; Unconstrained Input Port Paths  ; 2322  ; 2322 ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 2752  ; 2752 ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; iCLK   ; iCLK  ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Nov 24 13:41:51 2020
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.573
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.573             -42.307 iCLK 
Info (332146): Worst-case hold slack is 0.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.271               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.687               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.453               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.627
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.627               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.573
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -1.573 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q
    Info (332115): To Node      : ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.087      3.087  R        clock network delay
    Info (332115):      3.319      0.232     uTco  id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q
    Info (332115):      3.319      0.000 FF  CELL  IDEX|id_ex_ALUSrc_reg|s_Q|q
    Info (332115):      4.121      0.802 FF    IC  ALUSrc_Mux|\G1:3:g_OR1|o_F~0|datac
    Info (332115):      4.381      0.260 FR  CELL  ALUSrc_Mux|\G1:3:g_OR1|o_F~0|combout
    Info (332115):      5.828      1.447 RR    IC  ALU|g_ALU|\G1:3:ALUs|oC~0|dataa
    Info (332115):      6.224      0.396 RF  CELL  ALU|g_ALU|\G1:3:ALUs|oC~0|combout
    Info (332115):      6.525      0.301 FF    IC  ALU|g_ALU|\G1:4:ALUs|oC~0|dataa
    Info (332115):      6.929      0.404 FF  CELL  ALU|g_ALU|\G1:4:ALUs|oC~0|combout
    Info (332115):      7.326      0.397 FF    IC  ALU|g_ALU|\G1:5:ALUs|oC~0|datad
    Info (332115):      7.451      0.125 FF  CELL  ALU|g_ALU|\G1:5:ALUs|oC~0|combout
    Info (332115):      7.842      0.391 FF    IC  ALU|g_ALU|\G1:6:ALUs|oC~0|datad
    Info (332115):      7.967      0.125 FF  CELL  ALU|g_ALU|\G1:6:ALUs|oC~0|combout
    Info (332115):      8.216      0.249 FF    IC  ALU|g_ALU|\G1:7:ALUs|oC~0|datad
    Info (332115):      8.341      0.125 FF  CELL  ALU|g_ALU|\G1:7:ALUs|oC~0|combout
    Info (332115):      8.590      0.249 FF    IC  ALU|g_ALU|\G1:8:ALUs|oC~0|datad
    Info (332115):      8.715      0.125 FF  CELL  ALU|g_ALU|\G1:8:ALUs|oC~0|combout
    Info (332115):      8.965      0.250 FF    IC  ALU|g_ALU|\G1:9:ALUs|oC~0|datad
    Info (332115):      9.090      0.125 FF  CELL  ALU|g_ALU|\G1:9:ALUs|oC~0|combout
    Info (332115):      9.340      0.250 FF    IC  ALU|g_ALU|\G1:10:ALUs|oC~0|datad
    Info (332115):      9.465      0.125 FF  CELL  ALU|g_ALU|\G1:10:ALUs|oC~0|combout
    Info (332115):      9.716      0.251 FF    IC  ALU|g_ALU|\G1:11:ALUs|oC~0|datad
    Info (332115):      9.841      0.125 FF  CELL  ALU|g_ALU|\G1:11:ALUs|oC~0|combout
    Info (332115):     10.099      0.258 FF    IC  ALU|g_ALU|\G1:12:ALUs|oC~0|datac
    Info (332115):     10.380      0.281 FF  CELL  ALU|g_ALU|\G1:12:ALUs|oC~0|combout
    Info (332115):     10.634      0.254 FF    IC  ALU|g_ALU|\G1:13:ALUs|oC~0|datac
    Info (332115):     10.915      0.281 FF  CELL  ALU|g_ALU|\G1:13:ALUs|oC~0|combout
    Info (332115):     11.165      0.250 FF    IC  ALU|g_ALU|\G1:14:ALUs|oC~0|datad
    Info (332115):     11.290      0.125 FF  CELL  ALU|g_ALU|\G1:14:ALUs|oC~0|combout
    Info (332115):     11.668      0.378 FF    IC  ALU|g_ALU|\G1:15:ALUs|oC~0|datad
    Info (332115):     11.793      0.125 FF  CELL  ALU|g_ALU|\G1:15:ALUs|oC~0|combout
    Info (332115):     12.045      0.252 FF    IC  ALU|g_ALU|\G1:16:ALUs|oC~0|datad
    Info (332115):     12.170      0.125 FF  CELL  ALU|g_ALU|\G1:16:ALUs|oC~0|combout
    Info (332115):     12.418      0.248 FF    IC  ALU|g_ALU|\G1:17:ALUs|oC~0|datad
    Info (332115):     12.543      0.125 FF  CELL  ALU|g_ALU|\G1:17:ALUs|oC~0|combout
    Info (332115):     12.791      0.248 FF    IC  ALU|g_ALU|\G1:18:ALUs|oC~0|datad
    Info (332115):     12.916      0.125 FF  CELL  ALU|g_ALU|\G1:18:ALUs|oC~0|combout
    Info (332115):     13.165      0.249 FF    IC  ALU|g_ALU|\G1:19:ALUs|oC~0|datad
    Info (332115):     13.290      0.125 FF  CELL  ALU|g_ALU|\G1:19:ALUs|oC~0|combout
    Info (332115):     13.541      0.251 FF    IC  ALU|g_ALU|\G1:20:ALUs|oC~0|datad
    Info (332115):     13.666      0.125 FF  CELL  ALU|g_ALU|\G1:20:ALUs|oC~0|combout
    Info (332115):     13.923      0.257 FF    IC  ALU|g_ALU|\G1:21:ALUs|oC~0|datac
    Info (332115):     14.204      0.281 FF  CELL  ALU|g_ALU|\G1:21:ALUs|oC~0|combout
    Info (332115):     14.460      0.256 FF    IC  ALU|g_ALU|\G1:22:ALUs|oC~0|datac
    Info (332115):     14.741      0.281 FF  CELL  ALU|g_ALU|\G1:22:ALUs|oC~0|combout
    Info (332115):     14.991      0.250 FF    IC  ALU|g_ALU|\G1:23:ALUs|oC~0|datad
    Info (332115):     15.116      0.125 FF  CELL  ALU|g_ALU|\G1:23:ALUs|oC~0|combout
    Info (332115):     15.365      0.249 FF    IC  ALU|g_ALU|\G1:24:ALUs|oC~0|datad
    Info (332115):     15.490      0.125 FF  CELL  ALU|g_ALU|\G1:24:ALUs|oC~0|combout
    Info (332115):     15.745      0.255 FF    IC  ALU|g_ALU|\G1:25:ALUs|oC~0|datac
    Info (332115):     16.026      0.281 FF  CELL  ALU|g_ALU|\G1:25:ALUs|oC~0|combout
    Info (332115):     16.276      0.250 FF    IC  ALU|g_ALU|\G1:26:ALUs|oC~0|datad
    Info (332115):     16.401      0.125 FF  CELL  ALU|g_ALU|\G1:26:ALUs|oC~0|combout
    Info (332115):     16.651      0.250 FF    IC  ALU|g_ALU|\G1:27:ALUs|oC~0|datad
    Info (332115):     16.776      0.125 FF  CELL  ALU|g_ALU|\G1:27:ALUs|oC~0|combout
    Info (332115):     17.026      0.250 FF    IC  ALU|g_ALU|\G1:28:ALUs|oC~0|datad
    Info (332115):     17.151      0.125 FF  CELL  ALU|g_ALU|\G1:28:ALUs|oC~0|combout
    Info (332115):     17.409      0.258 FF    IC  ALU|g_ALU|\G1:29:ALUs|oC~0|datac
    Info (332115):     17.690      0.281 FF  CELL  ALU|g_ALU|\G1:29:ALUs|oC~0|combout
    Info (332115):     17.945      0.255 FF    IC  ALU|g_ALU|\G1:30:ALUs|oC~0|datac
    Info (332115):     18.226      0.281 FF  CELL  ALU|g_ALU|\G1:30:ALUs|oC~0|combout
    Info (332115):     18.615      0.389 FF    IC  ALU|g_ALU|A32|oOut~7|datad
    Info (332115):     18.765      0.150 FR  CELL  ALU|g_ALU|A32|oOut~7|combout
    Info (332115):     18.969      0.204 RR    IC  ALU|g_ALU|A32|oOut~8|datad
    Info (332115):     19.108      0.139 RF  CELL  ALU|g_ALU|A32|oOut~8|combout
    Info (332115):     19.369      0.261 FF    IC  ALU|g_BarrelShifter0|data_out~3|datad
    Info (332115):     19.494      0.125 FF  CELL  ALU|g_BarrelShifter0|data_out~3|combout
    Info (332115):     19.720      0.226 FF    IC  ALU|g_BarrelShifter0|data_out~2|datad
    Info (332115):     19.870      0.150 FR  CELL  ALU|g_BarrelShifter0|data_out~2|combout
    Info (332115):     20.915      1.045 RR    IC  ALU|g_BarrelShifter0|temp[29]~17|datad
    Info (332115):     21.054      0.139 RF  CELL  ALU|g_BarrelShifter0|temp[29]~17|combout
    Info (332115):     21.314      0.260 FF    IC  ALU|g_BarrelShifter0|\GEN_2ndMuxRow:26:First30Muxes:M0_30|Q~1|datac
    Info (332115):     21.595      0.281 FF  CELL  ALU|g_BarrelShifter0|\GEN_2ndMuxRow:26:First30Muxes:M0_30|Q~1|combout
    Info (332115):     22.326      0.731 FF    IC  ALU|g_BarrelShifter0|\GEN_4thMuxRow:22:First30Muxes:M0_30|Q~2|datac
    Info (332115):     22.606      0.280 FF  CELL  ALU|g_BarrelShifter0|\GEN_4thMuxRow:22:First30Muxes:M0_30|Q~2|combout
    Info (332115):     22.839      0.233 FF    IC  ALU|g_BarrelShifter0|\GEN_4thMuxRow:22:First30Muxes:M0_30|Q~4|datac
    Info (332115):     23.120      0.281 FF  CELL  ALU|g_BarrelShifter0|\GEN_4thMuxRow:22:First30Muxes:M0_30|Q~4|combout
    Info (332115):     24.094      0.974 FF    IC  ALU|data_out[22]~58|datad
    Info (332115):     24.244      0.150 FR  CELL  ALU|data_out[22]~58|combout
    Info (332115):     24.479      0.235 RR    IC  ALU|data_out[22]~60|datab
    Info (332115):     24.897      0.418 RR  CELL  ALU|data_out[22]~60|combout
    Info (332115):     24.897      0.000 RR    IC  EXMEM|ex_mem_alu_OUT_IN|s_Q[22]|d
    Info (332115):     24.984      0.087 RR  CELL  ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.405      3.405  R        clock network delay
    Info (332115):     23.413      0.008           clock pessimism removed
    Info (332115):     23.393     -0.020           clock uncertainty
    Info (332115):     23.411      0.018     uTsu  ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22]
    Info (332115): 
    Info (332115): Data Arrival Time  :    24.984
    Info (332115): Data Required Time :    23.411
    Info (332115): Slack              :    -1.573 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.271
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.271 
    Info (332115): ===================================================================
    Info (332115): From Node    : if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[18]
    Info (332115): To Node      : id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.974      2.974  R        clock network delay
    Info (332115):      3.206      0.232     uTco  if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[18]
    Info (332115):      3.206      0.000 RR  CELL  IFID|if_id_pc4_reg|s_Q[18]|q
    Info (332115):      3.846      0.640 RR    IC  IDEX|id_ex_memToReg_reg|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|portadatain[30]
    Info (332115):      3.918      0.072 RR  CELL  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.457      3.457  R        clock network delay
    Info (332115):      3.425     -0.032           clock pessimism removed
    Info (332115):      3.425      0.000           clock uncertainty
    Info (332115):      3.647      0.222      uTh  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.918
    Info (332115): Data Required Time :     3.647
    Info (332115): Slack              :     0.271 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.687
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.687 
    Info (332115): ===================================================================
    Info (332115): From Node    : id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115): To Node      : id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.080      3.080  R        clock network delay
    Info (332115):      3.312      0.232     uTco  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115):      3.312      0.000 RR  CELL  IDEX|id_ex_memToReg_reg|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.292      0.980 RR    IC  IDEX|id_ex_memToReg_reg|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.572      1.280 RF  CELL  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.305      3.305  R        clock network delay
    Info (332115):     23.337      0.032           clock pessimism removed
    Info (332115):     23.317     -0.020           clock uncertainty
    Info (332115):     23.259     -0.058     uTsu  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.572
    Info (332115): Data Required Time :    23.259
    Info (332115): Slack              :    17.687 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.453
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.453 
    Info (332115): ===================================================================
    Info (332115): From Node    : id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115): To Node      : id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.967      2.967  R        clock network delay
    Info (332115):      3.199      0.232     uTco  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115):      3.199      0.000 FF  CELL  IDEX|id_ex_memToReg_reg|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.838      0.639 FF    IC  IDEX|id_ex_memToReg_reg|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a11|clr0
    Info (332115):      5.004      1.166 FR  CELL  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.397      3.397  R        clock network delay
    Info (332115):      3.365     -0.032           clock pessimism removed
    Info (332115):      3.365      0.000           clock uncertainty
    Info (332115):      3.551      0.186      uTh  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.004
    Info (332115): Data Required Time :     3.551
    Info (332115): Slack              :     1.453 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 0.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.090               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.274
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.274               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.879
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.879               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.311               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.648
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.648               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.090
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.090 
    Info (332115): ===================================================================
    Info (332115): From Node    : id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q
    Info (332115): To Node      : ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.802      2.802  R        clock network delay
    Info (332115):      3.015      0.213     uTco  id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q
    Info (332115):      3.015      0.000 RR  CELL  IDEX|id_ex_ALUSrc_reg|s_Q|q
    Info (332115):      3.729      0.714 RR    IC  ALUSrc_Mux|\G1:3:g_OR1|o_F~0|datac
    Info (332115):      3.994      0.265 RR  CELL  ALUSrc_Mux|\G1:3:g_OR1|o_F~0|combout
    Info (332115):      5.345      1.351 RR    IC  ALU|g_ALU|\G1:3:ALUs|oC~0|dataa
    Info (332115):      5.691      0.346 RR  CELL  ALU|g_ALU|\G1:3:ALUs|oC~0|combout
    Info (332115):      5.933      0.242 RR    IC  ALU|g_ALU|\G1:4:ALUs|oC~0|dataa
    Info (332115):      6.313      0.380 RR  CELL  ALU|g_ALU|\G1:4:ALUs|oC~0|combout
    Info (332115):      6.679      0.366 RR    IC  ALU|g_ALU|\G1:5:ALUs|oC~0|datad
    Info (332115):      6.823      0.144 RR  CELL  ALU|g_ALU|\G1:5:ALUs|oC~0|combout
    Info (332115):      7.185      0.362 RR    IC  ALU|g_ALU|\G1:6:ALUs|oC~0|datad
    Info (332115):      7.329      0.144 RR  CELL  ALU|g_ALU|\G1:6:ALUs|oC~0|combout
    Info (332115):      7.538      0.209 RR    IC  ALU|g_ALU|\G1:7:ALUs|oC~0|datad
    Info (332115):      7.682      0.144 RR  CELL  ALU|g_ALU|\G1:7:ALUs|oC~0|combout
    Info (332115):      7.891      0.209 RR    IC  ALU|g_ALU|\G1:8:ALUs|oC~0|datad
    Info (332115):      8.035      0.144 RR  CELL  ALU|g_ALU|\G1:8:ALUs|oC~0|combout
    Info (332115):      8.244      0.209 RR    IC  ALU|g_ALU|\G1:9:ALUs|oC~0|datad
    Info (332115):      8.388      0.144 RR  CELL  ALU|g_ALU|\G1:9:ALUs|oC~0|combout
    Info (332115):      8.597      0.209 RR    IC  ALU|g_ALU|\G1:10:ALUs|oC~0|datad
    Info (332115):      8.741      0.144 RR  CELL  ALU|g_ALU|\G1:10:ALUs|oC~0|combout
    Info (332115):      8.951      0.210 RR    IC  ALU|g_ALU|\G1:11:ALUs|oC~0|datad
    Info (332115):      9.095      0.144 RR  CELL  ALU|g_ALU|\G1:11:ALUs|oC~0|combout
    Info (332115):      9.303      0.208 RR    IC  ALU|g_ALU|\G1:12:ALUs|oC~0|datac
    Info (332115):      9.568      0.265 RR  CELL  ALU|g_ALU|\G1:12:ALUs|oC~0|combout
    Info (332115):      9.773      0.205 RR    IC  ALU|g_ALU|\G1:13:ALUs|oC~0|datac
    Info (332115):     10.038      0.265 RR  CELL  ALU|g_ALU|\G1:13:ALUs|oC~0|combout
    Info (332115):     10.248      0.210 RR    IC  ALU|g_ALU|\G1:14:ALUs|oC~0|datad
    Info (332115):     10.392      0.144 RR  CELL  ALU|g_ALU|\G1:14:ALUs|oC~0|combout
    Info (332115):     10.752      0.360 RR    IC  ALU|g_ALU|\G1:15:ALUs|oC~0|datad
    Info (332115):     10.896      0.144 RR  CELL  ALU|g_ALU|\G1:15:ALUs|oC~0|combout
    Info (332115):     11.107      0.211 RR    IC  ALU|g_ALU|\G1:16:ALUs|oC~0|datad
    Info (332115):     11.251      0.144 RR  CELL  ALU|g_ALU|\G1:16:ALUs|oC~0|combout
    Info (332115):     11.459      0.208 RR    IC  ALU|g_ALU|\G1:17:ALUs|oC~0|datad
    Info (332115):     11.603      0.144 RR  CELL  ALU|g_ALU|\G1:17:ALUs|oC~0|combout
    Info (332115):     11.811      0.208 RR    IC  ALU|g_ALU|\G1:18:ALUs|oC~0|datad
    Info (332115):     11.955      0.144 RR  CELL  ALU|g_ALU|\G1:18:ALUs|oC~0|combout
    Info (332115):     12.164      0.209 RR    IC  ALU|g_ALU|\G1:19:ALUs|oC~0|datad
    Info (332115):     12.308      0.144 RR  CELL  ALU|g_ALU|\G1:19:ALUs|oC~0|combout
    Info (332115):     12.518      0.210 RR    IC  ALU|g_ALU|\G1:20:ALUs|oC~0|datad
    Info (332115):     12.662      0.144 RR  CELL  ALU|g_ALU|\G1:20:ALUs|oC~0|combout
    Info (332115):     12.869      0.207 RR    IC  ALU|g_ALU|\G1:21:ALUs|oC~0|datac
    Info (332115):     13.134      0.265 RR  CELL  ALU|g_ALU|\G1:21:ALUs|oC~0|combout
    Info (332115):     13.341      0.207 RR    IC  ALU|g_ALU|\G1:22:ALUs|oC~0|datac
    Info (332115):     13.606      0.265 RR  CELL  ALU|g_ALU|\G1:22:ALUs|oC~0|combout
    Info (332115):     13.815      0.209 RR    IC  ALU|g_ALU|\G1:23:ALUs|oC~0|datad
    Info (332115):     13.959      0.144 RR  CELL  ALU|g_ALU|\G1:23:ALUs|oC~0|combout
    Info (332115):     14.167      0.208 RR    IC  ALU|g_ALU|\G1:24:ALUs|oC~0|datad
    Info (332115):     14.311      0.144 RR  CELL  ALU|g_ALU|\G1:24:ALUs|oC~0|combout
    Info (332115):     14.517      0.206 RR    IC  ALU|g_ALU|\G1:25:ALUs|oC~0|datac
    Info (332115):     14.782      0.265 RR  CELL  ALU|g_ALU|\G1:25:ALUs|oC~0|combout
    Info (332115):     14.992      0.210 RR    IC  ALU|g_ALU|\G1:26:ALUs|oC~0|datad
    Info (332115):     15.136      0.144 RR  CELL  ALU|g_ALU|\G1:26:ALUs|oC~0|combout
    Info (332115):     15.345      0.209 RR    IC  ALU|g_ALU|\G1:27:ALUs|oC~0|datad
    Info (332115):     15.489      0.144 RR  CELL  ALU|g_ALU|\G1:27:ALUs|oC~0|combout
    Info (332115):     15.699      0.210 RR    IC  ALU|g_ALU|\G1:28:ALUs|oC~0|datad
    Info (332115):     15.843      0.144 RR  CELL  ALU|g_ALU|\G1:28:ALUs|oC~0|combout
    Info (332115):     16.052      0.209 RR    IC  ALU|g_ALU|\G1:29:ALUs|oC~0|datac
    Info (332115):     16.317      0.265 RR  CELL  ALU|g_ALU|\G1:29:ALUs|oC~0|combout
    Info (332115):     16.523      0.206 RR    IC  ALU|g_ALU|\G1:30:ALUs|oC~0|datac
    Info (332115):     16.788      0.265 RR  CELL  ALU|g_ALU|\G1:30:ALUs|oC~0|combout
    Info (332115):     17.163      0.375 RR    IC  ALU|g_ALU|A32|oOut~7|datad
    Info (332115):     17.307      0.144 RR  CELL  ALU|g_ALU|A32|oOut~7|combout
    Info (332115):     17.495      0.188 RR    IC  ALU|g_ALU|A32|oOut~8|datad
    Info (332115):     17.620      0.125 RF  CELL  ALU|g_ALU|A32|oOut~8|combout
    Info (332115):     17.858      0.238 FF    IC  ALU|g_BarrelShifter0|data_out~3|datad
    Info (332115):     17.968      0.110 FF  CELL  ALU|g_BarrelShifter0|data_out~3|combout
    Info (332115):     18.173      0.205 FF    IC  ALU|g_BarrelShifter0|data_out~2|datad
    Info (332115):     18.307      0.134 FR  CELL  ALU|g_BarrelShifter0|data_out~2|combout
    Info (332115):     19.282      0.975 RR    IC  ALU|g_BarrelShifter0|temp[29]~17|datad
    Info (332115):     19.426      0.144 RR  CELL  ALU|g_BarrelShifter0|temp[29]~17|combout
    Info (332115):     19.627      0.201 RR    IC  ALU|g_BarrelShifter0|\GEN_2ndMuxRow:26:First30Muxes:M0_30|Q~1|datac
    Info (332115):     19.892      0.265 RR  CELL  ALU|g_BarrelShifter0|\GEN_2ndMuxRow:26:First30Muxes:M0_30|Q~1|combout
    Info (332115):     20.580      0.688 RR    IC  ALU|g_BarrelShifter0|\GEN_4thMuxRow:22:First30Muxes:M0_30|Q~2|datac
    Info (332115):     20.845      0.265 RR  CELL  ALU|g_BarrelShifter0|\GEN_4thMuxRow:22:First30Muxes:M0_30|Q~2|combout
    Info (332115):     21.030      0.185 RR    IC  ALU|g_BarrelShifter0|\GEN_4thMuxRow:22:First30Muxes:M0_30|Q~4|datac
    Info (332115):     21.295      0.265 RR  CELL  ALU|g_BarrelShifter0|\GEN_4thMuxRow:22:First30Muxes:M0_30|Q~4|combout
    Info (332115):     22.176      0.881 RR    IC  ALU|data_out[22]~58|datad
    Info (332115):     22.301      0.125 RF  CELL  ALU|data_out[22]~58|combout
    Info (332115):     22.546      0.245 FF    IC  ALU|data_out[22]~60|datab
    Info (332115):     22.924      0.378 FF  CELL  ALU|data_out[22]~60|combout
    Info (332115):     22.924      0.000 FF    IC  EXMEM|ex_mem_alu_OUT_IN|s_Q[22]|d
    Info (332115):     23.014      0.090 FF  CELL  ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.098      3.098  R        clock network delay
    Info (332115):     23.105      0.007           clock pessimism removed
    Info (332115):     23.085     -0.020           clock uncertainty
    Info (332115):     23.104      0.019     uTsu  ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22]
    Info (332115): 
    Info (332115): Data Arrival Time  :    23.014
    Info (332115): Data Required Time :    23.104
    Info (332115): Slack              :     0.090 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.274
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.274 
    Info (332115): ===================================================================
    Info (332115): From Node    : if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[18]
    Info (332115): To Node      : id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.703      2.703  R        clock network delay
    Info (332115):      2.916      0.213     uTco  if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[18]
    Info (332115):      2.916      0.000 FF  CELL  IFID|if_id_pc4_reg|s_Q[18]|q
    Info (332115):      3.502      0.586 FF    IC  IDEX|id_ex_memToReg_reg|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|portadatain[30]
    Info (332115):      3.581      0.079 FF  CELL  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.134      3.134  R        clock network delay
    Info (332115):      3.106     -0.028           clock pessimism removed
    Info (332115):      3.106      0.000           clock uncertainty
    Info (332115):      3.307      0.201      uTh  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.581
    Info (332115): Data Required Time :     3.307
    Info (332115): Slack              :     0.274 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.879
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.879 
    Info (332115): ===================================================================
    Info (332115): From Node    : id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115): To Node      : id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.797      2.797  R        clock network delay
    Info (332115):      3.010      0.213     uTco  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115):      3.010      0.000 RR  CELL  IDEX|id_ex_memToReg_reg|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.925      0.915 RR    IC  IDEX|id_ex_memToReg_reg|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.073      1.148 RF  CELL  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.993      2.993  R        clock network delay
    Info (332115):     23.021      0.028           clock pessimism removed
    Info (332115):     23.001     -0.020           clock uncertainty
    Info (332115):     22.952     -0.049     uTsu  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.073
    Info (332115): Data Required Time :    22.952
    Info (332115): Slack              :    17.879 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.311
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.311 
    Info (332115): ===================================================================
    Info (332115): From Node    : id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115): To Node      : id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.697      2.697  R        clock network delay
    Info (332115):      2.910      0.213     uTco  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115):      2.910      0.000 FF  CELL  IDEX|id_ex_memToReg_reg|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.482      0.572 FF    IC  IDEX|id_ex_memToReg_reg|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a11|clr0
    Info (332115):      4.531      1.049 FR  CELL  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.080      3.080  R        clock network delay
    Info (332115):      3.052     -0.028           clock pessimism removed
    Info (332115):      3.052      0.000           clock uncertainty
    Info (332115):      3.220      0.168      uTh  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.531
    Info (332115): Data Required Time :     3.220
    Info (332115): Slack              :     1.311 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 9.318
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.318               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.093
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.093               0.000 iCLK 
Info (332146): Worst-case recovery slack is 18.842
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.842               0.000 iCLK 
Info (332146): Worst-case removal slack is 0.697
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.697               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.372               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.318
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 9.318 
    Info (332115): ===================================================================
    Info (332115): From Node    : id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q
    Info (332115): To Node      : ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.655      1.655  R        clock network delay
    Info (332115):      1.760      0.105     uTco  id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg|s_Q
    Info (332115):      1.760      0.000 FF  CELL  IDEX|id_ex_ALUSrc_reg|s_Q|q
    Info (332115):      2.168      0.408 FF    IC  ALUSrc_Mux|\G1:3:g_OR1|o_F~0|datac
    Info (332115):      2.301      0.133 FF  CELL  ALUSrc_Mux|\G1:3:g_OR1|o_F~0|combout
    Info (332115):      3.085      0.784 FF    IC  ALU|g_ALU|\G1:3:ALUs|oC~0|dataa
    Info (332115):      3.278      0.193 FF  CELL  ALU|g_ALU|\G1:3:ALUs|oC~0|combout
    Info (332115):      3.426      0.148 FF    IC  ALU|g_ALU|\G1:4:ALUs|oC~0|dataa
    Info (332115):      3.619      0.193 FF  CELL  ALU|g_ALU|\G1:4:ALUs|oC~0|combout
    Info (332115):      3.821      0.202 FF    IC  ALU|g_ALU|\G1:5:ALUs|oC~0|datad
    Info (332115):      3.884      0.063 FF  CELL  ALU|g_ALU|\G1:5:ALUs|oC~0|combout
    Info (332115):      4.082      0.198 FF    IC  ALU|g_ALU|\G1:6:ALUs|oC~0|datad
    Info (332115):      4.145      0.063 FF  CELL  ALU|g_ALU|\G1:6:ALUs|oC~0|combout
    Info (332115):      4.265      0.120 FF    IC  ALU|g_ALU|\G1:7:ALUs|oC~0|datad
    Info (332115):      4.328      0.063 FF  CELL  ALU|g_ALU|\G1:7:ALUs|oC~0|combout
    Info (332115):      4.446      0.118 FF    IC  ALU|g_ALU|\G1:8:ALUs|oC~0|datad
    Info (332115):      4.509      0.063 FF  CELL  ALU|g_ALU|\G1:8:ALUs|oC~0|combout
    Info (332115):      4.629      0.120 FF    IC  ALU|g_ALU|\G1:9:ALUs|oC~0|datad
    Info (332115):      4.692      0.063 FF  CELL  ALU|g_ALU|\G1:9:ALUs|oC~0|combout
    Info (332115):      4.811      0.119 FF    IC  ALU|g_ALU|\G1:10:ALUs|oC~0|datad
    Info (332115):      4.874      0.063 FF  CELL  ALU|g_ALU|\G1:10:ALUs|oC~0|combout
    Info (332115):      4.994      0.120 FF    IC  ALU|g_ALU|\G1:11:ALUs|oC~0|datad
    Info (332115):      5.057      0.063 FF  CELL  ALU|g_ALU|\G1:11:ALUs|oC~0|combout
    Info (332115):      5.182      0.125 FF    IC  ALU|g_ALU|\G1:12:ALUs|oC~0|datac
    Info (332115):      5.315      0.133 FF  CELL  ALU|g_ALU|\G1:12:ALUs|oC~0|combout
    Info (332115):      5.437      0.122 FF    IC  ALU|g_ALU|\G1:13:ALUs|oC~0|datac
    Info (332115):      5.570      0.133 FF  CELL  ALU|g_ALU|\G1:13:ALUs|oC~0|combout
    Info (332115):      5.690      0.120 FF    IC  ALU|g_ALU|\G1:14:ALUs|oC~0|datad
    Info (332115):      5.753      0.063 FF  CELL  ALU|g_ALU|\G1:14:ALUs|oC~0|combout
    Info (332115):      5.943      0.190 FF    IC  ALU|g_ALU|\G1:15:ALUs|oC~0|datad
    Info (332115):      6.006      0.063 FF  CELL  ALU|g_ALU|\G1:15:ALUs|oC~0|combout
    Info (332115):      6.128      0.122 FF    IC  ALU|g_ALU|\G1:16:ALUs|oC~0|datad
    Info (332115):      6.191      0.063 FF  CELL  ALU|g_ALU|\G1:16:ALUs|oC~0|combout
    Info (332115):      6.309      0.118 FF    IC  ALU|g_ALU|\G1:17:ALUs|oC~0|datad
    Info (332115):      6.372      0.063 FF  CELL  ALU|g_ALU|\G1:17:ALUs|oC~0|combout
    Info (332115):      6.490      0.118 FF    IC  ALU|g_ALU|\G1:18:ALUs|oC~0|datad
    Info (332115):      6.553      0.063 FF  CELL  ALU|g_ALU|\G1:18:ALUs|oC~0|combout
    Info (332115):      6.673      0.120 FF    IC  ALU|g_ALU|\G1:19:ALUs|oC~0|datad
    Info (332115):      6.736      0.063 FF  CELL  ALU|g_ALU|\G1:19:ALUs|oC~0|combout
    Info (332115):      6.856      0.120 FF    IC  ALU|g_ALU|\G1:20:ALUs|oC~0|datad
    Info (332115):      6.919      0.063 FF  CELL  ALU|g_ALU|\G1:20:ALUs|oC~0|combout
    Info (332115):      7.043      0.124 FF    IC  ALU|g_ALU|\G1:21:ALUs|oC~0|datac
    Info (332115):      7.176      0.133 FF  CELL  ALU|g_ALU|\G1:21:ALUs|oC~0|combout
    Info (332115):      7.299      0.123 FF    IC  ALU|g_ALU|\G1:22:ALUs|oC~0|datac
    Info (332115):      7.432      0.133 FF  CELL  ALU|g_ALU|\G1:22:ALUs|oC~0|combout
    Info (332115):      7.551      0.119 FF    IC  ALU|g_ALU|\G1:23:ALUs|oC~0|datad
    Info (332115):      7.614      0.063 FF  CELL  ALU|g_ALU|\G1:23:ALUs|oC~0|combout
    Info (332115):      7.732      0.118 FF    IC  ALU|g_ALU|\G1:24:ALUs|oC~0|datad
    Info (332115):      7.795      0.063 FF  CELL  ALU|g_ALU|\G1:24:ALUs|oC~0|combout
    Info (332115):      7.917      0.122 FF    IC  ALU|g_ALU|\G1:25:ALUs|oC~0|datac
    Info (332115):      8.050      0.133 FF  CELL  ALU|g_ALU|\G1:25:ALUs|oC~0|combout
    Info (332115):      8.170      0.120 FF    IC  ALU|g_ALU|\G1:26:ALUs|oC~0|datad
    Info (332115):      8.233      0.063 FF  CELL  ALU|g_ALU|\G1:26:ALUs|oC~0|combout
    Info (332115):      8.353      0.120 FF    IC  ALU|g_ALU|\G1:27:ALUs|oC~0|datad
    Info (332115):      8.416      0.063 FF  CELL  ALU|g_ALU|\G1:27:ALUs|oC~0|combout
    Info (332115):      8.536      0.120 FF    IC  ALU|g_ALU|\G1:28:ALUs|oC~0|datad
    Info (332115):      8.599      0.063 FF  CELL  ALU|g_ALU|\G1:28:ALUs|oC~0|combout
    Info (332115):      8.725      0.126 FF    IC  ALU|g_ALU|\G1:29:ALUs|oC~0|datac
    Info (332115):      8.858      0.133 FF  CELL  ALU|g_ALU|\G1:29:ALUs|oC~0|combout
    Info (332115):      8.981      0.123 FF    IC  ALU|g_ALU|\G1:30:ALUs|oC~0|datac
    Info (332115):      9.114      0.133 FF  CELL  ALU|g_ALU|\G1:30:ALUs|oC~0|combout
    Info (332115):      9.308      0.194 FF    IC  ALU|g_ALU|A32|oOut~7|datad
    Info (332115):      9.371      0.063 FF  CELL  ALU|g_ALU|A32|oOut~7|combout
    Info (332115):      9.479      0.108 FF    IC  ALU|g_ALU|A32|oOut~8|datad
    Info (332115):      9.551      0.072 FR  CELL  ALU|g_ALU|A32|oOut~8|combout
    Info (332115):      9.657      0.106 RR    IC  ALU|g_BarrelShifter0|data_out~3|datad
    Info (332115):      9.725      0.068 RR  CELL  ALU|g_BarrelShifter0|data_out~3|combout
    Info (332115):      9.814      0.089 RR    IC  ALU|g_BarrelShifter0|data_out~2|datad
    Info (332115):      9.880      0.066 RF  CELL  ALU|g_BarrelShifter0|data_out~2|combout
    Info (332115):     10.435      0.555 FF    IC  ALU|g_BarrelShifter0|temp[29]~17|datad
    Info (332115):     10.498      0.063 FF  CELL  ALU|g_BarrelShifter0|temp[29]~17|combout
    Info (332115):     10.626      0.128 FF    IC  ALU|g_BarrelShifter0|\GEN_2ndMuxRow:26:First30Muxes:M0_30|Q~1|datac
    Info (332115):     10.759      0.133 FF  CELL  ALU|g_BarrelShifter0|\GEN_2ndMuxRow:26:First30Muxes:M0_30|Q~1|combout
    Info (332115):     11.143      0.384 FF    IC  ALU|g_BarrelShifter0|\GEN_4thMuxRow:22:First30Muxes:M0_30|Q~2|datac
    Info (332115):     11.276      0.133 FF  CELL  ALU|g_BarrelShifter0|\GEN_4thMuxRow:22:First30Muxes:M0_30|Q~2|combout
    Info (332115):     11.385      0.109 FF    IC  ALU|g_BarrelShifter0|\GEN_4thMuxRow:22:First30Muxes:M0_30|Q~4|datac
    Info (332115):     11.518      0.133 FF  CELL  ALU|g_BarrelShifter0|\GEN_4thMuxRow:22:First30Muxes:M0_30|Q~4|combout
    Info (332115):     12.063      0.545 FF    IC  ALU|data_out[22]~58|datad
    Info (332115):     12.135      0.072 FR  CELL  ALU|data_out[22]~58|combout
    Info (332115):     12.239      0.104 RR    IC  ALU|data_out[22]~60|datab
    Info (332115):     12.435      0.196 RR  CELL  ALU|data_out[22]~60|combout
    Info (332115):     12.435      0.000 RR    IC  EXMEM|ex_mem_alu_OUT_IN|s_Q[22]|d
    Info (332115):     12.472      0.037 RR  CELL  ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.798      1.798  R        clock network delay
    Info (332115):     21.803      0.005           clock pessimism removed
    Info (332115):     21.783     -0.020           clock uncertainty
    Info (332115):     21.790      0.007     uTsu  ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN|s_Q[22]
    Info (332115): 
    Info (332115): Data Arrival Time  :    12.472
    Info (332115): Data Required Time :    21.790
    Info (332115): Slack              :     9.318 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.093
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.093 
    Info (332115): ===================================================================
    Info (332115): From Node    : if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[18]
    Info (332115): To Node      : id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.589      1.589  R        clock network delay
    Info (332115):      1.694      0.105     uTco  if_id:IFID|Register_Nbits:if_id_pc4_reg|s_Q[18]
    Info (332115):      1.694      0.000 RR  CELL  IFID|if_id_pc4_reg|s_Q[18]|q
    Info (332115):      1.983      0.289 RR    IC  IDEX|id_ex_memToReg_reg|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|portadatain[30]
    Info (332115):      2.019      0.036 RR  CELL  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.842      1.842  R        clock network delay
    Info (332115):      1.822     -0.020           clock pessimism removed
    Info (332115):      1.822      0.000           clock uncertainty
    Info (332115):      1.926      0.104      uTh  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.019
    Info (332115): Data Required Time :     1.926
    Info (332115): Slack              :     0.093 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.842
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.842 
    Info (332115): ===================================================================
    Info (332115): From Node    : id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115): To Node      : id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.648      1.648  R        clock network delay
    Info (332115):      1.753      0.105     uTco  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115):      1.753      0.000 FF  CELL  IDEX|id_ex_memToReg_reg|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.276      0.523 FF    IC  IDEX|id_ex_memToReg_reg|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      2.887      0.611 FR  CELL  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.754      1.754  R        clock network delay
    Info (332115):     21.774      0.020           clock pessimism removed
    Info (332115):     21.754     -0.020           clock uncertainty
    Info (332115):     21.729     -0.025     uTsu  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.887
    Info (332115): Data Required Time :    21.729
    Info (332115): Slack              :    18.842 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.697
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.697 
    Info (332115): ===================================================================
    Info (332115): From Node    : id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115): To Node      : id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.586      1.586  R        clock network delay
    Info (332115):      1.691      0.105     uTco  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115):      1.691      0.000 RR  CELL  IDEX|id_ex_memToReg_reg|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.000      0.309 RR    IC  IDEX|id_ex_memToReg_reg|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a11|clr0
    Info (332115):      2.580      0.580 RF  CELL  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.813      1.813  R        clock network delay
    Info (332115):      1.793     -0.020           clock pessimism removed
    Info (332115):      1.793      0.000           clock uncertainty
    Info (332115):      1.883      0.090      uTh  id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.580
    Info (332115): Data Required Time :     1.883
    Info (332115): Slack              :     0.697 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4907 megabytes
    Info: Processing ended: Tue Nov 24 13:42:00 2020
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:05


