<stg><name>twiddles8</name>


<trans_list>

<trans id="123" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="37" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:1 %n_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:2 %i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="10">
<![CDATA[
entry:3 %n_cast = zext i10 %n_read

]]></Node>
<StgValue><ssdm name="n_cast"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="6">
<![CDATA[
entry:4 %i_cast = zext i6 %i_read

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
entry:6 %conv1 = sitodp i32 %n_cast

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
entry:7 %conv2 = sitodp i32 %i_cast

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:8 %store_ln25 = store i4 1, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:5 %specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln24"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
entry:6 %conv1 = sitodp i32 %n_cast

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
entry:7 %conv2 = sitodp i32 %i_cast

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln28 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %j_1 = load i4 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln28 = icmp_eq  i4 %j_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:2 %br_ln28 = br i1 %icmp_ln28, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:0 %zext_ln28 = zext i4 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %twiddles8_reversed8_addr = getelementptr i32 %twiddles8_reversed8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="twiddles8_reversed8_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:4 %twiddles8_reversed8_load = load i3 %twiddles8_reversed8_addr

]]></Node>
<StgValue><ssdm name="twiddles8_reversed8_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %a_x_addr = getelementptr i64 %a_x, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="a_x_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %a_y_addr = getelementptr i64 %a_y, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="a_y_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:23 %add_ln28 = add i4 %j_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:24 %store_ln25 = store i4 %add_ln28, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
for.end:0 %ret_ln37 = ret

]]></Node>
<StgValue><ssdm name="ret_ln37"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:4 %twiddles8_reversed8_load = load i3 %twiddles8_reversed8_addr

]]></Node>
<StgValue><ssdm name="twiddles8_reversed8_load"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:5 %conv = sitodp i32 %twiddles8_reversed8_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:5 %conv = sitodp i32 %twiddles8_reversed8_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:6 %mul = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="65" st_id="7" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:6 %mul = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="66" st_id="8" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:6 %mul = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="67" st_id="9" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:6 %mul = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="68" st_id="10" stage="14" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:7 %div = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="69" st_id="11" stage="13" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:7 %div = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="70" st_id="12" stage="12" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:7 %div = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="71" st_id="13" stage="11" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:7 %div = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="72" st_id="14" stage="10" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:7 %div = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="73" st_id="15" stage="9" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:7 %div = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="74" st_id="16" stage="8" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:7 %div = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="75" st_id="17" stage="7" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:7 %div = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="76" st_id="18" stage="6" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:7 %div = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="77" st_id="19" stage="5" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:7 %div = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="78" st_id="20" stage="4" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:7 %div = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="79" st_id="21" stage="3" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:7 %div = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="80" st_id="22" stage="2" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:7 %div = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="81" st_id="23" stage="1" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:7 %div = ddiv i64 %mul, i64 %conv1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="82" st_id="24" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:8 %phi = dmul i64 %div, i64 %conv2

]]></Node>
<StgValue><ssdm name="phi"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="83" st_id="25" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:8 %phi = dmul i64 %div, i64 %conv2

]]></Node>
<StgValue><ssdm name="phi"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="84" st_id="26" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:8 %phi = dmul i64 %div, i64 %conv2

]]></Node>
<StgValue><ssdm name="phi"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="85" st_id="27" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:8 %phi = dmul i64 %div, i64 %conv2

]]></Node>
<StgValue><ssdm name="phi"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="86" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.split:9 %phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_x"/></StgValue>
</operation>

<operation id="87" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.split:10 %phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_y"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="88" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.split:9 %phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_x"/></StgValue>
</operation>

<operation id="89" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.split:10 %phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_y"/></StgValue>
</operation>

<operation id="90" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:12 %tmp = load i3 %a_x_addr

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="91" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:15 %a_y_load = load i3 %a_y_addr

]]></Node>
<StgValue><ssdm name="a_y_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="92" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:12 %tmp = load i3 %a_x_addr

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="93" st_id="30" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:13 %mul8 = dmul i64 %tmp, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="94" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:15 %a_y_load = load i3 %a_y_addr

]]></Node>
<StgValue><ssdm name="a_y_load"/></StgValue>
</operation>

<operation id="95" st_id="30" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:16 %mul1 = dmul i64 %a_y_load, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="96" st_id="30" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %mul2 = dmul i64 %tmp, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="97" st_id="30" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:20 %mul3 = dmul i64 %a_y_load, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="98" st_id="31" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:13 %mul8 = dmul i64 %tmp, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="99" st_id="31" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:16 %mul1 = dmul i64 %a_y_load, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="100" st_id="31" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %mul2 = dmul i64 %tmp, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="101" st_id="31" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:20 %mul3 = dmul i64 %a_y_load, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="102" st_id="32" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:13 %mul8 = dmul i64 %tmp, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="103" st_id="32" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:16 %mul1 = dmul i64 %a_y_load, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="104" st_id="32" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %mul2 = dmul i64 %tmp, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="105" st_id="32" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:20 %mul3 = dmul i64 %a_y_load, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="106" st_id="33" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:13 %mul8 = dmul i64 %tmp, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="107" st_id="33" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:16 %mul1 = dmul i64 %a_y_load, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="108" st_id="33" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %mul2 = dmul i64 %tmp, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="109" st_id="33" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:20 %mul3 = dmul i64 %a_y_load, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="110" st_id="34" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %sub = dsub i64 %mul8, i64 %mul1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="111" st_id="34" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:21 %add = dadd i64 %mul2, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="112" st_id="35" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %sub = dsub i64 %mul8, i64 %mul1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="113" st_id="35" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:21 %add = dadd i64 %mul2, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="114" st_id="36" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %sub = dsub i64 %mul8, i64 %mul1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="115" st_id="36" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:21 %add = dadd i64 %mul2, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="116" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln29"/></StgValue>
</operation>

<operation id="117" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="118" st_id="37" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %sub = dsub i64 %mul8, i64 %mul1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="119" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc.split:18 %store_ln34 = store i64 %sub, i3 %a_x_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="120" st_id="37" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:21 %add = dadd i64 %mul2, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="121" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc.split:22 %store_ln35 = store i64 %add, i3 %a_y_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="122" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:25 %br_ln28 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
