
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003323                       # Number of seconds simulated
sim_ticks                                  3323125500                       # Number of ticks simulated
final_tick                                 3323125500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                   1738                       # Simulator instruction rate (inst/s)
host_op_rate                                     1803                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 613621                       # Simulator tick rate (ticks/s)
host_mem_usage                                 681452                       # Number of bytes of host memory used
host_seconds                                  5415.60                       # Real time elapsed on the host
sim_insts                                     9411569                       # Number of instructions simulated
sim_ops                                       9763360                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3323125500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           82752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          101120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             183872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        82752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         82752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        33920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           33920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           530                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                530                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           24901858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           30429185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              55331043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      24901858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24901858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        10207258                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10207258                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        10207258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          24901858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          30429185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             65538301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2875                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2174                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2875                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2174                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 146304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   37696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  122048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  184000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               139136                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    589                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   242                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               45                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3323124000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2875                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2174                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    314.332940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   208.693289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.864286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          223     26.33%     26.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          221     26.09%     52.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          137     16.17%     68.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           75      8.85%     77.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           54      6.38%     83.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           39      4.60%     88.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           28      3.31%     91.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      1.65%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           56      6.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          847                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.418803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.790748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.619128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               1      0.85%      0.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              4      3.42%      4.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            38     32.48%     36.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            43     36.75%     73.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            13     11.11%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27             4      3.42%     88.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             2      1.71%     89.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             5      4.27%     94.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             3      2.56%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             2      1.71%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             1      0.85%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::116-119            1      0.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           117                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.299145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.277654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.883420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              103     88.03%     88.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.71%     89.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6      5.13%     94.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      2.56%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      2.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           117                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     55678250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                98540750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11430000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24356.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43106.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        44.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     55.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.08                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1690                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1643                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     658174.69                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2948820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1544565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7918260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3951540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             23463480                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1092480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        45225510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        21110400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        751387080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              878925255                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            264.487470                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3268828500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1974000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       8622000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3114670500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     54972750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      43701000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     99185250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3191580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1669800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8389500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6003000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             28099290                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1102560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        40715100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        20988000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        751391280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              881833230                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            265.362542                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3258631000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2056000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       8622000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3114687500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     54655500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      53816500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     89288000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3323125500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1113945                       # Number of BP lookups
system.cpu.branchPred.condPredicted            857949                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25497                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               640200                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  584392                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.282724                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  108131                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                114                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           54854                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              54242                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              612                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          233                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3323125500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3323125500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3323125500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3323125500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3323125500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          6646252                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              60335                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       11120822                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1113945                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             746765                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6450618                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   51460                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  676                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           637                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          964                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3441022                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   713                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6538960                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.765306                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.095475                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   840491     12.85%     12.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2349532     35.93%     48.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   853075     13.05%     61.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2495862     38.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6538960                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.167605                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.673247                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   858960                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1650785                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2908135                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1095808                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  25272                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               537894                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   486                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               10750258                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 73137                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  25272                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1381138                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  402423                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          15881                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3449202                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1265044                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10623025                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 44342                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                397848                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 426504                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 117812                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   6693                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             9596658                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              50143486                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         12594527                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               8835772                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   760886                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                183                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            157                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1987317                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3817221                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1837538                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2611056                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1106079                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10588104                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 196                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10089224                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             10400                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          824939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2601570                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             58                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6538960                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.542940                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.855738                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              637819      9.75%      9.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2579770     39.45%     49.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2532984     38.74%     87.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              710065     10.86%     98.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               78319      1.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   3      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6538960                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  127411      5.35%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2073631     87.12%     92.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                179281      7.53%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4713808     46.72%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  145      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              7      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3639117     36.07%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1736131     17.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10089224                       # Type of FU issued
system.cpu.iq.rate                           1.518032                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2380333                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.235928                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           29108101                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11413459                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     10043630                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  40                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12469533                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      24                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2073148                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       291428                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       166462                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           96                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           130                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  25272                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   94227                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2124                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10588315                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3817221                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1837538                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                143                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     53                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2042                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            240                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7251                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        17901                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                25152                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10061603                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3627886                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27621                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            15                       # number of nop insts executed
system.cpu.iew.exec_refs                      5348826                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   960431                       # Number of branches executed
system.cpu.iew.exec_stores                    1720940                       # Number of stores executed
system.cpu.iew.exec_rate                     1.513876                       # Inst execution rate
system.cpu.iew.wb_sent                       10052512                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10043646                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7109768                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8618694                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.511174                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.824924                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          783183                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             25039                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6422276                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.520234                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.086554                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2430619     37.85%     37.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2336733     36.38%     74.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       301940      4.70%     78.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       533960      8.31%     87.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        51296      0.80%     88.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       209802      3.27%     91.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        65570      1.02%     92.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       365595      5.69%     98.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       126761      1.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6422276                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              9411569                       # Number of instructions committed
system.cpu.commit.committedOps                9763360                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5196869                       # Number of memory references committed
system.cpu.commit.loads                       3525793                       # Number of loads committed
system.cpu.commit.membars                          50                       # Number of memory barriers committed
system.cpu.commit.branches                     934637                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9040528                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105744                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4566353     46.77%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             131      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            7      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3525793     36.11%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1671060     17.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9763360                       # Class of committed instruction
system.cpu.commit.bw_lim_events                126761                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     16841603                       # The number of ROB reads
system.cpu.rob.rob_writes                    21209780                       # The number of ROB writes
system.cpu.timesIdled                            1205                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          107292                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     9411569                       # Number of Instructions Simulated
system.cpu.committedOps                       9763360                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.706179                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.706179                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.416072                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.416072                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11607312                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6837684                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  41040500                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2176785                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5340502                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    105                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3323125500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1564                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.998033                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3221673                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1580                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2039.033544                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           1071000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.998033                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12901604                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12901604                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3323125500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1552092                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1552092                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1669495                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1669495                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           49                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3221587                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3221587                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3221587                       # number of overall hits
system.cpu.dcache.overall_hits::total         3221587                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2079                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2079                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1234                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1234                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           17                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            3                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data         3313                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3313                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3313                       # number of overall misses
system.cpu.dcache.overall_misses::total          3313                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    120591000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    120591000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     68313499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68313499                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       786500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       786500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    188904499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    188904499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    188904499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    188904499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1554171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1554171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1670729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1670729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3224900                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3224900                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3224900                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3224900                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001338                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001338                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000739                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000739                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.314815                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.314815                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.057692                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.057692                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001027                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001027                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001027                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001027                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58004.329004                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58004.329004                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55359.399514                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55359.399514                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 46264.705882                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 46264.705882                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 57019.166616                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57019.166616                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 57019.166616                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57019.166616                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6217                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              70                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    88.814286                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         1564                       # number of writebacks
system.cpu.dcache.writebacks::total              1564                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          828                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          828                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          910                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          910                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1738                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1738                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1738                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1738                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1251                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1251                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          324                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1575                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1575                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1575                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1575                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     77377500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     77377500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     17383999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17383999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       111500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       111500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     94761499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     94761499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     94761499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     94761499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000805                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000805                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000488                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000488                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000488                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000488                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61852.517986                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61852.517986                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53654.317901                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53654.317901                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        22300                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        22300                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 60166.031111                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60166.031111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 60166.031111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60166.031111                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3323125500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3323125500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3323125500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               846                       # number of replacements
system.cpu.icache.tags.tagsinuse           402.135576                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3439481                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1293                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2660.078113                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   402.135576                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.785421                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.785421                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6883321                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6883321                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3323125500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      3439481                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3439481                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3439481                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3439481                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3439481                       # number of overall hits
system.cpu.icache.overall_hits::total         3439481                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1533                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1533                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1533                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1533                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1533                       # number of overall misses
system.cpu.icache.overall_misses::total          1533                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    104912984                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    104912984                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    104912984                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    104912984                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    104912984                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    104912984                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3441014                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3441014                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3441014                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3441014                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3441014                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3441014                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000446                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000446                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000446                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000446                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000446                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000446                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68436.388780                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68436.388780                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68436.388780                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68436.388780                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68436.388780                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68436.388780                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        27383                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               305                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    89.780328                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           13                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          846                       # number of writebacks
system.cpu.icache.writebacks::total               846                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          238                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          238                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          238                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          238                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          238                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          238                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1295                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1295                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1295                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1295                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1295                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1295                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     90066485                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90066485                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     90066485                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90066485                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     90066485                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90066485                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000376                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000376                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000376                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000376                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69549.409266                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69549.409266                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69549.409266                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69549.409266                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69549.409266                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69549.409266                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3323125500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3323125500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests          5285                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          236                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3323125500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2548                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          530                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1880                       # Transaction distribution
system.membus.trans_dist::ReadExReq               325                       # Transaction distribution
system.membus.trans_dist::ReadExResp              325                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1295                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1255                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         4724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       136896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       201216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  338112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2875                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.082783                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.275601                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2637     91.72%     91.72% # Request fanout histogram
system.membus.snoop_fanout::1                     238      8.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2875                       # Request fanout histogram
system.membus.reqLayer0.occupancy            15721000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6871245                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            8309239                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
