<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2146" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2146{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t2_2146{left:386px;bottom:48px;letter-spacing:-0.32px;word-spacing:0.19px;}
#t3_2146{left:811px;bottom:48px;letter-spacing:-0.15px;}
#t4_2146{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.41px;}
#t5_2146{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t6_2146{left:96px;bottom:1038px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t7_2146{left:96px;bottom:757px;letter-spacing:0.15px;word-spacing:-0.04px;}
#t8_2146{left:96px;bottom:730px;letter-spacing:0.18px;word-spacing:0.02px;}
#t9_2146{left:96px;bottom:711px;letter-spacing:0.19px;}
#ta_2146{left:99px;bottom:1007px;letter-spacing:0.18px;}
#tb_2146{left:376px;bottom:1007px;letter-spacing:0.18px;}
#tc_2146{left:608px;bottom:1007px;letter-spacing:0.14px;}
#td_2146{left:99px;bottom:984px;letter-spacing:-0.06px;}
#te_2146{left:168px;bottom:984px;letter-spacing:0.2px;}
#tf_2146{left:209px;bottom:984px;}
#tg_2146{left:218px;bottom:984px;letter-spacing:0.17px;}
#th_2146{left:378px;bottom:984px;letter-spacing:0.12px;word-spacing:0.01px;}
#ti_2146{left:464px;bottom:984px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tj_2146{left:464px;bottom:968px;letter-spacing:0.12px;word-spacing:-0.04px;}
#tk_2146{left:547px;bottom:968px;letter-spacing:0.15px;}
#tl_2146{left:593px;bottom:968px;letter-spacing:0.1px;}
#tm_2146{left:611px;bottom:968px;letter-spacing:0.17px;}
#tn_2146{left:674px;bottom:968px;letter-spacing:0.07px;}
#to_2146{left:691px;bottom:968px;letter-spacing:0.19px;}
#tp_2146{left:733px;bottom:968px;}
#tq_2146{left:99px;bottom:945px;letter-spacing:-0.06px;}
#tr_2146{left:168px;bottom:945px;letter-spacing:0.17px;}
#ts_2146{left:273px;bottom:945px;}
#tt_2146{left:281px;bottom:945px;letter-spacing:0.19px;}
#tu_2146{left:378px;bottom:945px;letter-spacing:0.12px;word-spacing:0.01px;}
#tv_2146{left:464px;bottom:945px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tw_2146{left:464px;bottom:930px;letter-spacing:0.12px;word-spacing:-0.04px;}
#tx_2146{left:547px;bottom:930px;letter-spacing:0.15px;}
#ty_2146{left:593px;bottom:930px;letter-spacing:0.1px;}
#tz_2146{left:611px;bottom:930px;letter-spacing:0.17px;}
#t10_2146{left:674px;bottom:930px;letter-spacing:0.07px;}
#t11_2146{left:691px;bottom:930px;letter-spacing:0.19px;}
#t12_2146{left:733px;bottom:930px;}
#t13_2146{left:99px;bottom:907px;letter-spacing:0.17px;}
#t14_2146{left:592px;bottom:907px;letter-spacing:0.16px;}
#t15_2146{left:433px;bottom:884px;letter-spacing:0.19px;}
#t16_2146{left:496px;bottom:884px;letter-spacing:0.15px;}
#t17_2146{left:648px;bottom:884px;letter-spacing:-0.06px;}
#t18_2146{left:768px;bottom:884px;letter-spacing:0.16px;}
#t19_2146{left:99px;bottom:861px;letter-spacing:-0.01px;}
#t1a_2146{left:178px;bottom:861px;letter-spacing:0.2px;}
#t1b_2146{left:220px;bottom:861px;}
#t1c_2146{left:228px;bottom:861px;letter-spacing:0.17px;}
#t1d_2146{left:439px;bottom:861px;letter-spacing:0.24px;}
#t1e_2146{left:516px;bottom:861px;letter-spacing:0.17px;}
#t1f_2146{left:548px;bottom:861px;letter-spacing:0.14px;}
#t1g_2146{left:652px;bottom:861px;letter-spacing:-0.22px;}
#t1h_2146{left:781px;bottom:861px;letter-spacing:0.11px;word-spacing:0.05px;}
#t1i_2146{left:99px;bottom:839px;letter-spacing:-0.01px;}
#t1j_2146{left:178px;bottom:839px;letter-spacing:0.17px;}
#t1k_2146{left:283px;bottom:839px;}
#t1l_2146{left:292px;bottom:839px;letter-spacing:0.19px;}
#t1m_2146{left:439px;bottom:839px;letter-spacing:0.24px;}
#t1n_2146{left:516px;bottom:839px;letter-spacing:0.17px;}
#t1o_2146{left:548px;bottom:839px;letter-spacing:0.14px;}
#t1p_2146{left:652px;bottom:839px;letter-spacing:-0.22px;}
#t1q_2146{left:781px;bottom:839px;letter-spacing:0.11px;word-spacing:0.05px;}
#t1r_2146{left:99px;bottom:816px;letter-spacing:-0.01px;}
#t1s_2146{left:178px;bottom:816px;letter-spacing:0.2px;}
#t1t_2146{left:220px;bottom:816px;}
#t1u_2146{left:228px;bottom:816px;letter-spacing:0.17px;}
#t1v_2146{left:439px;bottom:816px;letter-spacing:0.24px;}
#t1w_2146{left:516px;bottom:816px;letter-spacing:0.17px;}
#t1x_2146{left:548px;bottom:816px;letter-spacing:0.14px;}
#t1y_2146{left:652px;bottom:816px;letter-spacing:-0.22px;}
#t1z_2146{left:781px;bottom:816px;letter-spacing:0.11px;word-spacing:0.05px;}
#t20_2146{left:99px;bottom:793px;letter-spacing:-0.01px;}
#t21_2146{left:178px;bottom:793px;letter-spacing:0.17px;}
#t22_2146{left:283px;bottom:793px;}
#t23_2146{left:292px;bottom:793px;letter-spacing:0.19px;}
#t24_2146{left:439px;bottom:793px;letter-spacing:0.24px;}
#t25_2146{left:516px;bottom:793px;letter-spacing:0.17px;}
#t26_2146{left:548px;bottom:793px;letter-spacing:0.14px;}
#t27_2146{left:652px;bottom:793px;letter-spacing:-0.22px;}
#t28_2146{left:781px;bottom:793px;letter-spacing:0.11px;word-spacing:0.05px;}
#t29_2146{left:96px;bottom:659px;letter-spacing:0.17px;}
#t2a_2146{left:149px;bottom:623px;letter-spacing:0.14px;}
#t2b_2146{left:309px;bottom:634px;letter-spacing:0.17px;}
#t2c_2146{left:541px;bottom:623px;letter-spacing:0.14px;word-spacing:0.01px;}
#t2d_2146{left:276px;bottom:612px;letter-spacing:0.1px;word-spacing:4.2px;}
#t2e_2146{left:101px;bottom:513px;letter-spacing:-0.13px;}
#t2f_2146{left:288px;bottom:593px;}
#t2g_2146{left:324px;bottom:593px;}
#t2h_2146{left:361px;bottom:593px;}
#t2i_2146{left:388px;bottom:593px;letter-spacing:-0.13px;}
#t2j_2146{left:288px;bottom:573px;}
#t2k_2146{left:324px;bottom:573px;}
#t2l_2146{left:388px;bottom:573px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t2m_2146{left:288px;bottom:553px;}
#t2n_2146{left:324px;bottom:553px;}
#t2o_2146{left:361px;bottom:553px;}
#t2p_2146{left:388px;bottom:553px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t2q_2146{left:288px;bottom:533px;}
#t2r_2146{left:324px;bottom:533px;}
#t2s_2146{left:361px;bottom:533px;}
#t2t_2146{left:388px;bottom:533px;letter-spacing:-0.14px;word-spacing:-0.07px;}
#t2u_2146{left:361px;bottom:513px;}
#t2v_2146{left:388px;bottom:513px;letter-spacing:-0.18px;word-spacing:-0.02px;}
#t2w_2146{left:361px;bottom:493px;}
#t2x_2146{left:388px;bottom:493px;letter-spacing:-0.21px;word-spacing:0.04px;}
#t2y_2146{left:361px;bottom:473px;}
#t2z_2146{left:388px;bottom:473px;letter-spacing:-0.32px;word-spacing:0.17px;}
#t30_2146{left:361px;bottom:454px;}
#t31_2146{left:388px;bottom:454px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t32_2146{left:288px;bottom:434px;}
#t33_2146{left:324px;bottom:434px;}
#t34_2146{left:361px;bottom:434px;}
#t35_2146{left:388px;bottom:434px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t36_2146{left:101px;bottom:414px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t37_2146{left:287px;bottom:414px;}
#t38_2146{left:324px;bottom:414px;}
#t39_2146{left:361px;bottom:414px;}
#t3a_2146{left:388px;bottom:414px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t3b_2146{left:101px;bottom:394px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t3c_2146{left:288px;bottom:394px;}
#t3d_2146{left:324px;bottom:394px;}
#t3e_2146{left:361px;bottom:394px;}
#t3f_2146{left:388px;bottom:394px;letter-spacing:-0.12px;}
#t3g_2146{left:101px;bottom:326px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t3h_2146{left:288px;bottom:374px;}
#t3i_2146{left:324px;bottom:374px;}
#t3j_2146{left:361px;bottom:374px;}
#t3k_2146{left:388px;bottom:374px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3l_2146{left:288px;bottom:354px;}
#t3m_2146{left:324px;bottom:354px;}
#t3n_2146{left:361px;bottom:354px;}
#t3o_2146{left:388px;bottom:354px;letter-spacing:-0.16px;word-spacing:0.06px;}
#t3p_2146{left:288px;bottom:334px;}
#t3q_2146{left:324px;bottom:334px;}
#t3r_2146{left:361px;bottom:334px;}
#t3s_2146{left:388px;bottom:334px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t3t_2146{left:361px;bottom:306px;}
#t3u_2146{left:388px;bottom:315px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t3v_2146{left:388px;bottom:298px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t3w_2146{left:361px;bottom:278px;}
#t3x_2146{left:388px;bottom:278px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t3y_2146{left:101px;bottom:258px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t3z_2146{left:324px;bottom:258px;}
#t40_2146{left:361px;bottom:258px;}
#t41_2146{left:388px;bottom:258px;letter-spacing:-0.12px;}
#t42_2146{left:101px;bottom:238px;letter-spacing:-0.18px;word-spacing:0.05px;}
#t43_2146{left:101px;bottom:223px;letter-spacing:-0.23px;word-spacing:0.08px;}
#t44_2146{left:101px;bottom:208px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#t45_2146{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2146{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2146{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s3_2146{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s4_2146{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s5_2146{font-size:15px;font-family:Arial_62w;color:#000;}
.s6_2146{font-size:15px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s7_2146{font-size:14px;font-family:Arial_62w;color:#000;}
.s8_2146{font-size:14px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s9_2146{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2146" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-Italic_lsi;
	src: url("fonts/sub_Arial-Italic_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2146Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2146" style="-webkit-user-select: none;"><object width="935" height="1210" data="2146/2146.svg" type="image/svg+xml" id="pdf2146" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2146" class="t s1_2146">Instruction Reference </span><span id="t2_2146" class="t s1_2146">MOVAPS, VMOVAPS </span><span id="t3_2146" class="t s1_2146">185 </span>
<span id="t4_2146" class="t s1_2146">26568—Rev. 3.25—November 2021 </span><span id="t5_2146" class="t s1_2146">AMD64 Technology </span>
<span id="t6_2146" class="t s2_2146">Instruction Encoding </span>
<span id="t7_2146" class="t s2_2146">Related Instructions </span>
<span id="t8_2146" class="t s3_2146">(V)MOVHLPS, (V)MOVHPS, (V)MOVLHPS, (V)MOVLPS, (V)MOVMSKPS, (V)MOVSS, </span>
<span id="t9_2146" class="t s3_2146">(V)MOVUPS </span>
<span id="ta_2146" class="t s4_2146">Mnemonic </span><span id="tb_2146" class="t s4_2146">Opcode </span><span id="tc_2146" class="t s4_2146">Description </span>
<span id="td_2146" class="t s5_2146">MOVAPS </span><span id="te_2146" class="t s6_2146">xmm1</span><span id="tf_2146" class="t s5_2146">, </span><span id="tg_2146" class="t s6_2146">xmm2/mem128 </span><span id="th_2146" class="t s5_2146">0F 28 /r </span><span id="ti_2146" class="t s5_2146">Moves four packed single-precision floating-point </span>
<span id="tj_2146" class="t s5_2146">values from </span><span id="tk_2146" class="t s6_2146">xmm2 </span><span id="tl_2146" class="t s5_2146">or </span><span id="tm_2146" class="t s6_2146">mem128 </span><span id="tn_2146" class="t s5_2146">to </span><span id="to_2146" class="t s6_2146">xmm1</span><span id="tp_2146" class="t s5_2146">. </span>
<span id="tq_2146" class="t s5_2146">MOVAPS </span><span id="tr_2146" class="t s6_2146">xmm1/mem128</span><span id="ts_2146" class="t s5_2146">, </span><span id="tt_2146" class="t s6_2146">xmm2 </span><span id="tu_2146" class="t s5_2146">0F 29 /r </span><span id="tv_2146" class="t s5_2146">Moves four packed single-precision floating-point </span>
<span id="tw_2146" class="t s5_2146">values from </span><span id="tx_2146" class="t s6_2146">xmm1 </span><span id="ty_2146" class="t s5_2146">or </span><span id="tz_2146" class="t s6_2146">mem128 </span><span id="t10_2146" class="t s5_2146">to </span><span id="t11_2146" class="t s6_2146">xmm2</span><span id="t12_2146" class="t s5_2146">. </span>
<span id="t13_2146" class="t s4_2146">Mnemonic </span><span id="t14_2146" class="t s4_2146">Encoding </span>
<span id="t15_2146" class="t s4_2146">VEX </span><span id="t16_2146" class="t s4_2146">RXB.map_select </span><span id="t17_2146" class="t s4_2146">W.vvvv.L.pp </span><span id="t18_2146" class="t s4_2146">Opcode </span>
<span id="t19_2146" class="t s5_2146">VMOVAPS </span><span id="t1a_2146" class="t s6_2146">xmm1</span><span id="t1b_2146" class="t s5_2146">, </span><span id="t1c_2146" class="t s6_2146">xmm2/mem128 </span><span id="t1d_2146" class="t s5_2146">C4 </span><span id="t1e_2146" class="t s5_2146">RXB </span><span id="t1f_2146" class="t s5_2146">.00001 </span><span id="t1g_2146" class="t s5_2146">X.1111.0.00 </span><span id="t1h_2146" class="t s5_2146">28 /r </span>
<span id="t1i_2146" class="t s5_2146">VMOVAPS </span><span id="t1j_2146" class="t s6_2146">xmm1/mem128</span><span id="t1k_2146" class="t s5_2146">, </span><span id="t1l_2146" class="t s6_2146">xmm2 </span><span id="t1m_2146" class="t s5_2146">C4 </span><span id="t1n_2146" class="t s5_2146">RXB </span><span id="t1o_2146" class="t s5_2146">.00001 </span><span id="t1p_2146" class="t s5_2146">X.1111.0.00 </span><span id="t1q_2146" class="t s5_2146">29 /r </span>
<span id="t1r_2146" class="t s5_2146">VMOVAPS </span><span id="t1s_2146" class="t s6_2146">ymm1</span><span id="t1t_2146" class="t s5_2146">, </span><span id="t1u_2146" class="t s6_2146">ymm2/mem256 </span><span id="t1v_2146" class="t s5_2146">C4 </span><span id="t1w_2146" class="t s5_2146">RXB </span><span id="t1x_2146" class="t s5_2146">.00001 </span><span id="t1y_2146" class="t s5_2146">X.1111.1.00 </span><span id="t1z_2146" class="t s5_2146">28 /r </span>
<span id="t20_2146" class="t s5_2146">VMOVAPS </span><span id="t21_2146" class="t s6_2146">ymm1/mem256</span><span id="t22_2146" class="t s5_2146">, </span><span id="t23_2146" class="t s6_2146">ymm2 </span><span id="t24_2146" class="t s5_2146">C4 </span><span id="t25_2146" class="t s5_2146">RXB </span><span id="t26_2146" class="t s5_2146">.00001 </span><span id="t27_2146" class="t s5_2146">X.1111.1.00 </span><span id="t28_2146" class="t s5_2146">29 /r </span>
<span id="t29_2146" class="t s2_2146">Exceptions </span>
<span id="t2a_2146" class="t s4_2146">Exception </span>
<span id="t2b_2146" class="t s4_2146">Mode </span>
<span id="t2c_2146" class="t s4_2146">Cause of Exception </span>
<span id="t2d_2146" class="t s4_2146">Real Virt Prot </span>
<span id="t2e_2146" class="t s7_2146">Invalid opcode, #UD </span>
<span id="t2f_2146" class="t s7_2146">X </span><span id="t2g_2146" class="t s7_2146">X </span><span id="t2h_2146" class="t s7_2146">X </span><span id="t2i_2146" class="t s7_2146">Instruction not supported, as indicated by CPUID feature identifier. </span>
<span id="t2j_2146" class="t s7_2146">A </span><span id="t2k_2146" class="t s7_2146">A </span><span id="t2l_2146" class="t s7_2146">AVX instructions are only recognized in protected mode. </span>
<span id="t2m_2146" class="t s7_2146">S </span><span id="t2n_2146" class="t s7_2146">S </span><span id="t2o_2146" class="t s7_2146">S </span><span id="t2p_2146" class="t s7_2146">CR0.EM = 1. </span>
<span id="t2q_2146" class="t s7_2146">S </span><span id="t2r_2146" class="t s7_2146">S </span><span id="t2s_2146" class="t s7_2146">S </span><span id="t2t_2146" class="t s7_2146">CR4.OSFXSR = 0. </span>
<span id="t2u_2146" class="t s7_2146">A </span><span id="t2v_2146" class="t s7_2146">CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE]. </span>
<span id="t2w_2146" class="t s7_2146">A </span><span id="t2x_2146" class="t s7_2146">XFEATURE_ENABLED_MASK[2:1] ! = 11b. </span>
<span id="t2y_2146" class="t s7_2146">A </span><span id="t2z_2146" class="t s7_2146">VEX.vvvv ! = 1111b. </span>
<span id="t30_2146" class="t s7_2146">A </span><span id="t31_2146" class="t s7_2146">REX, F2, F3, or 66 prefix preceding VEX prefix. </span>
<span id="t32_2146" class="t s7_2146">S </span><span id="t33_2146" class="t s7_2146">S </span><span id="t34_2146" class="t s7_2146">X </span><span id="t35_2146" class="t s7_2146">Lock prefix (F0h) preceding opcode. </span>
<span id="t36_2146" class="t s7_2146">Device not available, #NM </span><span id="t37_2146" class="t s7_2146">S </span><span id="t38_2146" class="t s7_2146">S </span><span id="t39_2146" class="t s7_2146">X </span><span id="t3a_2146" class="t s7_2146">CR0.TS = 1. </span>
<span id="t3b_2146" class="t s7_2146">Stack, #SS </span><span id="t3c_2146" class="t s7_2146">S </span><span id="t3d_2146" class="t s7_2146">S </span><span id="t3e_2146" class="t s7_2146">X </span><span id="t3f_2146" class="t s7_2146">Memory address exceeding stack segment limit or non-canonical. </span>
<span id="t3g_2146" class="t s7_2146">General protection, #GP </span>
<span id="t3h_2146" class="t s7_2146">S </span><span id="t3i_2146" class="t s7_2146">S </span><span id="t3j_2146" class="t s7_2146">X </span><span id="t3k_2146" class="t s7_2146">Memory address exceeding data segment limit or non-canonical. </span>
<span id="t3l_2146" class="t s7_2146">S </span><span id="t3m_2146" class="t s7_2146">S </span><span id="t3n_2146" class="t s7_2146">S </span><span id="t3o_2146" class="t s7_2146">Memory operand not aligned on a 16-byte boundary. </span>
<span id="t3p_2146" class="t s7_2146">S </span><span id="t3q_2146" class="t s7_2146">S </span><span id="t3r_2146" class="t s7_2146">X </span><span id="t3s_2146" class="t s7_2146">Write to a read-only data segment. </span>
<span id="t3t_2146" class="t s7_2146">A </span>
<span id="t3u_2146" class="t s7_2146">VEX256: Memory operand not 32-byte aligned. </span>
<span id="t3v_2146" class="t s7_2146">VEX128: Memory operand not 16-byte aligned. </span>
<span id="t3w_2146" class="t s7_2146">X </span><span id="t3x_2146" class="t s7_2146">Null data segment used to reference memory. </span>
<span id="t3y_2146" class="t s7_2146">Page fault, #PF </span><span id="t3z_2146" class="t s7_2146">S </span><span id="t40_2146" class="t s7_2146">X </span><span id="t41_2146" class="t s7_2146">Instruction execution caused a page fault. </span>
<span id="t42_2146" class="t s8_2146">X — AVX and SSE exception </span>
<span id="t43_2146" class="t s8_2146">A — AVX exception </span>
<span id="t44_2146" class="t s8_2146">S — SSE exception </span>
<span id="t45_2146" class="t s9_2146">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
