{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512615693380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512615693385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 22:01:33 2017 " "Processing started: Wed Dec 06 22:01:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512615693385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615693385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final-project -c final-project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final-project -c final-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615693385 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1512615694377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpiotest.v 1 1 " "Found 1 design units, including 1 entities, in source file gpiotest.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpioTest " "Found entity 1: gpioTest" {  } { { "gpioTest.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/gpioTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armcontroller.v 2 2 " "Found 2 design units, including 2 entities, in source file armcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 armController " "Found entity 1: armController" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704748 ""} { "Info" "ISGN_ENTITY_NAME" "2 milCounter " "Found entity 2: milCounter" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtender " "Found entity 1: signExtender" {  } { { "signExtender.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/signExtender.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshifter.v 6 6 " "Found 6 design units, including 6 entities, in source file rightshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 rightshifter " "Found entity 1: rightshifter" {  } { { "rightshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704770 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift16r " "Found entity 2: shift16r" {  } { { "rightshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704770 ""} { "Info" "ISGN_ENTITY_NAME" "3 shift8r " "Found entity 3: shift8r" {  } { { "rightshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704770 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift4r " "Found entity 4: shift4r" {  } { { "rightshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704770 ""} { "Info" "ISGN_ENTITY_NAME" "5 shift2r " "Found entity 5: shift2r" {  } { { "rightshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704770 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift1r " "Found entity 6: shift1r" {  } { { "rightshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704778 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(32) " "Verilog HDL warning at regfile.v(32): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/regfile.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704784 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(33) " "Verilog HDL warning at regfile.v(33): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/regfile.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704785 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(46) " "Verilog HDL warning at regfile.v(46): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/regfile.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704785 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(47) " "Verilog HDL warning at regfile.v(47): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/regfile.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704787 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(384) " "Verilog HDL warning at processor.v(384): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 384 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704792 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(385) " "Verilog HDL warning at processor.v(385): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 385 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704793 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(386) " "Verilog HDL warning at processor.v(386): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 386 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704793 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(387) " "Verilog HDL warning at processor.v(387): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 387 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704793 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(396) " "Verilog HDL warning at processor.v(396): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 396 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704793 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(398) " "Verilog HDL warning at processor.v(398): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 398 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704793 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(399) " "Verilog HDL warning at processor.v(399): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 399 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704793 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(400) " "Verilog HDL warning at processor.v(400): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 400 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704793 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(436) " "Verilog HDL warning at processor.v(436): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 436 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704793 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(437) " "Verilog HDL warning at processor.v(437): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 437 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704793 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(438) " "Verilog HDL warning at processor.v(438): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 438 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(440) " "Verilog HDL warning at processor.v(440): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 440 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(441) " "Verilog HDL warning at processor.v(441): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 441 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(442) " "Verilog HDL warning at processor.v(442): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 442 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(521) " "Verilog HDL warning at processor.v(521): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 521 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(522) " "Verilog HDL warning at processor.v(522): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 522 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(523) " "Verilog HDL warning at processor.v(523): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 523 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(524) " "Verilog HDL warning at processor.v(524): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 524 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(673) " "Verilog HDL warning at processor.v(673): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 673 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(674) " "Verilog HDL warning at processor.v(674): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 674 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(675) " "Verilog HDL warning at processor.v(675): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 675 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(728) " "Verilog HDL warning at processor.v(728): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 728 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(731) " "Verilog HDL warning at processor.v(731): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 731 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704795 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(734) " "Verilog HDL warning at processor.v(734): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 734 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704795 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(805) " "Verilog HDL warning at processor.v(805): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 805 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704795 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(806) " "Verilog HDL warning at processor.v(806): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 806 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704795 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(807) " "Verilog HDL warning at processor.v(807): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 807 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704795 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(808) " "Verilog HDL warning at processor.v(808): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 808 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704795 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(809) " "Verilog HDL warning at processor.v(809): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 809 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704795 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(810) " "Verilog HDL warning at processor.v(810): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 810 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704795 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(838) " "Verilog HDL warning at processor.v(838): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 838 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704795 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(839) " "Verilog HDL warning at processor.v(839): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 839 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704795 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(840) " "Verilog HDL warning at processor.v(840): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 840 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704795 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(841) " "Verilog HDL warning at processor.v(841): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 841 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704795 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(842) " "Verilog HDL warning at processor.v(842): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 842 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704795 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(843) " "Verilog HDL warning at processor.v(843): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 843 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704795 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(844) " "Verilog HDL warning at processor.v(844): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 844 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 10 10 " "Found 10 design units, including 10 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704811 ""} { "Info" "ISGN_ENTITY_NAME" "2 fetch " "Found entity 2: fetch" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704811 ""} { "Info" "ISGN_ENTITY_NAME" "3 decode " "Found entity 3: decode" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 456 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704811 ""} { "Info" "ISGN_ENTITY_NAME" "4 control " "Found entity 4: control" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704811 ""} { "Info" "ISGN_ENTITY_NAME" "5 pipelineLatch " "Found entity 5: pipelineLatch" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704811 ""} { "Info" "ISGN_ENTITY_NAME" "6 regFileLogic " "Found entity 6: regFileLogic" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 645 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704811 ""} { "Info" "ISGN_ENTITY_NAME" "7 execute " "Found entity 7: execute" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 694 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704811 ""} { "Info" "ISGN_ENTITY_NAME" "8 errorCodeFinder " "Found entity 8: errorCodeFinder" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704811 ""} { "Info" "ISGN_ENTITY_NAME" "9 branchLogic " "Found entity 9: branchLogic" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 819 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704811 ""} { "Info" "ISGN_ENTITY_NAME" "10 servoLogic " "Found entity 10: servoLogic" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 859 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704811 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux4to1.v(8) " "Verilog HDL warning at mux4to1.v(8): extended using \"x\" or \"z\"" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704816 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux4to1.v(9) " "Verilog HDL warning at mux4to1.v(9): extended using \"x\" or \"z\"" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704817 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux4to1.v(10) " "Verilog HDL warning at mux4to1.v(10): extended using \"x\" or \"z\"" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704817 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux4to1.v(11) " "Verilog HDL warning at mux4to1.v(11): extended using \"x\" or \"z\"" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704819 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(63) " "Verilog HDL warning at multiplier.v(63): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704826 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(64) " "Verilog HDL warning at multiplier.v(64): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704826 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(65) " "Verilog HDL warning at multiplier.v(65): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704826 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(66) " "Verilog HDL warning at multiplier.v(66): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704827 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(83) " "Verilog HDL warning at multiplier.v(83): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704827 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(84) " "Verilog HDL warning at multiplier.v(84): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704827 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(85) " "Verilog HDL warning at multiplier.v(85): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 3 3 " "Found 3 design units, including 3 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704832 ""} { "Info" "ISGN_ENTITY_NAME" "2 equalOne " "Found entity 2: equalOne" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704832 ""} { "Info" "ISGN_ENTITY_NAME" "3 equalMaxPositive " "Found entity 3: equalMaxPositive" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "multdiv.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshifter.v 6 6 " "Found 6 design units, including 6 entities, in source file leftshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 leftshifter " "Found entity 1: leftshifter" {  } { { "leftshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704855 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift16 " "Found entity 2: shift16" {  } { { "leftshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704855 ""} { "Info" "ISGN_ENTITY_NAME" "3 shift8 " "Found entity 3: shift8" {  } { { "leftshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704855 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift4 " "Found entity 4: shift4" {  } { { "leftshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704855 ""} { "Info" "ISGN_ENTITY_NAME" "5 shift2 " "Found entity 5: shift2" {  } { { "leftshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704855 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift1 " "Found entity 6: shift1" {  } { { "leftshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704855 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fiveBitmux4to1.v(8) " "Verilog HDL warning at fiveBitmux4to1.v(8): extended using \"x\" or \"z\"" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704861 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fiveBitmux4to1.v(9) " "Verilog HDL warning at fiveBitmux4to1.v(9): extended using \"x\" or \"z\"" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704862 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fiveBitmux4to1.v(10) " "Verilog HDL warning at fiveBitmux4to1.v(10): extended using \"x\" or \"z\"" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704862 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fiveBitmux4to1.v(11) " "Verilog HDL warning at fiveBitmux4to1.v(11): extended using \"x\" or \"z\"" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitmux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file fivebitmux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiveBitmux4to1 " "Found entity 1: fiveBitmux4to1" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalzero.v 1 1 " "Found 1 design units, including 1 entities, in source file equalzero.v" { { "Info" "ISGN_ENTITY_NAME" "1 equalZero " "Found entity 1: equalZero" {  } { { "equalZero.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/equalZero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalitychecker.v 1 1 " "Found 1 design units, including 1 entities, in source file equalitychecker.v" { { "Info" "ISGN_ENTITY_NAME" "1 equalityChecker " "Found entity 1: equalityChecker" {  } { { "equalityChecker.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/equalityChecker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704880 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ecedffe.v(13) " "Verilog HDL information at ecedffe.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512615704886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecedffe.v 1 1 " "Found 1 design units, including 1 entities, in source file ecedffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecedffe " "Found entity 1: ecedffe" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 4 4 " "Found 4 design units, including 4 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704903 ""} { "Info" "ISGN_ENTITY_NAME" "2 divisionOp " "Found entity 2: divisionOp" {  } { { "divider.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704903 ""} { "Info" "ISGN_ENTITY_NAME" "3 exitOp " "Found entity 3: exitOp" {  } { { "divider.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704903 ""} { "Info" "ISGN_ENTITY_NAME" "4 negater " "Found entity 4: negater" {  } { { "divider.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter34.v 1 1 " "Found 1 design units, including 1 entities, in source file counter34.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter34 " "Found entity 1: counter34" {  } { { "counter34.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/counter34.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter32.v 1 1 " "Found 1 design units, including 1 entities, in source file counter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter32 " "Found entity 1: counter32" {  } { { "counter32.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/counter32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla.v 8 8 " "Found 8 design units, including 8 entities, in source file cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla " "Found entity 1: cla" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704955 ""} { "Info" "ISGN_ENTITY_NAME" "2 oneBit " "Found entity 2: oneBit" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704955 ""} { "Info" "ISGN_ENTITY_NAME" "3 logic1 " "Found entity 3: logic1" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704955 ""} { "Info" "ISGN_ENTITY_NAME" "4 logic2 " "Found entity 4: logic2" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704955 ""} { "Info" "ISGN_ENTITY_NAME" "5 logic3 " "Found entity 5: logic3" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704955 ""} { "Info" "ISGN_ENTITY_NAME" "6 logic4 " "Found entity 6: logic4" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704955 ""} { "Info" "ISGN_ENTITY_NAME" "7 blockL0 " "Found entity 7: blockL0" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704955 ""} { "Info" "ISGN_ENTITY_NAME" "8 blockL1 " "Found entity 8: blockL1" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704955 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(20) " "Verilog HDL warning at alu.v(20): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704962 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(21) " "Verilog HDL warning at alu.v(21): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704963 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(22) " "Verilog HDL warning at alu.v(22): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704963 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(23) " "Verilog HDL warning at alu.v(23): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704963 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(24) " "Verilog HDL warning at alu.v(24): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704963 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(25) " "Verilog HDL warning at alu.v(25): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512615704963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 4 4 " "Found 4 design units, including 4 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704972 ""} { "Info" "ISGN_ENTITY_NAME" "2 nequalityChecker " "Found entity 2: nequalityChecker" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704972 ""} { "Info" "ISGN_ENTITY_NAME" "3 bitwiseAnd " "Found entity 3: bitwiseAnd" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704972 ""} { "Info" "ISGN_ENTITY_NAME" "4 bitwiseOr " "Found entity 4: bitwiseOr" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615704993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615704993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "testData processor.v(319) " "Verilog HDL Implicit Net warning at processor.v(319): created implicit net for \"testData\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 319 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615704994 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512615705262 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led processor.v(96) " "Output port \"led\" at processor.v(96) has no driver" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512615705271 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:fetchStage " "Elaborating entity \"fetch\" for hierarchy \"fetch:fetchStage\"" {  } { { "processor.v" "fetchStage" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615705309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register fetch:fetchStage\|register:pc " "Elaborating entity \"register\" for hierarchy \"fetch:fetchStage\|register:pc\"" {  } { { "processor.v" "pc" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615705325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ecedffe fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[0\].my_dff " "Elaborating entity \"ecedffe\" for hierarchy \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[0\].my_dff\"" {  } { { "register.v" "ffLoop\[0\].my_dff" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/register.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615705329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla fetch:fetchStage\|cla:addOne " "Elaborating entity \"cla\" for hierarchy \"fetch:fetchStage\|cla:addOne\"" {  } { { "processor.v" "addOne" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615705388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic1 fetch:fetchStage\|cla:addOne\|logic1:carry1 " "Elaborating entity \"logic1\" for hierarchy \"fetch:fetchStage\|cla:addOne\|logic1:carry1\"" {  } { { "cla.v" "carry1" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615705393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockL1 fetch:fetchStage\|cla:addOne\|blockL1:block0 " "Elaborating entity \"blockL1\" for hierarchy \"fetch:fetchStage\|cla:addOne\|blockL1:block0\"" {  } { { "cla.v" "block0" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615705397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic2 fetch:fetchStage\|cla:addOne\|blockL1:block0\|logic2:carry2 " "Elaborating entity \"logic2\" for hierarchy \"fetch:fetchStage\|cla:addOne\|blockL1:block0\|logic2:carry2\"" {  } { { "cla.v" "carry2" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615705403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic3 fetch:fetchStage\|cla:addOne\|blockL1:block0\|logic3:carry3 " "Elaborating entity \"logic3\" for hierarchy \"fetch:fetchStage\|cla:addOne\|blockL1:block0\|logic3:carry3\"" {  } { { "cla.v" "carry3" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615705407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockL0 fetch:fetchStage\|cla:addOne\|blockL1:block0\|blockL0:claLoop\[0\].block " "Elaborating entity \"blockL0\" for hierarchy \"fetch:fetchStage\|cla:addOne\|blockL1:block0\|blockL0:claLoop\[0\].block\"" {  } { { "cla.v" "claLoop\[0\].block" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615705410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic4 fetch:fetchStage\|cla:addOne\|blockL1:block0\|blockL0:claLoop\[0\].block\|logic4:carry4 " "Elaborating entity \"logic4\" for hierarchy \"fetch:fetchStage\|cla:addOne\|blockL1:block0\|blockL0:claLoop\[0\].block\|logic4:carry4\"" {  } { { "cla.v" "carry4" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615705419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBit fetch:fetchStage\|cla:addOne\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[0\].oneCLA " "Elaborating entity \"oneBit\" for hierarchy \"fetch:fetchStage\|cla:addOne\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[0\].oneCLA\"" {  } { { "cla.v" "oneCLALoop\[0\].oneCLA" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615705423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem fetch:fetchStage\|imem:myimem " "Elaborating entity \"imem\" for hierarchy \"fetch:fetchStage\|imem:myimem\"" {  } { { "processor.v" "myimem" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615705586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fetch:fetchStage\|imem:myimem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fetch:fetchStage\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/imem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615705667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fetch:fetchStage\|imem:myimem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fetch:fetchStage\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/imem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615705669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetch:fetchStage\|imem:myimem\|altsyncram:altsyncram_component " "Instantiated megafunction \"fetch:fetchStage\|imem:myimem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615705669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615705669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615705669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615705669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615705669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615705669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615705669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615705669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615705669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615705669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615705669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615705669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615705669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615705669 ""}  } { { "imem.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/imem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512615705669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m591.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m591 " "Found entity 1: altsyncram_m591" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615705741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615705741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m591 fetch:fetchStage\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_m591:auto_generated " "Elaborating entity \"altsyncram_m591\" for hierarchy \"fetch:fetchStage\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_m591:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615705745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:decodeInsn " "Elaborating entity \"decode\" for hierarchy \"decode:decodeInsn\"" {  } { { "processor.v" "decodeInsn" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615705822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtender decode:decodeInsn\|signExtender:extend " "Elaborating entity \"signExtender\" for hierarchy \"decode:decodeInsn\|signExtender:extend\"" {  } { { "processor.v" "extend" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615705832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrlSignals " "Elaborating entity \"control\" for hierarchy \"control:ctrlSignals\"" {  } { { "processor.v" "ctrlSignals" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615705835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelineLatch pipelineLatch:latchFD " "Elaborating entity \"pipelineLatch\" for hierarchy \"pipelineLatch:latchFD\"" {  } { { "processor.v" "latchFD" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615705844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalityChecker equalityChecker:dxLoad " "Elaborating entity \"equalityChecker\" for hierarchy \"equalityChecker:dxLoad\"" {  } { { "processor.v" "dxLoad" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615706180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFileLogic regFileLogic:myRegFile " "Elaborating entity \"regFileLogic\" for hierarchy \"regFileLogic:myRegFile\"" {  } { { "processor.v" "myRegFile" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615706188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitmux4to1 regFileLogic:myRegFile\|fiveBitmux4to1:regA " "Elaborating entity \"fiveBitmux4to1\" for hierarchy \"regFileLogic:myRegFile\|fiveBitmux4to1:regA\"" {  } { { "processor.v" "regA" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615706204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regFileLogic:myRegFile\|regfile:registerfile " "Elaborating entity \"regfile\" for hierarchy \"regFileLogic:myRegFile\|regfile:registerfile\"" {  } { { "processor.v" "registerfile" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615706209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderA " "Elaborating entity \"decoder\" for hierarchy \"regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderA\"" {  } { { "regfile.v" "decoderA" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/regfile.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615706218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:bypALUa " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:bypALUa\"" {  } { { "processor.v" "bypALUa" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:executeInsn " "Elaborating entity \"execute\" for hierarchy \"execute:executeInsn\"" {  } { { "processor.v" "executeInsn" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "errorCodeFinder execute:executeInsn\|errorCodeFinder:errFinder " "Elaborating entity \"errorCodeFinder\" for hierarchy \"execute:executeInsn\|errorCodeFinder:errFinder\"" {  } { { "processor.v" "errFinder" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu execute:executeInsn\|alu:myALU " "Elaborating entity \"alu\" for hierarchy \"execute:executeInsn\|alu:myALU\"" {  } { { "processor.v" "myALU" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseAnd execute:executeInsn\|alu:myALU\|bitwiseAnd:andMod " "Elaborating entity \"bitwiseAnd\" for hierarchy \"execute:executeInsn\|alu:myALU\|bitwiseAnd:andMod\"" {  } { { "alu.v" "andMod" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseOr execute:executeInsn\|alu:myALU\|bitwiseOr:orMod " "Elaborating entity \"bitwiseOr\" for hierarchy \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\"" {  } { { "alu.v" "orMod" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftshifter execute:executeInsn\|alu:myALU\|leftshifter:left " "Elaborating entity \"leftshifter\" for hierarchy \"execute:executeInsn\|alu:myALU\|leftshifter:left\"" {  } { { "alu.v" "left" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift16 execute:executeInsn\|alu:myALU\|leftshifter:left\|shift16:sixteen " "Elaborating entity \"shift16\" for hierarchy \"execute:executeInsn\|alu:myALU\|leftshifter:left\|shift16:sixteen\"" {  } { { "leftshifter.v" "sixteen" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift8 execute:executeInsn\|alu:myALU\|leftshifter:left\|shift8:eight " "Elaborating entity \"shift8\" for hierarchy \"execute:executeInsn\|alu:myALU\|leftshifter:left\|shift8:eight\"" {  } { { "leftshifter.v" "eight" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift4 execute:executeInsn\|alu:myALU\|leftshifter:left\|shift4:four " "Elaborating entity \"shift4\" for hierarchy \"execute:executeInsn\|alu:myALU\|leftshifter:left\|shift4:four\"" {  } { { "leftshifter.v" "four" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift2 execute:executeInsn\|alu:myALU\|leftshifter:left\|shift2:two " "Elaborating entity \"shift2\" for hierarchy \"execute:executeInsn\|alu:myALU\|leftshifter:left\|shift2:two\"" {  } { { "leftshifter.v" "two" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1 execute:executeInsn\|alu:myALU\|leftshifter:left\|shift1:one " "Elaborating entity \"shift1\" for hierarchy \"execute:executeInsn\|alu:myALU\|leftshifter:left\|shift1:one\"" {  } { { "leftshifter.v" "one" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightshifter execute:executeInsn\|alu:myALU\|rightshifter:right " "Elaborating entity \"rightshifter\" for hierarchy \"execute:executeInsn\|alu:myALU\|rightshifter:right\"" {  } { { "alu.v" "right" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift16r execute:executeInsn\|alu:myALU\|rightshifter:right\|shift16r:sixteen " "Elaborating entity \"shift16r\" for hierarchy \"execute:executeInsn\|alu:myALU\|rightshifter:right\|shift16r:sixteen\"" {  } { { "rightshifter.v" "sixteen" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift8r execute:executeInsn\|alu:myALU\|rightshifter:right\|shift8r:eight " "Elaborating entity \"shift8r\" for hierarchy \"execute:executeInsn\|alu:myALU\|rightshifter:right\|shift8r:eight\"" {  } { { "rightshifter.v" "eight" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift4r execute:executeInsn\|alu:myALU\|rightshifter:right\|shift4r:four " "Elaborating entity \"shift4r\" for hierarchy \"execute:executeInsn\|alu:myALU\|rightshifter:right\|shift4r:four\"" {  } { { "rightshifter.v" "four" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift2r execute:executeInsn\|alu:myALU\|rightshifter:right\|shift2r:two " "Elaborating entity \"shift2r\" for hierarchy \"execute:executeInsn\|alu:myALU\|rightshifter:right\|shift2r:two\"" {  } { { "rightshifter.v" "two" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1r execute:executeInsn\|alu:myALU\|rightshifter:right\|shift1r:one " "Elaborating entity \"shift1r\" for hierarchy \"execute:executeInsn\|alu:myALU\|rightshifter:right\|shift1r:one\"" {  } { { "rightshifter.v" "one" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nequalityChecker execute:executeInsn\|alu:myALU\|nequalityChecker:neq " "Elaborating entity \"nequalityChecker\" for hierarchy \"execute:executeInsn\|alu:myALU\|nequalityChecker:neq\"" {  } { { "alu.v" "neq" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv execute:executeInsn\|multdiv:myMultDiv " "Elaborating entity \"multdiv\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\"" {  } { { "processor.v" "myMultDiv" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth " "Elaborating entity \"multiplier\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\"" {  } { { "multdiv.v" "booth" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multdiv.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter32 execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|counter32:counter " "Elaborating entity \"counter32\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|counter32:counter\"" {  } { { "multiplier.v" "counter" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalZero execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|equalZero:aZero " "Elaborating entity \"equalZero\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|equalZero:aZero\"" {  } { { "multiplier.v" "aZero" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalOne execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|equalOne:aOne " "Elaborating entity \"equalOne\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|equalOne:aOne\"" {  } { { "multiplier.v" "aOne" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalMaxPositive execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|equalMaxPositive:aHigh " "Elaborating entity \"equalMaxPositive\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|equalMaxPositive:aHigh\"" {  } { { "multiplier.v" "aHigh" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr " "Elaborating entity \"divider\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\"" {  } { { "multdiv.v" "nonRestr" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multdiv.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615708862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter34 execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|counter34:counter " "Elaborating entity \"counter34\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|counter34:counter\"" {  } { { "divider.v" "counter" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615709045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisionOp execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|divisionOp:stage1 " "Elaborating entity \"divisionOp\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|divisionOp:stage1\"" {  } { { "divider.v" "stage1" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615709060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exitOp execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|exitOp:onExit " "Elaborating entity \"exitOp\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|exitOp:onExit\"" {  } { { "divider.v" "onExit" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615709260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negater execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater " "Elaborating entity \"negater\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\"" {  } { { "divider.v" "bNegater" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615709469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchLogic branchLogic:branchHandler " "Elaborating entity \"branchLogic\" for hierarchy \"branchLogic:branchHandler\"" {  } { { "processor.v" "branchHandler" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615710069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servoLogic servoLogic:servoController " "Elaborating entity \"servoLogic\" for hierarchy \"servoLogic:servoController\"" {  } { { "processor.v" "servoController" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615710284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "armController servoLogic:servoController\|armController:servos " "Elaborating entity \"armController\" for hierarchy \"servoLogic:servoController\|armController:servos\"" {  } { { "processor.v" "servos" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615710298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "milCounter servoLogic:servoController\|armController:servos\|milCounter:counter " "Elaborating entity \"milCounter\" for hierarchy \"servoLogic:servoController\|armController:servos\|milCounter:counter\"" {  } { { "armController.v" "counter" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615710301 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ir_receiver.v 1 1 " "Using design file ir_receiver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IR_Receiver " "Found entity 1: IR_Receiver" {  } { { "ir_receiver.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ir_receiver.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615710331 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512615710331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_Receiver IR_Receiver:IR " "Elaborating entity \"IR_Receiver\" for hierarchy \"IR_Receiver:IR\"" {  } { { "processor.v" "IR" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615710334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:mydmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:mydmem\"" {  } { { "processor.v" "mydmem" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615710670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:mydmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/dmem.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615710685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:mydmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/dmem.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615710686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:mydmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:mydmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615710687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615710687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615710687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615710687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615710687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615710687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615710687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615710687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615710687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615710687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615710687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615710687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615710687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615710687 ""}  } { { "dmem.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/dmem.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512615710687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p6g1 " "Found entity 1: altsyncram_p6g1" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_p6g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615710757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615710757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p6g1 dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated " "Elaborating entity \"altsyncram_p6g1\" for hierarchy \"dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615710760 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "execute:executeInsn\|multdiv:myMultDiv\|data_resultRDY " "Found clock multiplexer execute:executeInsn\|multdiv:myMultDiv\|data_resultRDY" {  } { { "multdiv.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multdiv.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1512615712550 "|processor|execute:executeInsn|multdiv:myMultDiv|data_resultRDY"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1512615712550 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"branchLogic:branchHandler\|branchTaken\[1\]\" " "Converted tri-state node \"branchLogic:branchHandler\|branchTaken\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 831 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"branchLogic:branchHandler\|branchTaken\[0\]\" " "Converted tri-state node \"branchLogic:branchHandler\|branchTaken\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 831 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[31\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[31\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[30\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[30\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[29\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[29\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[28\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[28\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[27\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[27\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[26\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[26\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[25\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[25\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[24\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[24\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[23\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[23\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[22\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[22\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[21\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[21\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[20\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[20\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[19\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[19\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[18\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[18\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[17\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[17\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[16\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[16\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[15\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[15\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[14\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[14\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[13\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[13\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[12\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[12\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[11\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[11\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[10\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[10\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[9\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[9\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[8\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[8\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[7\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[7\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[6\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[6\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[5\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[5\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[4\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[4\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[3\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[3\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[2\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[2\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[1\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[1\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[0\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[0\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[31\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[30\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[29\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[28\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[27\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[26\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[25\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[24\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[23\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[22\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[21\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[20\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[19\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[18\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[17\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[16\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[15\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[14\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[13\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[12\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[11\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[10\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[9\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[8\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[7\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[6\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[5\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[4\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[3\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[2\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[1\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[0\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[31\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[31\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[30\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[30\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[29\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[29\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[28\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[28\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[27\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[27\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[26\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[26\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[25\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[25\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[24\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[24\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[23\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[23\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[22\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[22\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[21\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[21\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[20\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[20\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[19\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[19\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[18\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[18\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[17\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[17\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[16\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[16\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[15\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[15\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[14\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[14\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[13\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[13\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[12\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[12\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[11\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[11\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[10\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[10\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[9\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[9\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[8\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[8\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[7\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[7\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[6\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[6\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[5\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[5\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[4\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[4\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[3\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[3\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[2\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[2\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[1\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[1\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[0\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[0\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[31\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[31\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[30\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[30\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[29\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[29\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[28\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[28\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[27\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[27\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[26\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[26\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[25\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[25\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[24\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[24\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[23\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[23\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[22\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[22\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[21\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[21\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[20\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[20\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[19\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[19\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[18\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[18\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[17\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[17\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[16\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[16\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[15\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[15\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[14\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[14\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[13\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[13\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[12\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[12\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[11\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[11\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[10\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[10\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[9\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[9\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[8\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[8\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[7\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[7\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[6\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[6\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[5\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[5\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[4\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[4\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[3\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[3\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[2\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[2\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[1\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[1\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[0\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[0\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|fiveBitmux4to1:regA\|out\[4\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|fiveBitmux4to1:regA\|out\[4\]\" into a selector" {  } { { "decoder.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/decoder.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|fiveBitmux4to1:regA\|out\[3\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|fiveBitmux4to1:regA\|out\[3\]\" into a selector" {  } { { "decoder.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/decoder.v" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|fiveBitmux4to1:regA\|out\[2\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|fiveBitmux4to1:regA\|out\[2\]\" into a selector" {  } { { "decoder.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/decoder.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|fiveBitmux4to1:regA\|out\[1\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|fiveBitmux4to1:regA\|out\[1\]\" into a selector" {  } { { "decoder.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/decoder.v" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|fiveBitmux4to1:regA\|out\[0\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|fiveBitmux4to1:regA\|out\[0\]\" into a selector" {  } { { "decoder.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/decoder.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"control:ctrlSignals\|servo\[1\]\" " "Converted tri-state node \"control:ctrlSignals\|servo\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 498 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"control:ctrlSignals\|servo\[0\]\" " "Converted tri-state node \"control:ctrlSignals\|servo\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 498 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[31\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[31\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[30\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[30\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[29\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[29\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[28\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[28\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[27\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[27\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[26\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[26\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[25\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[25\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[24\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[24\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[23\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[23\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[22\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[22\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[21\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[21\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[20\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[20\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[19\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[19\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[18\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[18\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[17\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[17\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[16\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[16\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[15\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[15\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[14\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[14\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[13\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[13\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[12\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[12\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[11\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[11\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[10\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[10\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[9\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[9\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[8\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[8\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[7\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[7\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[6\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[6\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[5\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[5\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[4\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[4\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[3\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[3\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[2\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[2\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[1\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[1\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[0\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[0\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[11\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[11\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[10\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[10\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[9\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[9\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[8\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[8\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[7\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[7\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[6\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[6\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[5\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[5\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[4\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[4\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[3\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[3\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[2\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[2\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[1\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[1\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512615713015 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1512615713015 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "servoLogic:servoController\|armController:servos\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"servoLogic:servoController\|armController:servos\|Mult0\"" {  } { { "armController.v" "Mult0" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512615717068 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "servoLogic:servoController\|armController:servos\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"servoLogic:servoController\|armController:servos\|Div0\"" {  } { { "armController.v" "Div0" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512615717068 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "servoLogic:servoController\|armController:servos\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"servoLogic:servoController\|armController:servos\|Mult1\"" {  } { { "armController.v" "Mult1" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512615717068 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "servoLogic:servoController\|armController:servos\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"servoLogic:servoController\|armController:servos\|Mult2\"" {  } { { "armController.v" "Mult2" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512615717068 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "servoLogic:servoController\|armController:servos\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"servoLogic:servoController\|armController:servos\|Div1\"" {  } { { "armController.v" "Div1" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512615717068 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "servoLogic:servoController\|armController:servos\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"servoLogic:servoController\|armController:servos\|Mult3\"" {  } { { "armController.v" "Mult3" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512615717068 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "servoLogic:servoController\|armController:servos\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"servoLogic:servoController\|armController:servos\|Mult4\"" {  } { { "armController.v" "Mult4" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512615717068 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "servoLogic:servoController\|armController:servos\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"servoLogic:servoController\|armController:servos\|Div2\"" {  } { { "armController.v" "Div2" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512615717068 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "servoLogic:servoController\|armController:servos\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"servoLogic:servoController\|armController:servos\|Mult5\"" {  } { { "armController.v" "Mult5" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512615717068 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1512615717068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "servoLogic:servoController\|armController:servos\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\"" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615717164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "servoLogic:servoController\|armController:servos\|lpm_mult:Mult0 " "Instantiated megafunction \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717164 ""}  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512615717164 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\|multcore:mult_core servoLogic:servoController\|armController:servos\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615717266 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder servoLogic:servoController\|armController:servos\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615717321 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] servoLogic:servoController\|armController:servos\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615717402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615717468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615717468 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\|altshift:external_latency_ffs servoLogic:servoController\|armController:servos\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615717514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "servoLogic:servoController\|armController:servos\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_divide:Div0\"" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615717577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "servoLogic:servoController\|armController:servos\|lpm_divide:Div0 " "Instantiated megafunction \"servoLogic:servoController\|armController:servos\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717577 ""}  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512615717577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9jm " "Found entity 1: lpm_divide_9jm" {  } { { "db/lpm_divide_9jm.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/lpm_divide_9jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615717642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615717642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1mh " "Found entity 1: sign_div_unsign_1mh" {  } { { "db/sign_div_unsign_1mh.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/sign_div_unsign_1mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615717678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615717678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m7f " "Found entity 1: alt_u_div_m7f" {  } { { "db/alt_u_div_m7f.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/alt_u_div_m7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615717730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615717730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615717809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615717809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615717884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615717884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "servoLogic:servoController\|armController:servos\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult1\"" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615717912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "servoLogic:servoController\|armController:servos\|lpm_mult:Mult1 " "Instantiated megafunction \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512615717912 ""}  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512615717912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_eft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_eft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_eft " "Found entity 1: mult_eft" {  } { { "db/mult_eft.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/mult_eft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512615717978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615717978 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1512615719191 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "9 " "Ignored 9 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "9 " "Ignored 9 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1512615719257 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1512615719257 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[3\] execute:executeInsn\|mux4to1:execOut\|out\[3\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[3\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[3\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[4\] execute:executeInsn\|mux4to1:execOut\|out\[4\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[4\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[4\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[5\] execute:executeInsn\|mux4to1:execOut\|out\[5\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[5\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[5\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[6\] execute:executeInsn\|mux4to1:execOut\|out\[6\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[6\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[6\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[7\] execute:executeInsn\|mux4to1:execOut\|out\[7\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[7\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[7\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[8\] execute:executeInsn\|mux4to1:execOut\|out\[8\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[8\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[8\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[9\] execute:executeInsn\|mux4to1:execOut\|out\[9\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[9\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[9\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[10\] execute:executeInsn\|mux4to1:execOut\|out\[10\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[10\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[10\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[11\] execute:executeInsn\|mux4to1:execOut\|out\[11\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[11\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[11\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[12\] execute:executeInsn\|mux4to1:execOut\|out\[12\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[12\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[12\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[13\] execute:executeInsn\|mux4to1:execOut\|out\[13\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[13\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[13\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[14\] execute:executeInsn\|mux4to1:execOut\|out\[14\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[14\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[14\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[15\] execute:executeInsn\|mux4to1:execOut\|out\[15\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[15\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[15\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[16\] execute:executeInsn\|mux4to1:execOut\|out\[16\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[16\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[16\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[17\] execute:executeInsn\|mux4to1:execOut\|out\[17\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[17\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[17\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[18\] execute:executeInsn\|mux4to1:execOut\|out\[18\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[18\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[18\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[19\] execute:executeInsn\|mux4to1:execOut\|out\[19\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[19\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[19\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[20\] execute:executeInsn\|mux4to1:execOut\|out\[20\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[20\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[20\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[21\] execute:executeInsn\|mux4to1:execOut\|out\[21\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[21\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[21\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[22\] execute:executeInsn\|mux4to1:execOut\|out\[22\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[22\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[22\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[23\] execute:executeInsn\|mux4to1:execOut\|out\[23\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[23\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[23\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[24\] execute:executeInsn\|mux4to1:execOut\|out\[24\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[24\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[24\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[25\] execute:executeInsn\|mux4to1:execOut\|out\[25\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[25\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[25\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[26\] execute:executeInsn\|mux4to1:execOut\|out\[26\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[26\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[26\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[27\] execute:executeInsn\|mux4to1:execOut\|out\[27\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[27\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[27\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[28\] execute:executeInsn\|mux4to1:execOut\|out\[28\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[28\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[28\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[29\] execute:executeInsn\|mux4to1:execOut\|out\[29\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[29\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[29\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[30\] execute:executeInsn\|mux4to1:execOut\|out\[30\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[30\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[31\] execute:executeInsn\|mux4to1:execOut\|out\[31\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[31\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[31\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512615719312 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1512615719312 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fetch:fetchStage\|imemRead\[0\] fetch:fetchStage\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_m591:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"fetch:fetchStage\|imemRead\[0\]\" to the node \"fetch:fetchStage\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_m591:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 426 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[1\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[1\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[0\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[0\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[0\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or0 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[0\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[0\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[0\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[1\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or1 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[1\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or1\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[1\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[1\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[2\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or2 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[2\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or2\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[2\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[2\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[3\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or3 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[3\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or3\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[3\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[3\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[4\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or4 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[4\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or4\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[4\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[4\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[5\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or5 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[5\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or5\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[5\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[5\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[6\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or6 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[6\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or6\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[6\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[6\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[7\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or7 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[7\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or7\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[7\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[7\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[8\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or8 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[8\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or8\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[8\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[8\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[9\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or9 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[9\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or9\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[9\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[9\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[10\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or10 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[10\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or10\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[10\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[10\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[11\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or11 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[11\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or11\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[11\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[11\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[12\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or12 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[12\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or12\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[12\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[12\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[13\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or13 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[13\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or13\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[13\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[13\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[14\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or14 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[14\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or14\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[14\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[14\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[15\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or15 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[15\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or15\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[15\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[15\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[16\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or16 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[16\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or16\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[16\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[16\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[17\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or17 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[17\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or17\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[17\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[17\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[18\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or18 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[18\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or18\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[18\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[18\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[19\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or19 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[19\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or19\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[19\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[19\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[20\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or20 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[20\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or20\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[20\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[20\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[21\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or21 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[21\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or21\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[21\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[21\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[22\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or22 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[22\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or22\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[22\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[22\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[23\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or23 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[23\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or23\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[23\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[23\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[24\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or24 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[24\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or24\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[24\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[24\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[25\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or25 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[25\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or25\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[25\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[25\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[26\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or26 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[26\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or26\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[26\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[26\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[27\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or27 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[27\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or27\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[27\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[27\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[28\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or28 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[28\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or28\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[28\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[28\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[29\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or29 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[29\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or29\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[29\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[29\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[30\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or30 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[30\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or30\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[30\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[30\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[31\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or31 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[31\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or31\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[31\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|diffMSB " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[31\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|diffMSB\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[2\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[2\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[3\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[3\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[4\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[4\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[5\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[5\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[6\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[6\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[7\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[7\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[8\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[8\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[9\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[9\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[10\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[10\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[11\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[11\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[1\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[1\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[1\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[1\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[0\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[0\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[0\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[0\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[0\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[0\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[0\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[0\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[0\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[0\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[1\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[1\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[1\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[1\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[1\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[1\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[2\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[2\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[2\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[2\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[2\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[2\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[3\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[3\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[3\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[3\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[3\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[3\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[4\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[4\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[4\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[4\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[4\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[4\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[5\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[5\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[5\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[5\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[5\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[5\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[6\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[6\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[6\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[6\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[6\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[6\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[7\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[7\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[7\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[7\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[7\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[7\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[8\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[8\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[8\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[8\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[8\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[8\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[9\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[9\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[9\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[9\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[9\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[9\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[10\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[10\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[10\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[10\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[10\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[10\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[11\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[11\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[11\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[11\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[11\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[11\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[12\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[12\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[12\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[12\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[12\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[12\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[13\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[13\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[13\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[13\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[13\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[13\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[14\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[14\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[14\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[14\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[14\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[14\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[15\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[15\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[15\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[15\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[15\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[15\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[16\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[16\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[16\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[16\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[16\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[16\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[17\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[17\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[17\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[17\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[17\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[17\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[18\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[18\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[18\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[18\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[18\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[18\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[19\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[19\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[19\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[19\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[19\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[19\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[20\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[20\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[20\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[20\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[20\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[20\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[21\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[21\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[21\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[21\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[21\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[21\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[22\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[22\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[22\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[22\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[22\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[22\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[23\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[23\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[23\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[23\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[23\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[23\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[24\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[24\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[24\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[24\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[24\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[24\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[25\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[25\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[25\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[25\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[25\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[25\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[26\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[26\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[26\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[26\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[26\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[26\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[27\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[27\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[27\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[27\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[27\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[27\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[28\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[28\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[28\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[28\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[28\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[28\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[29\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[29\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[29\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[29\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[29\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[29\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[30\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[30\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[30\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[30\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[30\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[30\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[31\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|diffMSB " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[31\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|diffMSB\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[31\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[31\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[31\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[31\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[2\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[2\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[2\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[2\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[3\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[3\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[3\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[3\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[4\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[4\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[4\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[4\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[5\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[5\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[5\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[5\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[6\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[6\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[6\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[6\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[7\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[7\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[7\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[7\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[8\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[8\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[8\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[8\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[9\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[9\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[9\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[9\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[10\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[10\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[10\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[10\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[11\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[11\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[11\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[11\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regFileLogic:myRegFile\|readRegB\[1\] pipelineLatch:latchDX\|register:valBReg\|ecedffe:ffLoop\[30\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regFileLogic:myRegFile\|readRegB\[1\]\" to the node \"pipelineLatch:latchDX\|register:valBReg\|ecedffe:ffLoop\[30\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 663 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regFileLogic:myRegFile\|readRegB\[0\] pipelineLatch:latchDX\|register:valBReg\|ecedffe:ffLoop\[30\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regFileLogic:myRegFile\|readRegB\[0\]\" to the node \"pipelineLatch:latchDX\|register:valBReg\|ecedffe:ffLoop\[30\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 663 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regFileLogic:myRegFile\|readRegB\[4\] pipelineLatch:latchDX\|register:valBReg\|ecedffe:ffLoop\[30\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regFileLogic:myRegFile\|readRegB\[4\]\" to the node \"pipelineLatch:latchDX\|register:valBReg\|ecedffe:ffLoop\[30\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 663 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regFileLogic:myRegFile\|readRegB\[3\] pipelineLatch:latchDX\|register:valBReg\|ecedffe:ffLoop\[30\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regFileLogic:myRegFile\|readRegB\[3\]\" to the node \"pipelineLatch:latchDX\|register:valBReg\|ecedffe:ffLoop\[30\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 663 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regFileLogic:myRegFile\|readRegB\[2\] pipelineLatch:latchDX\|register:valBReg\|ecedffe:ffLoop\[30\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regFileLogic:myRegFile\|readRegB\[2\]\" to the node \"pipelineLatch:latchDX\|register:valBReg\|ecedffe:ffLoop\[30\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 663 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[0\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[0\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[0\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[0\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[1\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[1\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[1\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[1\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[2\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[2\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[2\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[2\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[3\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[3\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[3\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[3\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[4\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[4\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[4\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[4\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[5\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[5\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[5\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[5\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[6\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[6\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[6\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[6\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[7\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[7\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[7\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[7\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[8\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[8\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[8\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[8\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[9\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[9\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[9\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[9\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[10\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[10\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[10\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[10\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[11\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[11\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[11\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[11\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[12\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[12\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[12\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[12\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[12\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[12\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[12\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[12\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[13\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[13\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[13\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[13\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[13\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[13\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[13\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[13\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[14\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[14\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[14\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[14\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[14\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[14\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[14\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[14\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[15\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[15\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[15\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[15\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[15\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[15\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[15\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[15\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[16\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[16\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[16\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[16\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[16\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[16\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[16\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[16\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[17\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[17\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[17\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[17\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[17\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[17\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[17\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[17\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[18\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[18\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[18\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[18\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[18\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[18\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[18\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[18\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[19\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[19\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[19\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[19\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[19\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[19\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[19\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[19\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[20\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[20\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[20\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[20\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[20\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[20\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[20\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[20\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[21\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[21\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[21\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[21\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[21\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[21\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[21\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[21\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[22\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[22\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[22\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[22\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[22\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[22\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[22\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[22\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[23\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[23\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[23\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[23\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[23\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[23\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[23\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[23\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[24\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[24\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[24\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[24\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[24\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[24\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[24\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[24\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[25\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[25\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[25\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[25\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[25\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[25\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[25\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[25\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[26\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[26\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[26\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[26\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[26\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[26\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[26\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[26\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[27\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[27\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[27\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[27\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[27\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[27\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[27\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[27\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[28\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[28\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[28\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[28\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[28\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[28\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[28\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[28\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[29\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[29\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[29\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[29\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[29\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[29\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[29\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[29\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[30\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[30\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[30\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[30\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[30\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[30\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[30\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[30\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[31\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[31\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[31\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[31\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[31\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[31\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[31\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[31\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "writeRegW\[4\] regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderW\|and1 " "Converted the fan-out from the tri-state buffer \"writeRegW\[4\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderW\|and1\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 176 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "writeRegW\[3\] regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderW\|and1 " "Converted the fan-out from the tri-state buffer \"writeRegW\[3\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderW\|and1\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 176 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "writeRegW\[2\] regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderW\|and1 " "Converted the fan-out from the tri-state buffer \"writeRegW\[2\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderW\|and1\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 176 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "writeRegW\[1\] regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderW\|and1 " "Converted the fan-out from the tri-state buffer \"writeRegW\[1\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderW\|and1\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 176 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "writeRegW\[0\] regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderW\|and1 " "Converted the fan-out from the tri-state buffer \"writeRegW\[0\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderW\|and1\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 176 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regFileLogic:myRegFile\|fiveBitmux4to1:regB\|out\[1\] regFileLogic:myRegFile\|readRegB\[1\] " "Converted the fan-out from the tri-state buffer \"regFileLogic:myRegFile\|fiveBitmux4to1:regB\|out\[1\]\" to the node \"regFileLogic:myRegFile\|readRegB\[1\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regFileLogic:myRegFile\|fiveBitmux4to1:regB\|out\[0\] regFileLogic:myRegFile\|readRegB\[0\] " "Converted the fan-out from the tri-state buffer \"regFileLogic:myRegFile\|fiveBitmux4to1:regB\|out\[0\]\" to the node \"regFileLogic:myRegFile\|readRegB\[0\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regFileLogic:myRegFile\|fiveBitmux4to1:regB\|out\[4\] regFileLogic:myRegFile\|readRegB\[4\] " "Converted the fan-out from the tri-state buffer \"regFileLogic:myRegFile\|fiveBitmux4to1:regB\|out\[4\]\" to the node \"regFileLogic:myRegFile\|readRegB\[4\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regFileLogic:myRegFile\|fiveBitmux4to1:regB\|out\[3\] regFileLogic:myRegFile\|readRegB\[3\] " "Converted the fan-out from the tri-state buffer \"regFileLogic:myRegFile\|fiveBitmux4to1:regB\|out\[3\]\" to the node \"regFileLogic:myRegFile\|readRegB\[3\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regFileLogic:myRegFile\|fiveBitmux4to1:regB\|out\[2\] regFileLogic:myRegFile\|readRegB\[2\] " "Converted the fan-out from the tri-state buffer \"regFileLogic:myRegFile\|fiveBitmux4to1:regB\|out\[2\]\" to the node \"regFileLogic:myRegFile\|readRegB\[2\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[0\] execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|data_result\[0\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[0\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|data_result\[0\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[31\] execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|data_result\[31\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[31\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|data_result\[31\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[0\] execute:executeInsn\|mux4to1:execOut\|out\[0\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[0\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[1\] execute:executeInsn\|mathResult\[1\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[1\]\" to the node \"execute:executeInsn\|mathResult\[1\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[1\] execute:executeInsn\|mux4to1:execOut\|out\[1\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[1\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[2\] execute:executeInsn\|mathResult\[2\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[2\]\" to the node \"execute:executeInsn\|mathResult\[2\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[2\] execute:executeInsn\|mux4to1:execOut\|out\[2\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[2\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[3\] execute:executeInsn\|mathResult\[3\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[3\]\" to the node \"execute:executeInsn\|mathResult\[3\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[4\] execute:executeInsn\|mathResult\[4\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[4\]\" to the node \"execute:executeInsn\|mathResult\[4\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[5\] execute:executeInsn\|mathResult\[5\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[5\]\" to the node \"execute:executeInsn\|mathResult\[5\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[6\] execute:executeInsn\|mathResult\[6\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[6\]\" to the node \"execute:executeInsn\|mathResult\[6\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[7\] execute:executeInsn\|mathResult\[7\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[7\]\" to the node \"execute:executeInsn\|mathResult\[7\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[8\] execute:executeInsn\|mathResult\[8\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[8\]\" to the node \"execute:executeInsn\|mathResult\[8\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[9\] execute:executeInsn\|mathResult\[9\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[9\]\" to the node \"execute:executeInsn\|mathResult\[9\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[10\] execute:executeInsn\|mathResult\[10\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[10\]\" to the node \"execute:executeInsn\|mathResult\[10\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[11\] execute:executeInsn\|mathResult\[11\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[11\]\" to the node \"execute:executeInsn\|mathResult\[11\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[12\] execute:executeInsn\|mathResult\[12\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[12\]\" to the node \"execute:executeInsn\|mathResult\[12\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[12\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[12\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[12\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[12\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[13\] execute:executeInsn\|mathResult\[13\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[13\]\" to the node \"execute:executeInsn\|mathResult\[13\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[13\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[13\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[13\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[13\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[14\] execute:executeInsn\|mathResult\[14\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[14\]\" to the node \"execute:executeInsn\|mathResult\[14\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[14\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[14\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[14\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[14\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[15\] execute:executeInsn\|mathResult\[15\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[15\]\" to the node \"execute:executeInsn\|mathResult\[15\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[15\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[15\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[15\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[15\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[16\] execute:executeInsn\|mathResult\[16\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[16\]\" to the node \"execute:executeInsn\|mathResult\[16\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[16\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[16\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[16\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[16\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[17\] execute:executeInsn\|mathResult\[17\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[17\]\" to the node \"execute:executeInsn\|mathResult\[17\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[17\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[17\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[17\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[17\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[18\] execute:executeInsn\|mathResult\[18\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[18\]\" to the node \"execute:executeInsn\|mathResult\[18\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[18\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[18\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[18\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[18\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[19\] execute:executeInsn\|mathResult\[19\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[19\]\" to the node \"execute:executeInsn\|mathResult\[19\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[19\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[19\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[19\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[19\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[20\] execute:executeInsn\|mathResult\[20\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[20\]\" to the node \"execute:executeInsn\|mathResult\[20\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[20\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[20\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[20\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[20\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[21\] execute:executeInsn\|mathResult\[21\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[21\]\" to the node \"execute:executeInsn\|mathResult\[21\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[21\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[21\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[21\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[21\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[22\] execute:executeInsn\|mathResult\[22\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[22\]\" to the node \"execute:executeInsn\|mathResult\[22\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[22\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[22\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[22\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[22\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[23\] execute:executeInsn\|mathResult\[23\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[23\]\" to the node \"execute:executeInsn\|mathResult\[23\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[23\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[23\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[23\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[23\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[24\] execute:executeInsn\|mathResult\[24\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[24\]\" to the node \"execute:executeInsn\|mathResult\[24\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[24\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[24\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[24\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[24\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[25\] execute:executeInsn\|mathResult\[25\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[25\]\" to the node \"execute:executeInsn\|mathResult\[25\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[25\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[25\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[25\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[25\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[26\] execute:executeInsn\|mathResult\[26\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[26\]\" to the node \"execute:executeInsn\|mathResult\[26\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[26\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[26\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[26\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[26\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[27\] execute:executeInsn\|mathResult\[27\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[27\]\" to the node \"execute:executeInsn\|mathResult\[27\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[27\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[27\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[27\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[27\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[28\] execute:executeInsn\|mathResult\[28\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[28\]\" to the node \"execute:executeInsn\|mathResult\[28\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[28\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[28\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[28\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[28\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[29\] execute:executeInsn\|mathResult\[29\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[29\]\" to the node \"execute:executeInsn\|mathResult\[29\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[29\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[29\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[29\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[29\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[30\] execute:executeInsn\|mathResult\[30\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[30\]\" to the node \"execute:executeInsn\|mathResult\[30\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[30\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[30\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[30\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[30\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[31\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[31\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[31\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[31\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fiveBitmux4to1:servoMux\|out\[4\] writeRegW\[4\] " "Converted the fan-out from the tri-state buffer \"fiveBitmux4to1:servoMux\|out\[4\]\" to the node \"writeRegW\[4\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fiveBitmux4to1:regW\|out\[4\] writeRegW\[4\] " "Converted the fan-out from the tri-state buffer \"fiveBitmux4to1:regW\|out\[4\]\" to the node \"writeRegW\[4\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fiveBitmux4to1:servoMux\|out\[3\] writeRegW\[3\] " "Converted the fan-out from the tri-state buffer \"fiveBitmux4to1:servoMux\|out\[3\]\" to the node \"writeRegW\[3\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fiveBitmux4to1:regW\|out\[3\] writeRegW\[3\] " "Converted the fan-out from the tri-state buffer \"fiveBitmux4to1:regW\|out\[3\]\" to the node \"writeRegW\[3\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fiveBitmux4to1:servoMux\|out\[2\] writeRegW\[2\] " "Converted the fan-out from the tri-state buffer \"fiveBitmux4to1:servoMux\|out\[2\]\" to the node \"writeRegW\[2\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fiveBitmux4to1:regW\|out\[2\] writeRegW\[2\] " "Converted the fan-out from the tri-state buffer \"fiveBitmux4to1:regW\|out\[2\]\" to the node \"writeRegW\[2\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fiveBitmux4to1:servoMux\|out\[1\] writeRegW\[1\] " "Converted the fan-out from the tri-state buffer \"fiveBitmux4to1:servoMux\|out\[1\]\" to the node \"writeRegW\[1\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fiveBitmux4to1:regW\|out\[1\] writeRegW\[1\] " "Converted the fan-out from the tri-state buffer \"fiveBitmux4to1:regW\|out\[1\]\" to the node \"writeRegW\[1\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fiveBitmux4to1:servoMux\|out\[0\] writeRegW\[0\] " "Converted the fan-out from the tri-state buffer \"fiveBitmux4to1:servoMux\|out\[0\]\" to the node \"writeRegW\[0\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fiveBitmux4to1:regW\|out\[0\] writeRegW\[0\] " "Converted the fan-out from the tri-state buffer \"fiveBitmux4to1:regW\|out\[0\]\" to the node \"writeRegW\[0\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512615719313 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1512615719313 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512615724081 "|processor|led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512615724081 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512615724371 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512615730954 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/output_files/final-project.map.smsg " "Generated suppressed messages file C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/output_files/final-project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615731203 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512615731949 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512615731949 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6419 " "Implemented 6419 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512615732466 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512615732466 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6338 " "Implemented 6338 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512615732466 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1512615732466 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1512615732466 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512615732466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 505 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 505 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "756 " "Peak virtual memory: 756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512615732554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 22:02:12 2017 " "Processing ended: Wed Dec 06 22:02:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512615732554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512615732554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512615732554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512615732554 ""}
