[thd=1] : (gaussian.1.sm_52.ptx:28 - ld.param.u64 %rd1, [_Z4Fan1PfS_ii_param_0];)
Output Registers:
      %rd1   .b64 0xc0000000
Register File Contents:
      %rd1   .b64 0xc0000000
[thd=1] : (gaussian.1.sm_52.ptx:29 - ld.param.u64 %rd2, [_Z4Fan1PfS_ii_param_1];)
Output Registers:
      %rd2   .b64 0xc0000400
Register File Contents:
      %rd2   .b64 0xc0000400
      %rd1   .b64 0xc0000000
[thd=1] : (gaussian.1.sm_52.ptx:30 - ld.param.u32 %r2, [_Z4Fan1PfS_ii_param_2];)
Output Registers:
       %r2   .b32 0x00000010
Register File Contents:
       %r2   .b32 0x00000010
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0000400
[thd=1] : (gaussian.1.sm_52.ptx:31 - ld.param.u32 %r3, [_Z4Fan1PfS_ii_param_3];)
Output Registers:
       %r3   .b32 0x00000000
Register File Contents:
       %r3   .b32 0x00000000
       %r2   .b32 0x00000010
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0000400
[thd=1] : (gaussian.1.sm_52.ptx:32 - mov.u32 %r4, %ntid.x;)
Output Registers:
       %r4   .b32 0x00000200
Register File Contents:
       %r4   .b32 0x00000200
       %r3   .b32 0x00000000
       %r2   .b32 0x00000010
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0000400
[thd=1] : (gaussian.1.sm_52.ptx:33 - mov.u32 %r5, %ctaid.x;)
Output Registers:
       %r5   .b32 0x00000000
Register File Contents:
       %r5   .b32 0x00000000
       %r4   .b32 0x00000200
       %r3   .b32 0x00000000
       %r2   .b32 0x00000010
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0000400
[thd=1] : (gaussian.1.sm_52.ptx:34 - mov.u32 %r6, %tid.x;)
Output Registers:
       %r6   .b32 0x00000000
Register File Contents:
       %r6   .b32 0x00000000
      %rd2   .b64 0xc0000400
      %rd1   .b64 0xc0000000
       %r2   .b32 0x00000010
       %r3   .b32 0x00000000
       %r4   .b32 0x00000200
       %r5   .b32 0x00000000
[thd=1] : (gaussian.1.sm_52.ptx:35 - mad.lo.s32 %r1, %r5, %r4, %r6;)
Output Registers:
       %r1   .b32 0x00000000
Input Registers:
       %r6   .b32 0x00000000
       %r5   .b32 0x00000000
       %r4   .b32 0x00000200
Register File Contents:
       %r1   .b32 0x00000000
       %r6   .b32 0x00000000
      %rd2   .b64 0xc0000400
      %rd1   .b64 0xc0000000
       %r2   .b32 0x00000010
       %r3   .b32 0x00000000
       %r4   .b32 0x00000200
       %r5   .b32 0x00000000
[thd=1] : (gaussian.1.sm_52.ptx:36 - not.b32 %r7, %r3;)
Output Registers:
       %r7   .b32 0xffffffff
Input Registers:
       %r3   .b32 0x00000000
Register File Contents:
       %r7   .b32 0xffffffff
       %r1   .b32 0x00000000
       %r6   .b32 0x00000000
      %rd2   .b64 0xc0000400
      %rd1   .b64 0xc0000000
       %r2   .b32 0x00000010
       %r3   .b32 0x00000000
       %r4   .b32 0x00000200
       %r5   .b32 0x00000000
[thd=1] : (gaussian.1.sm_52.ptx:37 - add.s32 %r8, %r7, %r2;)
Output Registers:
       %r8   .b32 0x0000000f
Input Registers:
       %r2   .b32 0x00000010
       %r7   .b32 0xffffffff
Register File Contents:
       %r8   .b32 0x0000000f
       %r7   .b32 0xffffffff
       %r1   .b32 0x00000000
       %r6   .b32 0x00000000
      %rd2   .b64 0xc0000400
      %rd1   .b64 0xc0000000
       %r2   .b32 0x00000010
       %r3   .b32 0x00000000
       %r4   .b32 0x00000200
       %r5   .b32 0x00000000
[thd=1] : (gaussian.1.sm_52.ptx:38 - setp.ge.u32 %p1, %r1, %r8;)
Output Registers:
       %p1   .pred 1
Input Registers:
       %r8   .b32 0x0000000f
       %r1   .b32 0x00000000
Register File Contents:
       %p1   .pred 1
       %r8   .b32 0x0000000f
       %r7   .b32 0xffffffff
       %r1   .b32 0x00000000
       %r6   .b32 0x00000000
      %rd2   .b64 0xc0000400
      %rd1   .b64 0xc0000000
       %r2   .b32 0x00000010
       %r3   .b32 0x00000000
       %r4   .b32 0x00000200
       %r5   .b32 0x00000000
[thd=1] : (gaussian.1.sm_52.ptx:39 - @%p1 bra $L__BB0_2;)
Input Registers:
       %p1   .pred 1
Register File Contents:
       %p1   .pred 1
       %r8   .b32 0x0000000f
       %r7   .b32 0xffffffff
       %r1   .b32 0x00000000
       %r6   .b32 0x00000000
      %rd2   .b64 0xc0000400
      %rd1   .b64 0xc0000000
       %r2   .b32 0x00000010
       %r3   .b32 0x00000000
       %r4   .b32 0x00000200
       %r5   .b32 0x00000000
[thd=1] : (gaussian.1.sm_52.ptx:41 - cvta.to.global.u64 %rd3, %rd2;)
Output Registers:
      %rd3   .b64 0xc0000400
Input Registers:
      %rd2   .b64 0xc0000400
Register File Contents:
      %rd3   .b64 0xc0000400
       %p1   .pred 1
       %r8   .b32 0x0000000f
       %r7   .b32 0xffffffff
       %r1   .b32 0x00000000
       %r6   .b32 0x00000000
      %rd2   .b64 0xc0000400
      %rd1   .b64 0xc0000000
       %r2   .b32 0x00000010
       %r3   .b32 0x00000000
       %r4   .b32 0x00000200
       %r5   .b32 0x00000000
[thd=1] : (gaussian.1.sm_52.ptx:42 - cvta.to.global.u64 %rd4, %rd1;)
Output Registers:
      %rd4   .b64 0xc0000000
Input Registers:
      %rd1   .b64 0xc0000000
Register File Contents:
      %rd4   .b64 0xc0000000
      %rd3   .b64 0xc0000400
       %p1   .pred 1
       %r8   .b32 0x0000000f
       %r7   .b32 0xffffffff
       %r1   .b32 0x00000000
       %r6   .b32 0x00000000
      %rd2   .b64 0xc0000400
      %rd1   .b64 0xc0000000
       %r2   .b32 0x00000010
       %r3   .b32 0x00000000
       %r4   .b32 0x00000200
       %r5   .b32 0x00000000
[thd=1] : (gaussian.1.sm_52.ptx:43 - add.s32 %r9, %r1, %r3;)
Output Registers:
       %r9   .b32 0x00000000
Input Registers:
       %r3   .b32 0x00000000
       %r1   .b32 0x00000000
Register File Contents:
       %r9   .b32 0x00000000
      %rd4   .b64 0xc0000000
      %rd3   .b64 0xc0000400
       %p1   .pred 1
       %r8   .b32 0x0000000f
       %r7   .b32 0xffffffff
       %r1   .b32 0x00000000
       %r6   .b32 0x00000000
      %rd2   .b64 0xc0000400
      %rd1   .b64 0xc0000000
       %r2   .b32 0x00000010
       %r3   .b32 0x00000000
       %r4   .b32 0x00000200
       %r5   .b32 0x00000000
[thd=1] : (gaussian.1.sm_52.ptx:44 - add.s32 %r10, %r9, 1;)
Output Registers:
      %r10   .b32 0x00000001
Input Registers:
       %r9   .b32 0x00000000
Register File Contents:
      %r10   .b32 0x00000001
       %r9   .b32 0x00000000
      %rd4   .b64 0xc0000000
      %rd3   .b64 0xc0000400
       %p1   .pred 1
       %r8   .b32 0x0000000f
       %r7   .b32 0xffffffff
       %r1   .b32 0x00000000
       %r6   .b32 0x00000000
      %rd2   .b64 0xc0000400
      %rd1   .b64 0xc0000000
       %r2   .b32 0x00000010
       %r3   .b32 0x00000000
       %r4   .b32 0x00000200
       %r5   .b32 0x00000000
[thd=1] : (gaussian.1.sm_52.ptx:45 - mul.lo.s32 %r11, %r10, %r2;)
Output Registers:
      %r11   .b32 0x00000010
Input Registers:
       %r2   .b32 0x00000010
      %r10   .b32 0x00000001
Register File Contents:
      %r11   .b32 0x00000010
      %r10   .b32 0x00000001
       %r9   .b32 0x00000000
      %rd4   .b64 0xc0000000
      %rd3   .b64 0xc0000400
       %p1   .pred 1
       %r8   .b32 0x0000000f
       %r7   .b32 0xffffffff
       %r1   .b32 0x00000000
       %r6   .b32 0x00000000
      %rd2   .b64 0xc0000400
      %rd1   .b64 0xc0000000
       %r2   .b32 0x00000010
       %r3   .b32 0x00000000
       %r4   .b32 0x00000200
       %r5   .b32 0x00000000
[thd=1] : (gaussian.1.sm_52.ptx:46 - cvt.u64.u32 %rd5, %r11;)
Output Registers:
      %rd5   .b64 0x10
Input Registers:
      %r11   .b32 0x00000010
Register File Contents:
      %rd5   .b64 0x10
       %r5   .b32 0x00000000
       %r4   .b32 0x00000200
       %r3   .b32 0x00000000
       %r2   .b32 0x00000010
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0000400
       %r6   .b32 0x00000000
       %r1   .b32 0x00000000
       %r7   .b32 0xffffffff
       %r8   .b32 0x0000000f
       %p1   .pred 1
      %rd3   .b64 0xc0000400
      %rd4   .b64 0xc0000000
       %r9   .b32 0x00000000
      %r10   .b32 0x00000001
      %r11   .b32 0x00000010
[thd=1] : (gaussian.1.sm_52.ptx:47 - cvt.s64.s32 %rd6, %r3;)
Output Registers:
      %rd6   .b64 0x0
Input Registers:
       %r3   .b32 0x00000000
Register File Contents:
      %rd6   .b64 0x0
      %rd5   .b64 0x10
       %r5   .b32 0x00000000
       %r4   .b32 0x00000200
       %r3   .b32 0x00000000
       %r2   .b32 0x00000010
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0000400
       %r6   .b32 0x00000000
       %r1   .b32 0x00000000
       %r7   .b32 0xffffffff
       %r8   .b32 0x0000000f
       %p1   .pred 1
      %rd3   .b64 0xc0000400
      %rd4   .b64 0xc0000000
       %r9   .b32 0x00000000
      %r10   .b32 0x00000001
      %r11   .b32 0x00000010
[thd=1] : (gaussian.1.sm_52.ptx:48 - add.s64 %rd7, %rd5, %rd6;)
Output Registers:
      %rd7   .b64 0x10
Input Registers:
      %rd6   .b64 0x0
      %rd5   .b64 0x10
Register File Contents:
      %rd7   .b64 0x10
      %rd6   .b64 0x0
      %rd5   .b64 0x10
       %r5   .b32 0x00000000
       %r4   .b32 0x00000200
       %r3   .b32 0x00000000
       %r2   .b32 0x00000010
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0000400
       %r6   .b32 0x00000000
       %r1   .b32 0x00000000
       %r7   .b32 0xffffffff
       %r8   .b32 0x0000000f
       %p1   .pred 1
      %rd3   .b64 0xc0000400
      %rd4   .b64 0xc0000000
       %r9   .b32 0x00000000
      %r10   .b32 0x00000001
      %r11   .b32 0x00000010
[thd=1] : (gaussian.1.sm_52.ptx:49 - shl.b64 %rd8, %rd7, 2;)
Output Registers:
      %rd8   .b64 0x40
Input Registers:
      %rd7   .b64 0x10
Register File Contents:
      %rd8   .b64 0x40
      %rd7   .b64 0x10
      %rd6   .b64 0x0
      %rd5   .b64 0x10
       %r5   .b32 0x00000000
       %r4   .b32 0x00000200
       %r3   .b32 0x00000000
       %r2   .b32 0x00000010
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0000400
       %r6   .b32 0x00000000
       %r1   .b32 0x00000000
       %r7   .b32 0xffffffff
       %r8   .b32 0x0000000f
       %p1   .pred 1
      %rd3   .b64 0xc0000400
      %rd4   .b64 0xc0000000
       %r9   .b32 0x00000000
      %r10   .b32 0x00000001
      %r11   .b32 0x00000010
[thd=1] : (gaussian.1.sm_52.ptx:50 - add.s64 %rd9, %rd3, %rd8;)
Output Registers:
      %rd9   .b64 0xc0000440
Input Registers:
      %rd8   .b64 0x40
      %rd3   .b64 0xc0000400
Register File Contents:
      %rd9   .b64 0xc0000440
      %rd8   .b64 0x40
      %rd7   .b64 0x10
      %rd6   .b64 0x0
      %rd5   .b64 0x10
       %r5   .b32 0x00000000
       %r4   .b32 0x00000200
       %r3   .b32 0x00000000
       %r2   .b32 0x00000010
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0000400
       %r6   .b32 0x00000000
       %r1   .b32 0x00000000
       %r7   .b32 0xffffffff
       %r8   .b32 0x0000000f
       %p1   .pred 1
      %rd3   .b64 0xc0000400
      %rd4   .b64 0xc0000000
       %r9   .b32 0x00000000
      %r10   .b32 0x00000001
      %r11   .b32 0x00000010
[thd=1] : (gaussian.1.sm_52.ptx:51 - mul.lo.s32 %r12, %r3, %r2;)
Output Registers:
      %r12   .b32 0x00000000
Input Registers:
       %r2   .b32 0x00000010
       %r3   .b32 0x00000000
Register File Contents:
      %r12   .b32 0x00000000
      %rd9   .b64 0xc0000440
      %rd8   .b64 0x40
      %rd7   .b64 0x10
      %rd6   .b64 0x0
      %rd5   .b64 0x10
       %r5   .b32 0x00000000
       %r4   .b32 0x00000200
       %r3   .b32 0x00000000
       %r2   .b32 0x00000010
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0000400
       %r6   .b32 0x00000000
       %r1   .b32 0x00000000
       %r7   .b32 0xffffffff
       %r8   .b32 0x0000000f
       %p1   .pred 1
      %rd3   .b64 0xc0000400
      %rd4   .b64 0xc0000000
       %r9   .b32 0x00000000
      %r10   .b32 0x00000001
      %r11   .b32 0x00000010
[thd=1] : (gaussian.1.sm_52.ptx:52 - cvt.s64.s32 %rd10, %r12;)
Output Registers:
     %rd10   .b64 0x0
Input Registers:
      %r12   .b32 0x00000000
Register File Contents:
     %rd10   .b64 0x0
      %r12   .b32 0x00000000
      %rd9   .b64 0xc0000440
      %rd8   .b64 0x40
      %rd7   .b64 0x10
      %rd6   .b64 0x0
      %rd5   .b64 0x10
       %r5   .b32 0x00000000
       %r4   .b32 0x00000200
       %r3   .b32 0x00000000
       %r2   .b32 0x00000010
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0000400
       %r6   .b32 0x00000000
       %r1   .b32 0x00000000
       %r7   .b32 0xffffffff
       %r8   .b32 0x0000000f
       %p1   .pred 1
      %rd3   .b64 0xc0000400
      %rd4   .b64 0xc0000000
       %r9   .b32 0x00000000
      %r10   .b32 0x00000001
      %r11   .b32 0x00000010
[thd=1] : (gaussian.1.sm_52.ptx:53 - add.s64 %rd11, %rd10, %rd6;)
Output Registers:
     %rd11   .b64 0x0
Input Registers:
      %rd6   .b64 0x0
     %rd10   .b64 0x0
Register File Contents:
     %rd11   .b64 0x0
     %rd10   .b64 0x0
      %r12   .b32 0x00000000
      %rd9   .b64 0xc0000440
      %rd8   .b64 0x40
      %rd7   .b64 0x10
      %rd6   .b64 0x0
      %rd5   .b64 0x10
       %r5   .b32 0x00000000
       %r4   .b32 0x00000200
       %r3   .b32 0x00000000
       %r2   .b32 0x00000010
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0000400
       %r6   .b32 0x00000000
       %r1   .b32 0x00000000
       %r7   .b32 0xffffffff
       %r8   .b32 0x0000000f
       %p1   .pred 1
      %rd3   .b64 0xc0000400
      %rd4   .b64 0xc0000000
       %r9   .b32 0x00000000
      %r10   .b32 0x00000001
      %r11   .b32 0x00000010
[thd=1] : (gaussian.1.sm_52.ptx:54 - shl.b64 %rd12, %rd11, 2;)
Output Registers:
     %rd12   .b64 0x0
Input Registers:
     %rd11   .b64 0x0
Register File Contents:
     %rd12   .b64 0x0
     %rd11   .b64 0x0
     %rd10   .b64 0x0
      %r12   .b32 0x00000000
      %rd9   .b64 0xc0000440
      %rd8   .b64 0x40
      %rd7   .b64 0x10
      %rd6   .b64 0x0
      %rd5   .b64 0x10
       %r5   .b32 0x00000000
       %r4   .b32 0x00000200
       %r3   .b32 0x00000000
       %r2   .b32 0x00000010
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0000400
       %r6   .b32 0x00000000
       %r1   .b32 0x00000000
       %r7   .b32 0xffffffff
       %r8   .b32 0x0000000f
       %p1   .pred 1
      %rd3   .b64 0xc0000400
      %rd4   .b64 0xc0000000
       %r9   .b32 0x00000000
      %r10   .b32 0x00000001
      %r11   .b32 0x00000010
[thd=1] : (gaussian.1.sm_52.ptx:55 - add.s64 %rd13, %rd3, %rd12;)
Output Registers:
     %rd13   .b64 0xc0000400
Input Registers:
     %rd12   .b64 0x0
      %rd3   .b64 0xc0000400
Register File Contents:
     %rd13   .b64 0xc0000400
     %rd12   .b64 0x0
     %rd11   .b64 0x0
     %rd10   .b64 0x0
      %r12   .b32 0x00000000
      %rd9   .b64 0xc0000440
      %rd8   .b64 0x40
      %rd7   .b64 0x10
      %rd6   .b64 0x0
      %rd5   .b64 0x10
       %r5   .b32 0x00000000
       %r4   .b32 0x00000200
       %r3   .b32 0x00000000
       %r2   .b32 0x00000010
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0000400
       %r6   .b32 0x00000000
       %r1   .b32 0x00000000
       %r7   .b32 0xffffffff
       %r8   .b32 0x0000000f
       %p1   .pred 1
      %rd3   .b64 0xc0000400
      %rd4   .b64 0xc0000000
       %r9   .b32 0x00000000
      %r10   .b32 0x00000001
      %r11   .b32 0x00000010
[thd=1] : (gaussian.1.sm_52.ptx:56 - ld.global.f32 %f1, [%rd13];)
Output Registers:
       %f1   .f32 10.000000000000000 [0x41200000]
Input Registers:
     %rd13   .b64 0xc0000400
Register File Contents:
       %f1   .f32 10.000000000000000 [0x41200000]
     %rd13   .b64 0xc0000400
     %rd12   .b64 0x0
     %rd11   .b64 0x0
     %rd10   .b64 0x0
      %r12   .b32 0x00000000
      %rd9   .b64 0xc0000440
      %rd8   .b64 0x40
      %rd7   .b64 0x10
      %rd6   .b64 0x0
      %rd5   .b64 0x10
       %r5   .b32 0x00000000
       %r4   .b32 0x00000200
       %r3   .b32 0x00000000
       %r2   .b32 0x00000010
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0000400
       %r6   .b32 0x00000000
       %r1   .b32 0x00000000
       %r7   .b32 0xffffffff
       %r8   .b32 0x0000000f
       %p1   .pred 1
      %rd3   .b64 0xc0000400
      %rd4   .b64 0xc0000000
       %r9   .b32 0x00000000
      %r10   .b32 0x00000001
      %r11   .b32 0x00000010
[thd=1] : (gaussian.1.sm_52.ptx:57 - ld.global.f32 %f2, [%rd9];)
Output Registers:
       %f2   .f32 9.900498390197754 [0x411e6871]
Input Registers:
      %rd9   .b64 0xc0000440
Register File Contents:
       %f2   .f32 9.900498390197754 [0x411e6871]
       %f1   .f32 10.000000000000000 [0x41200000]
     %rd13   .b64 0xc0000400
     %rd12   .b64 0x0
     %rd11   .b64 0x0
     %rd10   .b64 0x0
      %r12   .b32 0x00000000
      %rd9   .b64 0xc0000440
      %rd8   .b64 0x40
      %rd7   .b64 0x10
      %rd6   .b64 0x0
      %rd5   .b64 0x10
       %r5   .b32 0x00000000
       %r4   .b32 0x00000200
       %r3   .b32 0x00000000
       %r2   .b32 0x00000010
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0000400
       %r6   .b32 0x00000000
       %r1   .b32 0x00000000
       %r7   .b32 0xffffffff
       %r8   .b32 0x0000000f
       %p1   .pred 1
      %rd3   .b64 0xc0000400
      %rd4   .b64 0xc0000000
       %r9   .b32 0x00000000
      %r10   .b32 0x00000001
      %r11   .b32 0x00000010
[thd=1] : (gaussian.1.sm_52.ptx:58 - div.rn.f32 %f3, %f2, %f1;)
Output Registers:
       %f3   .f32 0.990049839019775 [0x3f7d73e8]
Input Registers:
       %f1   .f32 10.000000000000000 [0x41200000]
       %f2   .f32 9.900498390197754 [0x411e6871]
Register File Contents:
       %f3   .f32 0.990049839019775 [0x3f7d73e8]
       %f2   .f32 9.900498390197754 [0x411e6871]
       %f1   .f32 10.000000000000000 [0x41200000]
     %rd13   .b64 0xc0000400
     %rd12   .b64 0x0
     %rd11   .b64 0x0
     %rd10   .b64 0x0
      %r12   .b32 0x00000000
      %rd9   .b64 0xc0000440
      %rd8   .b64 0x40
      %rd7   .b64 0x10
      %rd6   .b64 0x0
      %rd5   .b64 0x10
       %r5   .b32 0x00000000
       %r4   .b32 0x00000200
       %r3   .b32 0x00000000
       %r2   .b32 0x00000010
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0000400
       %r6   .b32 0x00000000
       %r1   .b32 0x00000000
       %r7   .b32 0xffffffff
       %r8   .b32 0x0000000f
       %p1   .pred 1
      %rd3   .b64 0xc0000400
      %rd4   .b64 0xc0000000
       %r9   .b32 0x00000000
      %r10   .b32 0x00000001
      %r11   .b32 0x00000010
[thd=1] : (gaussian.1.sm_52.ptx:59 - add.s64 %rd14, %rd4, %rd8;)
Output Registers:
     %rd14   .b64 0xc0000040
Input Registers:
      %rd8   .b64 0x40
      %rd4   .b64 0xc0000000
Register File Contents:
     %rd14   .b64 0xc0000040
       %f3   .f32 0.990049839019775 [0x3f7d73e8]
       %f2   .f32 9.900498390197754 [0x411e6871]
       %f1   .f32 10.000000000000000 [0x41200000]
     %rd13   .b64 0xc0000400
     %rd12   .b64 0x0
     %rd11   .b64 0x0
     %rd10   .b64 0x0
      %r12   .b32 0x00000000
      %rd9   .b64 0xc0000440
      %rd8   .b64 0x40
      %rd7   .b64 0x10
      %rd6   .b64 0x0
      %rd5   .b64 0x10
       %r5   .b32 0x00000000
       %r4   .b32 0x00000200
       %r3   .b32 0x00000000
       %r2   .b32 0x00000010
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0000400
       %r6   .b32 0x00000000
       %r1   .b32 0x00000000
       %r7   .b32 0xffffffff
       %r8   .b32 0x0000000f
       %p1   .pred 1
      %rd3   .b64 0xc0000400
      %rd4   .b64 0xc0000000
       %r9   .b32 0x00000000
      %r10   .b32 0x00000001
      %r11   .b32 0x00000010
[thd=1] : (gaussian.1.sm_52.ptx:60 - st.global.f32 [%rd14], %f3;)
Input Registers:
       %f3   .f32 0.990049839019775 [0x3f7d73e8]
     %rd14   .b64 0xc0000040
Register File Contents:
     %rd14   .b64 0xc0000040
       %f3   .f32 0.990049839019775 [0x3f7d73e8]
       %f2   .f32 9.900498390197754 [0x411e6871]
       %f1   .f32 10.000000000000000 [0x41200000]
     %rd13   .b64 0xc0000400
     %rd12   .b64 0x0
     %rd11   .b64 0x0
     %rd10   .b64 0x0
      %r12   .b32 0x00000000
      %rd9   .b64 0xc0000440
      %rd8   .b64 0x40
      %rd7   .b64 0x10
      %rd6   .b64 0x0
      %rd5   .b64 0x10
       %r5   .b32 0x00000000
       %r4   .b32 0x00000200
       %r3   .b32 0x00000000
       %r2   .b32 0x00000010
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0000400
       %r6   .b32 0x00000000
       %r1   .b32 0x00000000
       %r7   .b32 0xffffffff
       %r8   .b32 0x0000000f
       %p1   .pred 1
      %rd3   .b64 0xc0000400
      %rd4   .b64 0xc0000000
       %r9   .b32 0x00000000
      %r10   .b32 0x00000001
      %r11   .b32 0x00000010
[thd=1] : (gaussian.1.sm_52.ptx:63 - ret;)
