library ieee;
use ieee.std_logic_1164.all;

entity Syn_flip_flop is
	Port
		(
		-- Input 
		D 	: in std_logic;
		clk : in std_logic;
		reset : in std_logic;
		-- Output
		Q 	: out std_logic
		);
end Syn_flip_flop;

architecture arch of Syn_flip_flop is
 -- It is Synchronous Flip Flop because data is latched with the CLOCK
 -- First, it check the rising_edge of CLOCK, then evaluate the reset Sate
 -- if reset state is also low, then it latch D to Q
 -- Otherwise, if reset is high then D = 0 but must on the rising_edge;
 -- Reset is Actually Active Low
 
begin
	process (clk) -- When these inputs are trigger, Process will execute
	begin
		if rising_edge(clk) then
			if reset = '1' then
				Q <= '0';	
			else
				Q <= D;
			end if;
		end if;
	end process;
	
end arch;
	
		