#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat May 11 12:32:20 2019
# Process ID: 6436
# Current directory: C:/git/SDPU/DataSniffer/DataSniffer.runs/impl_2
# Command line: vivado.exe -log DataSniffer_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source DataSniffer_wrapper.tcl -notrace
# Log file: C:/git/SDPU/DataSniffer/DataSniffer.runs/impl_2/DataSniffer_wrapper.vdi
# Journal file: C:/git/SDPU/DataSniffer/DataSniffer.runs/impl_2\vivado.jou
#-----------------------------------------------------------
source DataSniffer_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_PeselSercher_0_0/DataSniffer_PeselSercher_0_0.dcp' for cell 'DataSniffer_i/PeselSercher_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_axi_dma_0_0/DataSniffer_axi_dma_0_0.dcp' for cell 'DataSniffer_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_processing_system7_0_0/DataSniffer_processing_system7_0_0.dcp' for cell 'DataSniffer_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_rst_ps7_0_50M_0/DataSniffer_rst_ps7_0_50M_0.dcp' for cell 'DataSniffer_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_xlconcat_0_0/DataSniffer_xlconcat_0_0.dcp' for cell 'DataSniffer_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_xbar_0/DataSniffer_xbar_0.dcp' for cell 'DataSniffer_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_auto_ds_0/DataSniffer_auto_ds_0.dcp' for cell 'DataSniffer_i/axi_mem_intercon/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_auto_pc_0/DataSniffer_auto_pc_0.dcp' for cell 'DataSniffer_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_auto_us_0/DataSniffer_auto_us_0.dcp' for cell 'DataSniffer_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_auto_us_1/DataSniffer_auto_us_1.dcp' for cell 'DataSniffer_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_auto_pc_1/DataSniffer_auto_pc_1.dcp' for cell 'DataSniffer_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_processing_system7_0_0/DataSniffer_processing_system7_0_0.xdc] for cell 'DataSniffer_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_processing_system7_0_0/DataSniffer_processing_system7_0_0.xdc] for cell 'DataSniffer_i/processing_system7_0/inst'
Parsing XDC File [c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_axi_dma_0_0/DataSniffer_axi_dma_0_0.xdc] for cell 'DataSniffer_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_axi_dma_0_0/DataSniffer_axi_dma_0_0.xdc] for cell 'DataSniffer_i/axi_dma_0/U0'
Parsing XDC File [c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_rst_ps7_0_50M_0/DataSniffer_rst_ps7_0_50M_0_board.xdc] for cell 'DataSniffer_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_rst_ps7_0_50M_0/DataSniffer_rst_ps7_0_50M_0_board.xdc] for cell 'DataSniffer_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_rst_ps7_0_50M_0/DataSniffer_rst_ps7_0_50M_0.xdc] for cell 'DataSniffer_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_rst_ps7_0_50M_0/DataSniffer_rst_ps7_0_50M_0.xdc] for cell 'DataSniffer_i/rst_ps7_0_50M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_processing_system7_0_0/DataSniffer_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_axi_dma_0_0/DataSniffer_axi_dma_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_rst_ps7_0_50M_0/DataSniffer_rst_ps7_0_50M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_xbar_0/DataSniffer_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_auto_ds_0/DataSniffer_auto_ds_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_auto_pc_0/DataSniffer_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_auto_us_0/DataSniffer_auto_us_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_auto_us_1/DataSniffer_auto_us_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_auto_pc_1/DataSniffer_auto_pc_1.dcp'
Parsing XDC File [c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_axi_dma_0_0/DataSniffer_axi_dma_0_0_clocks.xdc] for cell 'DataSniffer_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_axi_dma_0_0/DataSniffer_axi_dma_0_0_clocks.xdc] for cell 'DataSniffer_i/axi_dma_0/U0'
Parsing XDC File [c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_auto_ds_0/DataSniffer_auto_ds_0_clocks.xdc] for cell 'DataSniffer_i/axi_mem_intercon/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_auto_ds_0/DataSniffer_auto_ds_0_clocks.xdc] for cell 'DataSniffer_i/axi_mem_intercon/m00_couplers/auto_ds/inst'
Parsing XDC File [c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_auto_us_0/DataSniffer_auto_us_0_clocks.xdc] for cell 'DataSniffer_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_auto_us_0/DataSniffer_auto_us_0_clocks.xdc] for cell 'DataSniffer_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_auto_us_1/DataSniffer_auto_us_1_clocks.xdc] for cell 'DataSniffer_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/SDPU/DataSniffer/DataSniffer.srcs/sources_1/bd/DataSniffer/ip/DataSniffer_auto_us_1/DataSniffer_auto_us_1_clocks.xdc] for cell 'DataSniffer_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 17 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 542.824 ; gain = 317.824
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 552.215 ; gain = 9.391
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1a1a4e740

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14529d3e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1051.668 ; gain = 0.027

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 11 inverter(s) to 25 load pin(s).
INFO: [Opt 31-10] Eliminated 1467 cells.
Phase 2 Constant propagation | Checksum: d305f672

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1051.668 ; gain = 0.027

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1068 unconnected nets.
INFO: [Opt 31-11] Eliminated 862 unconnected cells.
Phase 3 Sweep | Checksum: 22fd11c69

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1051.668 ; gain = 0.027

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 26adbcb70

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1051.668 ; gain = 0.027

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1051.668 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 26adbcb70

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1051.668 ; gain = 0.027

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1c4f85787

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1284.570 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c4f85787

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1284.570 ; gain = 232.902
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1284.570 ; gain = 741.746
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1284.570 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/git/SDPU/DataSniffer/DataSniffer.runs/impl_2/DataSniffer_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/git/SDPU/DataSniffer/DataSniffer.runs/impl_2/DataSniffer_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1284.570 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f4514220

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 134461623

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 134461623

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1284.570 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 134461623

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 10841a1d5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10841a1d5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18f4e6849

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17084c229

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 202bb5ec9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1dc2f5798

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 138c8e003

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18c543dbf

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 15b5eec47

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1284.570 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15b5eec47

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.164. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 250c7a495

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 1284.570 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 250c7a495

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 250c7a495

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 250c7a495

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 21e7e0b1d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 1284.570 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21e7e0b1d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 1284.570 ; gain = 0.000
Ending Placer Task | Checksum: 132ae0314

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 1284.570 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1284.570 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1284.570 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/git/SDPU/DataSniffer/DataSniffer.runs/impl_2/DataSniffer_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1284.570 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 1284.570 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1284.570 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c7843c56 ConstDB: 0 ShapeSum: 6b29c6be RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 911bdb80

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 911bdb80

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 911bdb80

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 911bdb80

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1284.570 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17291565b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1284.570 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.331  | TNS=0.000  | WHS=-0.222 | THS=-199.544|

Phase 2 Router Initialization | Checksum: 204a0a352

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17cd18b5b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 805
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2455c6e02

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1284.570 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.359  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: c257fa49

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1959e577b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 1284.570 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.343  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1959e577b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 1284.570 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1959e577b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1959e577b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1959e577b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 1284.570 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1959e577b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 132f61cf6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1284.570 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.458  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1275d6914

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1284.570 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1275d6914

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.47691 %
  Global Horizontal Routing Utilization  = 5.90579 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 164651359

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 164651359

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b46410df

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1284.570 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.458  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b46410df

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1284.570 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 1284.570 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1284.570 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1284.570 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/git/SDPU/DataSniffer/DataSniffer.runs/impl_2/DataSniffer_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/git/SDPU/DataSniffer/DataSniffer.runs/impl_2/DataSniffer_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.570 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/git/SDPU/DataSniffer/DataSniffer.runs/impl_2/DataSniffer_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.570 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file DataSniffer_wrapper_power_routed.rpt -pb DataSniffer_wrapper_power_summary_routed.pb -rpx DataSniffer_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
89 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1284.570 ; gain = 0.000
Command: write_bitstream -force -no_partial_bitfile DataSniffer_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 61 net(s) have no routable loads. The problem bus(es) and/or net(s) are DataSniffer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, DataSniffer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, DataSniffer_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, DataSniffer_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, DataSniffer_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, DataSniffer_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, DataSniffer_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, DataSniffer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, DataSniffer_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, DataSniffer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, DataSniffer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, DataSniffer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, DataSniffer_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, DataSniffer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, DataSniffer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb (the first 15 of 61 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./DataSniffer_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/git/SDPU/DataSniffer/DataSniffer.runs/impl_2/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat May 11 12:36:20 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 1603.633 ; gain = 319.063
INFO: [Common 17-206] Exiting Vivado at Sat May 11 12:36:22 2019...
