%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% P: INTRO
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%\ifthenelse{\equal{\deutsch}{false}}
%{\part{Introduction-Part}}
%{\part{Einleitung}}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% C: Requirements
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\chapter{Requirements}
\input{\TEXTa 01_requirements_tab01}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% C: Document Overview
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\chapter{Document Overview}
\input{\TEXTa 01_docover_text01}
\section{Validity of this document}
\input{\TEXTa 01_docover_text02}
\section{Target Specification Status}
\input{\TEXTa 01_docover_text03}
\section{Major Changes since last Revision}
\input{\TEXTa 01_docover_history_tab01}
%\section{Table of Contents}
\tableofcontents
%\section{List of Figures}
\listoffigures
%\section{List of Tables}
\listoftables
\section{Glossary}
\input{\TEXTa 01_docover_tab01}
\section{Naming Conventions}
\input{\TEXTa 01_docover_tab02}
\section{Document List}
\input{\TEXTa 01_docover_history_tab02}
\input{\TEXTa 01_docover_tab03}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% C: Product Overview
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\chapter{Product Overview}
\section{Top Level View}
\input{\TEXTprod 02_product_history_tab01}
\subsection{Introduction}
\input{\TEXTprod 02_product_text01}
\input{\TEXTprod 02_product_bild01}
\subsection{Key Features}
\input{\TEXTprod 02_product_text03}
\subsection{Functional Block Diagram}
\input{\TEXTprod 02_product_text04}
\input{\TEXTprod 02_product_bild02}
\subsection{Package}
\input{\TEXTprod 02_product_text05}
\section{System View}
\input{\TEXTprod 02_product_history_tab02}
\input{\TEXTprod 02_product_text06}
\section{Architecture Concepts Overview}
\input{\TEXTprod 02_product_history_tab03}
\subsection{Technology}
\input{\TEXTprod 02_product_text07}
\subsection{System Memory Concept}
\input{\TEXTprod 02_product_text08}
\subsection{Software Architecture}
\input{\TEXTprod 02_product_text09}
\subsection{Interprocessor Communication Concept}
\input{\TEXTprod 02_product_text10}
\subsection{Bus Concept}
\input{\TEXTprod 02_product_text11}
\subsection{Clock Concept}
\input{\TEXTprod 02_product_text12}
\subsection{System Control Concept}
\input{\TEXTprod 02_product_text13}
\subsection{Interrupt Concept}
\input{\TEXTprod 02_product_text14}
\subsection{Debug Concept}
\input{\TEXTprod 02_product_text15}
\subsection{Power Management}
\input{\TEXTprod 02_product_text16}
\subsection{Protection and Security Concept}
\input{\TEXTprod 02_product_text17}
\section{Functional Block Overview}
\input{\TEXTprod 02_product_history_tab04}
\subsection{RISC-V Core}
\input{\TEXTprod 02_product_text18}
\subsection{Instruction Memory}
\input{\TEXTprod 02_product_text19}
\subsection{Data Memory}
\input{\TEXTprod 02_product_text20}
\subsection{Wishbone Peripherals}
\subsubsection{GPIO}
\input{\TEXTprod 02_product_text21}
\subsection{Debug}
\input{\TEXTprod 02_product_text22}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% C: Architecture Concepts
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\chapter{Architecture Concepts}
\input{\TEXTarch 03_arch_text01}
\input{\TEXTarch 03_arch_bild01}
\input{\TEXTarch 03_arch_text02}
\section{Technology}
\input{\TEXTarch 03_arch_history_tab01}
\section{CPU Concept}
\input{\TEXTarch 03_arch_history_tab01a}
\input{\TEXTarch 03_arch_text03}
\input{\TEXTarch 03_arch_tab01}
\input{\TEXTarch 03_arch_tab02}
\input{\TEXTarch 03_arch_tab03}
\section{Bus Concept}
\input{\TEXTarch 03_arch_history_tab02}
\section{Interrupt Concept}
\input{\TEXTarch 03_arch_history_tab03}
\section{Clock Concept}
\input{\TEXTarch 03_arch_history_tab04}
\section{System Control Concept}
\input{\TEXTarch 03_arch_history_tab05}
\section{Power Concept}
\input{\TEXTarch 03_arch_history_tab06}
\section{Memory Concept}
\input{\TEXTarch 03_arch_history_tab07}
\section{System Protection and Security Concept}
\input{\TEXTarch 03_arch_history_tab08}
\section{Debug Concept}
\input{\TEXTarch 03_arch_history_tab09}
\section{Register Concept}
\input{\TEXTarch 03_arch_history_tab10}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% C: CPU Core
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\chapter{RWU-RV64I Core}
\section{ALU}
\label{sec:alufunc01}
\subsubsection{History}
\input{\TEXTalu 04_alu_author_tab01}
\input{\TEXTalu 04_alu_history_tab01}
\subsubsection{Functional Configuration of ALU0}
\input{\TEXTalu 04_alu_text01}
\input{\TEXTalu 04_alu_tab01}
\subsubsection{HW Interfaces}
\input{\TEXTalu 04_alu_text02}
\input{\TEXTalu 04_alu_tab02}
\subsubsection{Bus Interface}
\input{\TEXTalu 04_alu_text03}
\subsubsection{Registers}
\input{\TEXTalu 04_alu_text04}
\subsubsection{Related Sections of this Spec}
\input{\TEXTalu 04_alu_text05}
\subsection{History of ALU}
\input{\TEXTalu 04_alu_history_tab02}
\subsection{Functional Overview}
\label{subsec:alufunc01}
\input{\TEXTalu 04_alu_text06}
\subsection{Structural Overview}
\subsubsection{I/O of the ALU}
\input{\TEXTalu 04_alu_tab03}
\subsubsection{Internals of the ALU}
%\input{\TEXTa 04_alu_tab04}
\input{\TEXTalu 04_alu_list04}
\subsection{Service Requests of the ALU}
\input{\TEXTalu 04_alu_text07}
\subsection{The ALU Peripheral Kernel}
\input{\TEXTalu 04_alu_text08}
\input{\TEXTalu 04_alu_tab05}
\input{\TEXTalu 04_alu_tab06}
\subsection{Registers}
\input{\TEXTalu 04_alu_text09}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% C: Peripherals
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\chapter{Peripherals}
\section{GPIO} % see SGOLD 2 Spec USIF p.971
\label{sec:gpiofunc01}
\subsection{System Integration of GPIO0}
\subsubsection{History}
\input{\TEXTgpio 05_gpio_author_tab01}
\input{\TEXTgpio 05_gpio_history_tab01}
\subsubsection{Functional Configuration of GPIO0}
\input{\TEXTgpio 05_gpio_text01}
\input{\TEXTgpio 05_gpio_tab01}
\subsubsection{HW Interfaces}
\input{\TEXTgpio 05_gpio_text02}
\input{\TEXTgpio 05_gpio_tab02}
\subsubsection{Bus Interface}
\input{\TEXTgpio 05_gpio_text03}
\subsubsection{Registers}
\input{\TEXTgpio 05_gpio_tab03}
\subsubsection{Related Sections of this Spec}
\input{\TEXTgpio 05_gpio_text04}
\subsection{History of GPIO}
\input{\TEXTgpio 05_gpio_history_tab02}
\subsection{Functional Overview}
\label{subsec:gpiofunc01}
\input{\TEXTgpio 05_gpio_text05}
\subsection{Structural Overview}
\input{\TEXTgpio 05_gpio_text06}
\input{\TEXTgpio 05_gpio_bild01}
\input{\TEXTgpio 05_gpio_text07}
\subsubsection{I/O of the GPIO Kernel}
\input{\TEXTgpio 05_gpio_tab04}
\subsubsection{I/O of the GPIO BPI}
\input{\TEXTgpio 05_gpio_tab05}
\subsubsection{Internals of the GPIO BPI}
\input{\TEXTgpio 05_gpio_tab07}
\subsubsection{I/O of the GPIO Top}
\input{\TEXTgpio 05_gpio_tab06}
\subsection{Service Requests of the GPIO}
\input{\TEXTgpio 05_gpio_text08}
\subsection{The GPIO Peripheral Kernel}
\label{subsec:gpiofunc02}
\input{\TEXTgpio 05_gpio_text09}
\subsection{Registers}
\input{\TEXTgpio 05_gpio_text10}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% C: Test & Debug
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\chapter{Test and Debug}
Not yet

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% C: Electrical Characteristics
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\chapter{Electrical Characteristics}
Not yet

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% C: Memory Map and Registers
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\chapter{Memory Map and Registers}
Not yet


