From 3fbbc016d2345c841840b435a222f6b21a0c91ed Mon Sep 17 00:00:00 2001
From: Artem Lapkin <art@khadas.com>
Date: Thu, 18 Nov 2021 10:21:03 +0800
Subject: [PATCH 72/80] PCI: add PCIe Max Read Request Size

Add PCIe Max Read Request Size that can handle by other specific driver.

For example:

DWC PCIe controller imposes limits on the Read Request Size.
For pci-meson family it's fixed at 512 bytes by default.
For i.MX6 family it's fixed at 512 bytes by default.

Signed-off-by: Artem Lapkin <art@khadas.com>
---
 drivers/pci/pci.c   | 6 ++++++
 include/linux/pci.h | 2 ++
 2 files changed, 8 insertions(+)

diff --git a/drivers/pci/pci.c b/drivers/pci/pci.c
index 9ecce435fb3f..823827805752 100644
--- a/drivers/pci/pci.c
+++ b/drivers/pci/pci.c
@@ -118,6 +118,9 @@ enum pcie_bus_config_types pcie_bus_config = PCIE_BUS_PEER2PEER;
 enum pcie_bus_config_types pcie_bus_config = PCIE_BUS_DEFAULT;
 #endif
 
+/* PCIe Max Read Request Size, default 4096 no limit */
+u16 max_pcie_mrrs = 4096;
+
 /*
  * The default CLS is used if arch didn't set CLS explicitly and not
  * all pci devices agree on the same value.  Arch can override either
@@ -6009,6 +6012,9 @@ int pcie_set_readrq(struct pci_dev *dev, int rq)
 			rq = mps;
 	}
 
+	if (rq > max_pcie_mrrs)
+		rq = max_pcie_mrrs;
+
 	v = (ffs(rq) - 8) << 12;
 
 	ret = pcie_capability_clear_and_set_word(dev, PCI_EXP_DEVCTL,
diff --git a/include/linux/pci.h b/include/linux/pci.h
index 8253a5413d7c..3d18465537c0 100644
--- a/include/linux/pci.h
+++ b/include/linux/pci.h
@@ -1054,6 +1054,8 @@ enum pcie_bus_config_types {
 };
 
 extern enum pcie_bus_config_types pcie_bus_config;
+/* PCIe Max Read Request Size */
+extern u16 max_pcie_mrrs;
 
 extern struct bus_type pci_bus_type;
 
-- 
2.25.1

