Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Dec  4 05:46:14 2025
| Host         : P2-08 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MpuHsa_Wrapper_control_sets_placed.rpt
| Design       : MpuHsa_Wrapper
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   110 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |           22 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             138 |           44 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                         Enable Signal                         |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+---------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  pll/inst/clk_uart | UART_RECEIVER/UART_BYTE_RECEIVER/data_byte[6]_i_1_n_0         | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                1 |              1 |         1.00 |
|  pll/inst/clk_uart | UART_RECEIVER/UART_BYTE_RECEIVER/data_byte[5]_i_1_n_0         | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                1 |              1 |         1.00 |
|  pll/inst/clk_uart | UART_RECEIVER/UART_BYTE_RECEIVER/UART_TRANSMITTER/p_0_in[10]  |                                                           |                1 |              1 |         1.00 |
|  pll/inst/clk_uart | UART_RECEIVER/UART_BYTE_RECEIVER/data_byte[1]_i_1_n_0         | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                1 |              1 |         1.00 |
|  pll/inst/clk_uart | UART_RECEIVER/UART_BYTE_RECEIVER/data_byte[7]_i_1_n_0         | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                1 |              1 |         1.00 |
|  pll/inst/clk_uart | UART_RECEIVER/UART_BYTE_RECEIVER/data_byte[4]_i_1_n_0         | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                1 |              1 |         1.00 |
|  pll/inst/clk_uart | UART_RECEIVER/UART_BYTE_RECEIVER/data_byte[2]_i_1_n_0         | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                1 |              1 |         1.00 |
|  pll/inst/clk_uart | UART_RECEIVER/UART_BYTE_RECEIVER/data_byte[0]_i_1_n_0         | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                1 |              1 |         1.00 |
|  pll/inst/clk_uart | UART_RECEIVER/UART_BYTE_RECEIVER/data_byte[3]_i_1_n_0         | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                1 |              1 |         1.00 |
|  pll/inst/clk_uart | UART_TRANSMITTER/UART_BYTE_TRANSMITTER/tx_i_1_n_0             |                                                           |                1 |              1 |         1.00 |
|  pll/inst/clk_uart | UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready                   | UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_0[0]      |                1 |              4 |         4.00 |
|  pll/inst/clk_uart | UART_RECEIVER/UART_BYTE_RECEIVER/bit_ctr[3]_i_1_n_0           | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                1 |              4 |         4.00 |
|  pll/inst/clk_uart | UART_RECEIVER/frame_ready_reg_1                               | UART_RECEIVER/FSM_sequential_operating_mode_reg[1]_0      |                1 |              4 |         4.00 |
|  pll/inst/clk_uart | UART_TRANSMITTER/UART_BYTE_TRANSMITTER/bit_counter[3]_i_1_n_0 | UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  pll/inst/clk_uart | UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_reg_n_0        | UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  pll/inst/clk_uart | UART_RECEIVER/frame_ready_reg_1                               | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                1 |              6 |         6.00 |
|  pll/inst/clk_uart | UART_RECEIVER/E[0]                                            | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                2 |              7 |         3.50 |
|  pll/inst/clk_uart | UART_RECEIVER/UART_BYTE_RECEIVER/E[2]                         | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                2 |              8 |         4.00 |
|  pll/inst/clk_uart | UART_RECEIVER/UART_BYTE_RECEIVER/E[1]                         | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                2 |              8 |         4.00 |
|  pll/inst/clk_uart | UART_RECEIVER/UART_BYTE_RECEIVER/E[3]                         | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                2 |              8 |         4.00 |
|  pll/inst/clk_uart | UART_RECEIVER/UART_BYTE_RECEIVER/E[0]                         | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                4 |              8 |         2.00 |
|  pll/inst/clk_uart | UART_RECEIVER/frame_ready_reg_2[1]                            | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                2 |              8 |         4.00 |
|  pll/inst/clk_uart | UART_RECEIVER/frame_ready_reg_2[0]                            | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                5 |              8 |         1.60 |
|  pll/inst/clk_uart | UART_TRANSMITTER/UART_BYTE_TRANSMITTER/E[0]                   | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                2 |              8 |         4.00 |
|  pll/inst/clk_uart | UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1_n_0     | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                2 |              9 |         4.50 |
|  pll/inst/clk_uart |                                                               |                                                           |                8 |             14 |         1.75 |
|  pll/inst/clk_uart |                                                               | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |               13 |             23 |         1.77 |
|  pll/inst/clk_uart | UART_RECEIVER/data_frame_reg[3]_0[0]                          | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                7 |             32 |         4.57 |
|  pll/inst/clk100   |                                                               | UART_RECEIVER/UART_BYTE_RECEIVER/SR[0]                    |                9 |             33 |         3.67 |
+--------------------+---------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+


