# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1130 0.000512 2048 4.56963e-41 2800 42688 4.67485 217.678 131.151 353.555 353.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1130 0.000512 2048 4.57524e-41 2800 42696 4.67354 256.612 131.21 392.547 392.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1130 0.000512 2048 4.56249e-41 2800 42640 4.6752 263.269 130.979 398.975 399.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1130 0.000512 2048 4.56039e-41 2800 42624 4.67062 246.417 130.954 382.095 382.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1130 0.000512 2048 4.58253e-41 2800 42600 4.65712 249.166 131.005 384.879 384.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1130 0.000512 2048 4.57944e-41 2800 42560 4.66173 256.887 130.908 392.51 392.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1130 0.000512 2048 4.57818e-41 2800 42600 4.67338 258.299 130.957 393.98 394.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1130 0.000512 2048 4.56823e-41 2800 42624 4.67798 249.297 131.147 385.174 385.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1130 0.000512 2048 4.58267e-41 2800 42432 4.65651 251.419 130.698 386.828 386.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1130 0.000512 2048 4.56011e-41 2800 42400 4.6488 270.051 130.635 405.387 405.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1130 0.000512 2048 4.56599e-41 2800 42496 4.67581 313.422 131.158 449.309 449.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1130 0.000512 2048 4.55983e-41 2805 42720 4.67763 217.859 131.092 353.68 353.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1130 0.000512 2048 4.55912e-41 2805 42720 4.68618 220.064 131.112 355.92 355.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1130 0.000512 2048 4.57566e-41 2805 42672 4.67542 218.024 131.112 353.863 353.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1130 0.000512 2048 4.5709e-41 2805 42672 4.67149 222.615 130.993 358.33 358.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1130 0.000512 2048 4.56823e-41 2805 42688 4.67536 224.94 131.092 360.761 360.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1130 0.000512 2048 4.5559e-41 2805 42624 4.66944 259.897 130.924 395.542 395.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1130 0.000512 2048 4.58281e-41 2805 42640 4.67418 254.939 131.113 390.777 390.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1130 0.000512 2048 4.56235e-41 2805 42624 4.67558 270.647 130.99 406.362 406.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1130 0.000512 2048 4.58211e-41 2805 42600 4.66944 269.019 131.057 404.795 404.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1130 0.000512 2048 4.58127e-41 2805 42560 4.67277 270.742 130.979 406.447 406.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1130 0.000512 2048 4.57216e-41 2805 42600 4.67792 264.309 131.097 400.138 400.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1130 0.000512 2048 4.58953e-41 2805 42624 4.67968 254.196 131.093 390.021 390.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1130 0.000512 2048 4.5559e-41 2805 42432 4.65715 296.198 130.728 431.64 431.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1130 0.000512 2048 4.56137e-41 2805 42400 4.65722 298.406 130.774 433.888 433.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1130 0.000512 2048 4.56445e-41 2805 42496 4.68038 271.514 131.2 407.443 407.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1130 0.000512 2048 4.56641e-41 2800 42720 4.67437 206.115 131.15 341.989 342.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1130 0.000512 2048 4.58042e-41 2800 42720 4.6753 231.389 131.188 367.304 367.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1130 0.000512 2048 4.58014e-41 2800 42720 4.67302 216.816 131.083 352.624 352.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1130 0.000512 2048 4.58687e-41 2800 42672 4.66938 219.45 130.979 355.151 355.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1130 0.000512 2048 4.55702e-41 2800 42688 4.67354 210.926 131.013 346.663 346.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1130 0.000512 2048 4.57916e-41 2800 42696 4.67824 273.922 131.181 409.835 409.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1130 0.000512 2048 4.57272e-41 2800 42624 4.67238 192.911 131.088 328.725 328.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1130 0.000512 2048 4.5765e-41 2800 42640 4.67338 261.295 131.085 397.103 397.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1130 0.000512 2048 4.57916e-41 2800 42560 4.66944 185.176 130.961 320.857 320.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1130 0.000512 2048 4.57636e-41 2800 42624 4.67037 245.705 131.082 381.508 381.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1130 0.000512 2048 4.57384e-41 2800 42432 4.65638 178.105 130.669 313.483 313.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1130 0.000512 2048 4.55997e-41 2800 42600 4.65715 256.706 131.025 392.441 392.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1130 0.000512 2048 4.58084e-41 2800 42400 4.64582 182.346 130.732 317.776 317.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1130 0.000512 2048 4.58729e-41 2800 42560 4.66941 326.385 130.828 461.936 461.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1130 0.000512 2048 4.58603e-41 2800 42336 4.65082 213.469 130.636 348.81 348.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1130 0.000512 2048 4.55856e-41 2800 42600 4.67386 312.964 131.081 448.773 448.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1130 0.000512 2048 4.58883e-41 2800 42480 4.66221 209.328 131.081 345.126 345.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1130 0.000512 2048 4.56907e-41 2800 42624 4.67738 303.679 131.016 439.422 439.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1130 0.000512 2048 4.58239e-41 2800 42496 4.67373 207.366 131.167 343.259 343.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1130 0.000512 2048 4.56767e-41 2800 42432 4.66125 265.988 130.81 401.514 401.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1130 0.000512 2048 4.58098e-41 2800 42240 4.65814 182.975 131.98 319.666 319.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1130 0.000512 2048 4.57146e-41 2800 42400 4.6513 277.016 130.636 412.356 412.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1130 0.000512 2048 4.58042e-41 2800 42000 4.63059 200.747 130.199 335.629 335.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1130 0.000512 2048 4.55884e-41 2808 42720 4.67555 204.116 131.079 339.925 339.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1130 0.000512 2048 4.56809e-41 2808 42680 4.67094 216.593 131.112 352.428 352.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1130 0.000512 2048 4.58757e-41 2808 42672 4.67354 213.733 131.009 349.469 349.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1130 0.000512 2048 4.56991e-41 2808 42624 4.67267 140.249 131.128 276.101 276.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1130 0.000512 2048 4.57468e-41 2808 42672 4.66886 244.593 131.139 380.453 380.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1130 0.000512 2048 4.56277e-41 2808 42560 4.66554 158.454 130.898 294.07 294.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1130 0.000512 2048 4.56403e-41 2808 42688 4.68029 233.474 131.091 369.299 369.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1130 0.000512 2048 4.56459e-41 2808 42624 4.67827 154.905 131.19 290.825 290.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1130 0.000512 2048 4.56711e-41 2808 42624 4.67558 263.857 130.942 399.524 399.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1130 0.000512 2048 4.5744e-41 2808 42480 4.6632 185.465 130.871 321.053 321.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1130 0.000512 2048 4.58323e-41 2808 42640 4.67571 247.918 131.006 383.655 383.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1130 0.000512 2048 4.58211e-41 2808 42560 4.67622 180.976 131.029 316.735 316.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1130 0.000512 2048 4.58225e-41 2808 42624 4.67027 318.091 131.133 453.946 454.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1130 0.000512 2048 4.55772e-41 2808 42432 4.65715 204.626 130.875 340.208 340.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1130 0.000512 2048 4.58519e-41 2808 42600 4.67469 311.577 130.973 447.277 447.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1130 0.000512 2048 4.58953e-41 2808 42400 4.65325 213.922 130.78 349.408 349.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1130 0.000512 2048 4.56109e-41 2808 42560 4.67149 306.315 130.883 441.919 441.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1130 0.000512 2048 4.57482e-41 2808 42336 4.6527 204.455 130.693 339.852 339.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1130 0.000512 2048 4.55997e-41 2808 42600 4.67155 297.099 131.008 432.831 432.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1130 0.000512 2048 4.55604e-41 2808 42480 4.67354 194.926 131.103 330.756 330.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1130 0.000512 2048 4.56473e-41 2808 42624 4.67763 284.946 131.186 420.864 420.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1130 0.000512 2048 4.56375e-41 2808 42496 4.67952 192.559 131.215 328.509 328.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1130 0.000512 2048 4.56683e-41 2800 42720 4.67456 229.91 131.064 365.702 365.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1130 0.000512 2048 4.56781e-41 2800 42720 4.67968 205.444 131.165 341.343 341.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1130 0.000512 2048 4.56585e-41 2800 42640 4.67494 136.55 130.962 272.237 272.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1130 0.000512 2048 4.57566e-41 2800 42720 4.67443 220.588 131.077 356.394 356.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1130 0.000512 2048 4.56711e-41 2800 42624 4.67523 143.776 131.064 279.571 279.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1130 0.000512 2048 4.57496e-41 2800 42672 4.66928 235.033 131.103 370.856 370.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1130 0.000512 2048 4.57706e-41 2800 42560 4.66352 153.033 130.799 288.546 288.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1130 0.000512 2048 4.58197e-41 2800 42688 4.6753 242.775 131.166 378.669 378.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1130 0.000512 2048 4.58127e-41 2800 42624 4.66998 160.758 131.135 296.616 296.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1130 0.000512 2048 4.5594e-41 2800 42696 4.67472 261.821 131.17 397.719 397.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1130 0.000512 2048 4.56053e-41 2800 42624 4.67194 190.075 131.107 325.905 325.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1130 0.000512 2048 4.56571e-41 2800 42640 4.66758 253.642 130.946 389.307 389.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1130 0.000512 2048 4.55604e-41 2800 42560 4.6695 181.906 130.955 317.581 317.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1130 0.000512 2048 4.57216e-41 2800 42624 4.66832 306.962 130.961 442.644 442.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1130 0.000512 2048 4.57454e-41 2800 42432 4.66106 206.894 130.824 342.429 342.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1130 0.000512 2048 4.58169e-41 2800 42600 4.65562 303.114 130.905 438.727 438.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1130 0.000512 2048 4.58491e-41 2800 42400 4.65066 210.015 130.737 345.453 345.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1130 0.000512 2048 4.57286e-41 2800 42560 4.66086 298.455 130.937 434.103 434.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1130 0.000512 2048 4.57538e-41 2800 42336 4.65133 198.474 130.619 333.796 333.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1130 0.000512 2048 4.57496e-41 2800 42600 4.66659 289.624 130.973 425.323 425.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1130 0.000512 2048 4.56711e-41 2800 42480 4.67123 194.391 131.066 330.181 330.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1130 0.000512 2048 4.58841e-41 2800 42624 4.67987 278.678 131.032 414.439 414.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1130 0.000512 2048 4.56865e-41 2800 42496 4.67149 196.724 131.061 332.512 332.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1130 0.000512 2048 4.56753e-41 2816 42688 4.68173 203.229 131.039 339.005 339.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1130 0.000512 2048 4.57216e-41 2816 42624 4.67568 134.113 130.984 269.825 269.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1130 0.000512 2048 4.57538e-41 2816 42680 4.68157 209.724 131.18 345.639 345.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1130 0.000512 2048 4.55632e-41 2816 42640 4.68173 136.223 131.072 272.026 272.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1130 0.000512 2048 4.58056e-41 2816 42672 4.68125 226.595 131.022 362.352 362.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1130 0.000512 2048 4.58014e-41 2816 42624 4.68355 148.054 131.048 283.836 283.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1130 0.000512 2048 4.58841e-41 2816 42672 4.68499 223.465 131.072 359.272 359.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1130 0.000512 2048 4.5709e-41 2816 42560 4.67187 146.017 131.033 281.774 281.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1130 0.000512 2048 4.57454e-41 2816 42504 4.66861 120.461 130.94 256.12 256.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1130 0.000512 2048 4.57384e-41 2816 42624 4.67312 220.074 131.062 355.862 355.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1130 0.000512 2048 4.58757e-41 2816 42496 4.668 146.69 130.885 282.294 282.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1130 0.000512 2048 4.59051e-41 2816 42432 4.67354 126.227 130.767 261.716 261.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1130 0.000512 2048 4.57846e-41 2816 42624 4.67168 320.074 131.108 455.909 455.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1130 0.000512 2048 4.58561e-41 2816 42480 4.67149 201.999 130.817 337.539 337.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1130 0.000512 2048 4.58533e-41 2816 42336 4.65453 168.512 130.604 303.822 303.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1130 0.000512 2048 4.58112e-41 2816 42640 4.67718 298.158 131.049 433.937 433.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1130 0.000512 2048 4.55814e-41 2816 42560 4.67571 204.824 131.069 340.623 340.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1130 0.000512 2048 4.56347e-41 2816 42480 4.67693 170.166 131.173 306.07 306.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1130 0.000512 2048 4.57356e-41 2816 42624 4.6864 282.352 131.047 418.138 418.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1130 0.000512 2048 4.58561e-41 2816 42432 4.66947 185.08 130.919 320.72 320.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1130 0.000512 2048 4.56669e-41 2816 42336 4.6721 163.312 130.801 298.837 298.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1130 0.000512 2048 4.56907e-41 2816 42600 4.67354 279.232 132.257 416.211 416.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1130 0.000512 2048 4.55772e-41 2816 42400 4.66336 193.15 130.747 328.614 328.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1130 0.000512 2048 4.56179e-41 2816 42300 4.66253 163.394 130.733 298.843 298.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1130 0.000512 2048 4.55674e-41 2816 42560 4.67152 267.905 131.038 403.667 403.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1130 0.000512 2048 4.58281e-41 2816 42336 4.6592 189.44 130.644 324.792 324.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1130 0.000512 2048 4.56249e-41 2816 42336 4.67763 157.798 131.047 293.576 293.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1130 0.000512 2048 4.58547e-41 2816 42600 4.67968 265.629 131.158 401.52 401.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1130 0.000512 2048 4.56151e-41 2816 42480 4.67968 191.969 131.158 327.86 327.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1130 0.000512 2048 4.56291e-41 2816 42120 4.65242 157.994 130.515 293.215 293.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1130 0.000512 2048 4.58337e-41 2816 42496 4.67507 267.171 130.921 402.82 402.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1130 0.000512 2048 4.57944e-41 2816 42240 4.65245 183.145 130.54 318.39 318.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1130 0.000512 2048 4.5772e-41 2816 42240 4.67613 164.417 130.89 300.037 300.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1130 0.000512 2048 4.56557e-41 2800 42720 4.6737 206.209 131.01 341.947 342.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1130 0.000512 2048 4.5573e-41 2800 42688 4.67341 135.038 131.041 270.805 270.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1130 0.000512 2048 4.56179e-41 2800 42720 4.67818 231.905 131.158 367.789 367.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1130 0.000512 2048 4.58337e-41 2800 42640 4.67613 151.894 130.98 287.601 287.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1130 0.000512 2048 4.57594e-41 2800 42600 4.66739 125.165 131.05 260.938 260.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1130 0.000512 2048 4.56991e-41 2800 42720 4.66739 214.743 131.104 350.567 350.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1130 0.000512 2048 4.56263e-41 2800 42624 4.66973 143.647 131.053 279.422 279.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1130 0.000512 2048 4.55856e-41 2800 42624 4.6776 120.908 131.087 256.725 256.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1130 0.000512 2048 4.56473e-41 2800 42672 4.66982 306.067 131.103 441.89 441.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1130 0.000512 2048 4.57986e-41 2800 42560 4.66304 195.126 130.936 330.777 330.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1130 0.000512 2048 4.57132e-41 2800 42504 4.67123 159.986 130.832 295.541 295.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1130 0.000512 2048 4.55618e-41 2800 42688 4.67472 285.151 131.044 420.923 420.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1130 0.000512 2048 4.58771e-41 2800 42624 4.67354 181.964 131.043 317.731 317.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1130 0.000512 2048 4.57062e-41 2800 42432 4.66125 149.367 130.811 284.89 284.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1130 0.000512 2048 4.57412e-41 2800 42696 4.67686 293.39 131.182 429.3 429.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1130 0.000512 2048 4.57636e-41 2800 42624 4.67376 195.148 131.212 331.086 331.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1130 0.000512 2048 4.56949e-41 2800 42552 4.67552 172.094 131.102 307.928 307.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1130 0.000512 2048 4.56109e-41 2800 42336 4.66285 153.033 130.798 288.547 288.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1130 0.000512 2048 4.56445e-41 2800 42640 4.66678 276.21 131.065 411.993 412.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1130 0.000512 2048 4.56585e-41 2800 42560 4.67168 189.979 130.977 325.679 325.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1130 0.000512 2048 4.58169e-41 2800 42480 4.67274 162.154 130.977 297.854 297.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1130 0.000512 2048 4.58687e-41 2800 42240 4.65053 156.692 130.649 292.046 292.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1130 0.000512 2048 4.56487e-41 2800 42624 4.67498 261.933 131.079 397.738 397.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1130 0.000512 2048 4.57832e-41 2800 42432 4.66093 187.161 130.698 322.573 322.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1130 0.000512 2048 4.58561e-41 2800 42336 4.66125 155.53 130.666 290.906 290.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1130 0.000512 2048 4.57832e-41 2800 42240 4.6567 147.414 130.699 282.823 282.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1130 0.000512 2048 4.56795e-41 2800 42600 4.66125 270.064 131.014 405.793 405.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1130 0.000512 2048 4.56711e-41 2800 42400 4.6551 188.676 130.898 324.281 324.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1130 0.000512 2048 4.56403e-41 2800 42300 4.64838 161.207 130.635 296.547 296.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1130 0.000512 2048 4.56389e-41 2800 42000 4.6304 148.328 130.194 283.205 283.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1130 0.000512 2048 4.56109e-41 2832 42656 4.68214 225.408 131.064 361.205 361.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1130 0.000512 2048 4.57398e-41 2832 42624 4.68202 148.113 131.169 284.016 284.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1130 0.000512 2048 4.58715e-41 2832 42528 4.67296 122.743 130.996 258.463 258.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1130 0.000512 2048 4.57048e-41 2832 42640 4.68378 217.354 131.013 353.104 353.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1130 0.000512 2048 4.57398e-41 2832 42560 4.67232 145.551 130.929 281.207 281.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1130 0.000512 2048 4.58014e-41 2832 42480 4.66598 119.841 130.811 255.37 255.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1130 0.000512 2048 4.56809e-41 2832 42624 4.67558 301.13 131.111 436.97 437.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1130 0.000512 2048 4.56249e-41 2832 42528 4.67136 190.267 131.002 325.993 326.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1130 0.000512 2048 4.57272e-41 2832 42480 4.67104 156.723 130.891 292.338 292.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1130 0.000512 2048 4.58127e-41 2832 42432 4.66944 133.049 130.888 268.66 268.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1130 0.000512 2048 4.58813e-41 2832 42616 4.67741 279.925 131.124 415.781 415.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1130 0.000512 2048 4.57328e-41 2832 42560 4.66979 178.72 131.002 314.444 314.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1130 0.000512 2048 4.57902e-41 2832 42504 4.67571 148.652 131.124 284.508 284.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1130 0.000512 2048 4.58225e-41 2832 42336 4.65958 133.505 130.841 269.058 269.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1130 0.000512 2048 4.56249e-41 2832 42624 4.68352 266.932 131.077 402.744 402.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1130 0.000512 2048 4.57846e-41 2832 42496 4.67197 173.864 130.983 309.571 309.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1130 0.000512 2048 4.5786e-41 2832 42432 4.67498 146.041 131.009 281.778 281.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1130 0.000512 2048 4.56123e-41 2832 42240 4.65533 129.659 130.67 265.038 265.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1130 0.000512 2048 4.58953e-41 2832 42624 4.67469 265.572 131.19 401.487 401.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1130 0.000512 2048 4.55758e-41 2832 42480 4.66749 188.033 131.013 323.769 323.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1130 0.000512 2048 4.56095e-41 2832 42336 4.66323 159.894 130.792 295.4 295.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1130 0.000512 2048 4.56081e-41 2832 42336 4.67382 159.048 130.865 294.64 294.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1130 0.000512 2048 4.58813e-41 2832 42560 4.67309 263.672 131.026 399.424 399.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1130 0.000512 2048 4.57524e-41 2832 42400 4.66278 189.495 130.718 324.929 324.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1130 0.000512 2048 4.57468e-41 2832 42240 4.65264 158.727 130.502 293.933 293.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1130 0.000512 2048 4.55983e-41 2832 42240 4.6633 149.049 130.732 284.499 284.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1130 0.000512 2048 4.58379e-41 2800 42720 4.67392 231.061 131.061 366.85 366.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1130 0.000512 2048 4.59037e-41 2800 42688 4.67558 151.615 131.152 287.495 287.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1130 0.000512 2048 4.55618e-41 2800 42624 4.67558 126.01 130.978 261.715 261.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1130 0.000512 2048 4.57594e-41 2800 42720 4.67763 217.205 131.058 352.992 353.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1130 0.000512 2048 4.58841e-41 2800 42640 4.66598 140.99 131.066 276.776 276.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1130 0.000512 2048 4.55548e-41 2800 42600 4.66688 119.446 131.066 255.229 255.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1130 0.000512 2048 4.57734e-41 2800 42560 4.67107 104.42 131.066 240.208 240.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1130 0.000512 2048 4.56543e-41 2800 42720 4.67395 293.977 131.106 429.808 429.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1130 0.000512 2048 4.55716e-41 2800 42624 4.67149 184.799 130.957 320.478 320.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1130 0.000512 2048 4.57986e-41 2800 42624 4.67142 152.753 131.211 288.686 288.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1130 0.000512 2048 4.57944e-41 2800 42432 4.66358 131.074 130.8 266.588 266.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1130 0.000512 2048 4.57398e-41 2800 42672 4.66733 268.952 131.108 404.779 404.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1130 0.000512 2048 4.5807e-41 2800 42560 4.66253 173.856 130.954 309.523 309.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1130 0.000512 2048 4.58603e-41 2800 42504 4.66352 143.924 130.853 279.493 279.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1130 0.000512 2048 4.56221e-41 2800 42336 4.64976 129.804 130.62 265.126 265.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1130 0.000512 2048 4.56515e-41 2800 42688 4.67667 265.208 131.064 401.002 401.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1130 0.000512 2048 4.55983e-41 2800 42624 4.6761 175.323 131.012 311.064 311.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1130 0.000512 2048 4.56529e-41 2800 42432 4.66534 147.888 130.686 283.29 283.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1130 0.000512 2048 4.58393e-41 2800 42496 4.67558 131.684 131.017 267.431 267.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1130 0.000512 2048 4.55983e-41 2800 42696 4.67626 276.054 131.054 411.838 411.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1130 0.000512 2048 4.56445e-41 2800 42624 4.6736 197.12 131.102 332.949 333.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1130 0.000512 2048 4.58771e-41 2800 42552 4.66698 164.926 131.212 300.857 300.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1130 0.000512 2048 4.58281e-41 2800 42336 4.66173 156.733 130.686 292.134 292.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1130 0.000512 2048 4.56893e-41 2800 42120 4.64368 143.37 130.318 278.385 278.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1130 0.000512 2048 4.58925e-41 2800 42640 4.67418 266.253 131.068 402.047 402.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1130 0.000512 2048 4.56823e-41 2800 42560 4.67392 187.482 131.083 323.292 323.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1130 0.000512 2048 4.56683e-41 2800 42480 4.66896 158.232 130.959 293.911 293.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1130 0.000512 2048 4.58365e-41 2800 42240 4.6552 147.044 130.512 282.265 282.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1130 0.000512 2048 4.57986e-41 2800 42000 4.62739 141.837 130.078 276.595 276.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1130 0.000512 2048 4.55898e-41 2820 42688 4.66285 215.248 131.183 351.145 351.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1130 0.000512 2048 4.56809e-41 2820 42624 4.66125 143.826 130.991 279.532 279.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1130 0.000512 2048 4.55856e-41 2820 42624 4.66314 117.908 131.173 253.797 253.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1130 0.000512 2048 4.57832e-41 2820 42496 4.65715 104.784 130.912 240.406 240.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1130 0.000512 2048 4.55884e-41 2820 42680 4.65971 295.35 131.096 431.159 431.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1130 0.000512 2048 4.57216e-41 2820 42640 4.65926 187.599 131.172 323.483 323.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1130 0.000512 2048 4.58981e-41 2820 42600 4.66259 153.559 131.094 289.367 289.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1130 0.000512 2048 4.59023e-41 2820 42560 4.6633 131.5 131.042 267.257 267.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1130 0.000512 2048 4.55814e-41 2820 42672 4.66278 269.932 131.06 405.708 405.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1130 0.000512 2048 4.58155e-41 2820 42624 4.65722 172.864 131.176 308.75 308.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1130 0.000512 2048 4.56585e-41 2820 42480 4.65574 143.46 130.838 279.008 279.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1130 0.000512 2048 4.58491e-41 2820 42432 4.6551 129.765 130.8 265.272 265.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1130 0.000512 2048 4.57944e-41 2820 42480 4.66045 114.421 131.186 250.319 250.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1130 0.000512 2048 4.57888e-41 2820 42672 4.66771 259.288 131.187 395.194 395.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1130 0.000512 2048 4.56487e-41 2820 42560 4.65331 168.492 131.044 304.244 304.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1130 0.000512 2048 4.56165e-41 2820 42504 4.65302 141.703 131.041 277.448 277.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1130 0.000512 2048 4.58673e-41 2820 42336 4.64016 124.972 130.745 260.41 260.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1130 0.000512 2048 4.56067e-41 2820 42280 4.63782 111.915 130.744 247.348 247.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1130 0.000512 2048 4.56515e-41 2820 42624 4.66451 241.284 131.112 377.114 377.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1130 0.000512 2048 4.5772e-41 2820 42496 4.6592 167.331 130.943 302.985 303.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1130 0.000512 2048 4.57174e-41 2820 42432 4.65475 139.128 130.823 274.656 274.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1130 0.000512 2048 4.57146e-41 2820 42240 4.63411 127.465 130.491 262.642 262.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1130 0.000512 2048 4.57356e-41 2820 42240 4.63872 118.802 130.742 254.234 254.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1130 0.000512 2048 4.57566e-41 2816 42688 4.68173 213.314 131.219 349.267 349.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1130 0.000512 2048 4.56417e-41 2816 42624 4.67386 139.71 131.074 275.509 275.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1130 0.000512 2048 4.57552e-41 2816 42624 4.68128 115.859 131.153 251.745 251.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1130 0.000512 2048 4.58589e-41 2816 42496 4.67056 103.127 130.814 238.663 238.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1130 0.000512 2048 4.56053e-41 2816 42680 4.68166 285.557 131.16 421.448 421.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1130 0.000512 2048 4.55786e-41 2816 42640 4.68403 177.091 131.162 312.991 313.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1130 0.000512 2048 4.5587e-41 2816 42600 4.67626 147.138 131.16 283.026 283.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1130 0.000512 2048 4.58561e-41 2816 42560 4.68378 126.426 131.176 262.334 262.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1130 0.000512 2048 4.58281e-41 2816 42400 4.66403 115.323 130.745 250.784 250.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1130 0.000512 2048 4.57454e-41 2816 42672 4.68266 262.828 131.175 398.738 398.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1130 0.000512 2048 4.57033e-41 2816 42624 4.68173 167.241 131.04 303.014 303.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1130 0.000512 2048 4.5751e-41 2816 42480 4.66982 138.255 130.92 273.898 273.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1130 0.000512 2048 4.55744e-41 2816 42432 4.67219 125.047 130.89 260.663 260.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1130 0.000512 2048 4.58673e-41 2816 42480 4.68224 109.48 131.024 245.241 245.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1130 0.000512 2048 4.58435e-41 2816 42672 4.6769 249.016 131.166 384.911 384.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1130 0.000512 2048 4.56361e-41 2816 42560 4.67296 160.02 131.012 295.756 295.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1130 0.000512 2048 4.57005e-41 2816 42504 4.66912 136.228 130.923 271.872 271.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1130 0.000512 2048 4.58841e-41 2816 42336 4.65715 120.023 130.59 255.321 255.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1130 0.000512 2048 4.56109e-41 2816 42280 4.66125 106.212 130.625 241.547 241.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1130 0.000512 2048 4.56557e-41 2816 42624 4.67542 240.806 131.075 376.607 376.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1130 0.000512 2048 4.56991e-41 2816 42496 4.67309 163.179 130.906 298.808 298.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1130 0.000512 2048 4.57636e-41 2816 42432 4.67149 137.033 130.764 272.519 272.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1130 0.000512 2048 4.57818e-41 2816 42240 4.65101 123.477 130.572 258.751 258.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1130 0.000512 2048 4.58295e-41 2816 42240 4.65933 115.73 130.734 251.173 251.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1130 0.000512 2048 4.56025e-41 2816 42240 4.67293 108.928 130.815 244.465 244.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1130 0.000512 2048 4.58169e-41 2816 42720 4.67654 213.011 131.094 348.834 348.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1130 0.000512 2048 4.57692e-41 2816 42688 4.68403 236.452 131.147 372.335 372.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1130 0.000512 2048 4.5758e-41 2816 42624 4.67786 156.097 130.981 291.806 291.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1130 0.000512 2048 4.58014e-41 2816 42624 4.68115 128.177 131.022 263.934 263.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1130 0.000512 2048 4.58561e-41 2816 42496 4.67149 114.981 130.894 250.595 250.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1130 0.000512 2048 4.57678e-41 2816 42560 4.67987 107.671 131.035 243.437 243.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1130 0.000512 2048 4.55898e-41 2816 42432 4.67459 98.9655 130.918 234.609 234.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1130 0.000512 2048 4.58813e-41 2816 42336 4.65859 94.5213 130.62 229.85 229.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1130 0.000512 2048 4.57005e-41 2816 42240 4.65715 89.5768 130.433 224.719 224.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1130 0.000512 2048 4.58575e-41 2820 42336 4.64077 87.2962 130.65 222.637 222.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1130 0.000512 2048 4.58491e-41 2816 42336 4.65648 85.6166 130.626 220.951 221.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1130 0.000512 2048 4.56403e-41 2800 42280 4.6503 87.8722 130.53 223.106 223.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1130 0.000512 2048 4.55716e-41 2832 42280 4.66038 87.4528 130.735 222.899 222.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1130 0.000512 2048 4.58547e-41 2816 42496 4.67261 99.856 130.786 235.366 235.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1130 0.000512 2048 4.5587e-41 2816 42240 4.67558 145.465 131.052 281.245 281.302
