opreduce_op_add_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_1_16b
opreduce_op_add_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_1_32b
opreduce_op_add_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_2_16b
opreduce_op_add_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_2_32b
opreduce_op_add_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_3_16b
opreduce_op_add_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_3_32b
opreduce_op_add_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_1_16b
opreduce_op_add_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_1_32b
opreduce_op_add_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_2_16b
opreduce_op_add_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_2_32b
opreduce_op_add_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_3_16b
opreduce_op_add_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_3_32b
opreduce_op_add_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_1_16b
opreduce_op_add_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_1_32b
opreduce_op_add_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_2_16b
opreduce_op_add_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_2_32b
opreduce_op_add_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_3_16b
opreduce_op_add_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_3_32b
opreduce_op_add_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_1_16b
opreduce_op_add_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_1_32b
opreduce_op_add_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_2_16b
opreduce_op_add_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_2_32b
opreduce_op_add_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_3_16b
opreduce_op_add_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_3_32b
opreduce_op_add_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_1_16b
opreduce_op_add_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_1_32b
opreduce_op_add_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_2_16b
opreduce_op_add_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_2_32b
opreduce_op_add_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_3_16b
opreduce_op_add_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_3_32b
opreduce_op_add_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_1_16b
opreduce_op_add_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_1_32b
opreduce_op_add_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_2_16b
opreduce_op_add_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_2_32b
opreduce_op_add_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_3_16b
opreduce_op_add_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_3_32b
opreduce_op_add_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_1_16b
opreduce_op_add_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_1_32b
opreduce_op_add_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_2_16b
opreduce_op_add_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_2_32b
opreduce_op_add_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_3_16b
opreduce_op_add_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_3_32b
opreduce_op_add_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_1_16b
opreduce_op_add_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_1_32b
opreduce_op_add_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_2_16b
opreduce_op_add_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_2_32b
opreduce_op_add_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_3_16b
opreduce_op_add_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_3_32b
opreduce_op_copy_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_2_16b
opreduce_op_copy_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_2_32b
opreduce_op_copy_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_2_16b
opreduce_op_copy_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_2_32b
opreduce_op_copy_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_1_16b
opreduce_op_copy_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_1_32b
opreduce_op_copy_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_1_16b
opreduce_op_copy_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_1_32b
opreduce_op_copy_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_2_16b
opreduce_op_copy_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_2_32b
opreduce_op_copy_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_2_16b
opreduce_op_copy_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_2_32b
opreduce_op_copy_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_1_16b
opreduce_op_copy_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_1_32b
opreduce_op_copy_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_1_16b
opreduce_op_copy_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_1_32b
opreduce_op_div_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_1_16b
opreduce_op_div_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_1_32b
opreduce_op_div_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_2_16b
opreduce_op_div_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_2_32b
opreduce_op_div_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_3_16b
opreduce_op_div_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_3_32b
opreduce_op_div_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_1_16b
opreduce_op_div_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_1_32b
opreduce_op_div_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_2_16b
opreduce_op_div_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_2_32b
opreduce_op_div_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_3_16b
opreduce_op_div_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_3_32b
opreduce_op_div_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_1_16b
opreduce_op_div_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_1_32b
opreduce_op_div_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_2_16b
opreduce_op_div_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_2_32b
opreduce_op_div_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_3_16b
opreduce_op_div_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_3_32b
opreduce_op_div_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_1_16b
opreduce_op_div_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_1_32b
opreduce_op_div_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_2_16b
opreduce_op_div_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_2_32b
opreduce_op_div_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_3_16b
opreduce_op_div_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_3_32b
opreduce_op_div_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_1_16b
opreduce_op_div_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_1_32b
opreduce_op_div_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_2_16b
opreduce_op_div_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_2_32b
opreduce_op_div_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_3_16b
opreduce_op_div_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_3_32b
opreduce_op_div_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_1_16b
opreduce_op_div_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_1_32b
opreduce_op_div_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_2_16b
opreduce_op_div_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_2_32b
opreduce_op_div_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_3_16b
opreduce_op_div_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_3_32b
opreduce_op_div_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_1_16b
opreduce_op_div_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_1_32b
opreduce_op_div_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_2_16b
opreduce_op_div_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_2_32b
opreduce_op_div_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_3_16b
opreduce_op_div_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_3_32b
opreduce_op_div_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_1_16b
opreduce_op_div_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_1_32b
opreduce_op_div_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_2_16b
opreduce_op_div_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_2_32b
opreduce_op_div_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_3_16b
opreduce_op_div_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_3_32b
opreduce_op_mul_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_1_16b
opreduce_op_mul_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_1_32b
opreduce_op_mul_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_2_16b
opreduce_op_mul_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_2_32b
opreduce_op_mul_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_3_16b
opreduce_op_mul_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_3_32b
opreduce_op_mul_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_1_16b
opreduce_op_mul_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_1_32b
opreduce_op_mul_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_2_16b
opreduce_op_mul_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_2_32b
opreduce_op_mul_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_3_16b
opreduce_op_mul_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_3_32b
opreduce_op_mul_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_1_16b
opreduce_op_mul_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_1_32b
opreduce_op_mul_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_2_16b
opreduce_op_mul_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_2_32b
opreduce_op_mul_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_3_16b
opreduce_op_mul_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_3_32b
opreduce_op_mul_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_1_16b
opreduce_op_mul_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_1_32b
opreduce_op_mul_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_2_16b
opreduce_op_mul_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_2_32b
opreduce_op_mul_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_3_16b
opreduce_op_mul_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_3_32b
opreduce_op_mul_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_1_16b
opreduce_op_mul_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_1_32b
opreduce_op_mul_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_2_16b
opreduce_op_mul_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_2_32b
opreduce_op_mul_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_3_16b
opreduce_op_mul_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_3_32b
opreduce_op_mul_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_1_16b
opreduce_op_mul_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_1_32b
opreduce_op_mul_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_2_16b
opreduce_op_mul_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_2_32b
opreduce_op_mul_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_3_16b
opreduce_op_mul_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_3_32b
opreduce_op_mul_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_1_16b
opreduce_op_mul_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_1_32b
opreduce_op_mul_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_2_16b
opreduce_op_mul_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_2_32b
opreduce_op_mul_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_3_16b
opreduce_op_mul_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_3_32b
opreduce_op_mul_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_1_16b
opreduce_op_mul_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_1_32b
opreduce_op_mul_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_2_16b
opreduce_op_mul_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_2_32b
opreduce_op_mul_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_3_16b
opreduce_op_mul_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_3_32b
opreduce_op_sub_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_1_16b
opreduce_op_sub_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_1_32b
opreduce_op_sub_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_2_16b
opreduce_op_sub_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_2_32b
opreduce_op_sub_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_3_16b
opreduce_op_sub_redop_max_oporder_0_regvecin_0_implicitidx_0_argopmode_3_32b
opreduce_op_sub_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_1_16b
opreduce_op_sub_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_1_32b
opreduce_op_sub_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_2_16b
opreduce_op_sub_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_2_32b
opreduce_op_sub_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_3_16b
opreduce_op_sub_redop_max_oporder_0_regvecin_0_implicitidx_1_argopmode_3_32b
opreduce_op_sub_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_1_16b
opreduce_op_sub_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_1_32b
opreduce_op_sub_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_2_16b
opreduce_op_sub_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_2_32b
opreduce_op_sub_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_3_16b
opreduce_op_sub_redop_max_oporder_1_regvecin_0_implicitidx_0_argopmode_3_32b
opreduce_op_sub_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_1_16b
opreduce_op_sub_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_1_32b
opreduce_op_sub_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_2_16b
opreduce_op_sub_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_2_32b
opreduce_op_sub_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_3_16b
opreduce_op_sub_redop_max_oporder_1_regvecin_0_implicitidx_1_argopmode_3_32b
opreduce_op_sub_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_1_16b
opreduce_op_sub_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_1_32b
opreduce_op_sub_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_2_16b
opreduce_op_sub_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_2_32b
opreduce_op_sub_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_3_16b
opreduce_op_sub_redop_min_oporder_0_regvecin_0_implicitidx_0_argopmode_3_32b
opreduce_op_sub_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_1_16b
opreduce_op_sub_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_1_32b
opreduce_op_sub_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_2_16b
opreduce_op_sub_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_2_32b
opreduce_op_sub_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_3_16b
opreduce_op_sub_redop_min_oporder_0_regvecin_0_implicitidx_1_argopmode_3_32b
opreduce_op_sub_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_1_16b
opreduce_op_sub_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_1_32b
opreduce_op_sub_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_2_16b
opreduce_op_sub_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_2_32b
opreduce_op_sub_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_3_16b
opreduce_op_sub_redop_min_oporder_1_regvecin_0_implicitidx_0_argopmode_3_32b
opreduce_op_sub_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_1_16b
opreduce_op_sub_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_1_32b
opreduce_op_sub_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_2_16b
opreduce_op_sub_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_2_32b
opreduce_op_sub_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_3_16b
opreduce_op_sub_redop_min_oporder_1_regvecin_0_implicitidx_1_argopmode_3_32b
