# compile verilog/system verilog design source files
sv xil_defaultlib "../../../../../../hw/low_level/xpu/xpu.srcs/sources_1/imports/new/top_xpu.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
