
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,code,12}                            Premise(F2)
	S3= ICache[addr]={0,code,12}                                Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU.IMMUHit                                   Premise(F7)
	S15= CU.IMMUHit=IMMUHit(pid,addr)                           Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={0,code,12}                                 ICache-Search(S17,S3)
	S20= ICache.Out=>IR.In                                      Premise(F9)
	S21= IR.In={0,code,12}                                      Path(S19,S20)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICacheReg.In={0,code,12}                               Path(S19,S22)
	S24= ICache.Hit=>CU.ICacheHit                               Premise(F11)
	S25= CU.ICacheHit=ICacheHit(addr)                           Path(S18,S24)
	S26= CtrlASIDIn=0                                           Premise(F12)
	S27= CtrlCP0=0                                              Premise(F13)
	S28= CP0[ASID]=pid                                          CP0-Hold(S0,S27)
	S29= CtrlEPCIn=0                                            Premise(F14)
	S30= CtrlExCodeIn=0                                         Premise(F15)
	S31= CtrlIMMU=0                                             Premise(F16)
	S32= CtrlPC=0                                               Premise(F17)
	S33= CtrlPCInc=1                                            Premise(F18)
	S34= PC[Out]=addr+4                                         PC-Inc(S1,S32,S33)
	S35= PC[CIA]=addr                                           PC-Inc(S1,S32,S33)
	S36= CtrlIAddrReg=0                                         Premise(F19)
	S37= CtrlICache=0                                           Premise(F20)
	S38= ICache[addr]={0,code,12}                               ICache-Hold(S3,S37)
	S39= CtrlIR=1                                               Premise(F21)
	S40= [IR]={0,code,12}                                       IR-Write(S21,S39)
	S41= CtrlICacheReg=0                                        Premise(F22)
	S42= CtrlIMem=0                                             Premise(F23)
	S43= IMem[{pid,addr}]={0,code,12}                           IMem-Hold(S2,S42)
	S44= CtrlIRMux=0                                            Premise(F24)
	S45= CtrlPIDReg=0                                           Premise(F25)

ID	S46= CP0.ASID=pid                                           CP0-Read-ASID(S28)
	S47= PC.Out=addr+4                                          PC-Out(S34)
	S48= PC.CIA=addr                                            PC-Out(S35)
	S49= PC.CIA31_28=addr[31:28]                                PC-Out(S35)
	S50= IR.Out={0,code,12}                                     IR-Out(S40)
	S51= IR.Out31_26=0                                          IR-Out(S40)
	S52= IR.Out25_6=code                                        IR-Out(S40)
	S53= IR.Out5_0=12                                           IR-Out(S40)
	S54= IR.Out31_26=>CU.Op                                     Premise(F40)
	S55= CU.Op=0                                                Path(S51,S54)
	S56= IR.Out5_0=>CU.IRFunc                                   Premise(F41)
	S57= CU.IRFunc=12                                           Path(S53,S56)
	S58= PC.Out=>CP0.EPCIn                                      Premise(F42)
	S59= CP0.EPCIn=addr+4                                       Path(S47,S58)
	S60= CP0.ExCodeIn=5'h08                                     Premise(F43)
	S61= CU.TrapAddr=>PC.In                                     Premise(F44)
	S62= CP0.ASID=>PIDReg.In                                    Premise(F45)
	S63= PIDReg.In=pid                                          Path(S46,S62)
	S64= CtrlASIDIn=0                                           Premise(F46)
	S65= CtrlCP0=0                                              Premise(F47)
	S66= CP0[ASID]=pid                                          CP0-Hold(S28,S65)
	S67= CtrlEPCIn=1                                            Premise(F48)
	S68= CP0[EPC]=addr+4                                        CP0-Write-EPC(S59,S67)
	S69= CtrlExCodeIn=1                                         Premise(F49)
	S70= CP0[ExCode]=5'h08                                      CP0-Write-ExCode(S60,S69)
	S71= CtrlIMMU=0                                             Premise(F50)
	S72= CtrlPC=1                                               Premise(F51)
	S73= CtrlPCInc=0                                            Premise(F52)
	S74= PC[CIA]=addr                                           PC-Hold(S35,S73)
	S75= CtrlIAddrReg=0                                         Premise(F53)
	S76= CtrlICache=0                                           Premise(F54)
	S77= ICache[addr]={0,code,12}                               ICache-Hold(S38,S76)
	S78= CtrlIR=0                                               Premise(F55)
	S79= [IR]={0,code,12}                                       IR-Hold(S40,S78)
	S80= CtrlICacheReg=0                                        Premise(F56)
	S81= CtrlIMem=0                                             Premise(F57)
	S82= IMem[{pid,addr}]={0,code,12}                           IMem-Hold(S43,S81)
	S83= CtrlIRMux=0                                            Premise(F58)
	S84= CtrlPIDReg=1                                           Premise(F59)
	S85= [PIDReg]=pid                                           PIDReg-Write(S63,S84)

EX	S86= CP0.ASID=pid                                           CP0-Read-ASID(S66)
	S87= CP0.EPC=addr+4                                         CP0-Read-EPC(S68)
	S88= PC.CIA=addr                                            PC-Out(S74)
	S89= PC.CIA31_28=addr[31:28]                                PC-Out(S74)
	S90= IR.Out={0,code,12}                                     IR-Out(S79)
	S91= IR.Out31_26=0                                          IR-Out(S79)
	S92= IR.Out25_6=code                                        IR-Out(S79)
	S93= IR.Out5_0=12                                           IR-Out(S79)
	S94= PIDReg.Out=pid                                         PIDReg-Out(S85)
	S95= PIDReg.Out1_0={pid}[1:0]                               PIDReg-Out(S85)
	S96= PIDReg.Out4_0={pid}[4:0]                               PIDReg-Out(S85)
	S97= CtrlASIDIn=0                                           Premise(F60)
	S98= CtrlCP0=0                                              Premise(F61)
	S99= CP0[ASID]=pid                                          CP0-Hold(S66,S98)
	S100= CP0[EPC]=addr+4                                       CP0-Hold(S68,S98)
	S101= CP0[ExCode]=5'h08                                     CP0-Hold(S70,S98)
	S102= CtrlEPCIn=0                                           Premise(F62)
	S103= CtrlExCodeIn=0                                        Premise(F63)
	S104= CtrlIMMU=0                                            Premise(F64)
	S105= CtrlPC=0                                              Premise(F65)
	S106= CtrlPCInc=0                                           Premise(F66)
	S107= PC[CIA]=addr                                          PC-Hold(S74,S106)
	S108= CtrlIAddrReg=0                                        Premise(F67)
	S109= CtrlICache=0                                          Premise(F68)
	S110= ICache[addr]={0,code,12}                              ICache-Hold(S77,S109)
	S111= CtrlIR=0                                              Premise(F69)
	S112= [IR]={0,code,12}                                      IR-Hold(S79,S111)
	S113= CtrlICacheReg=0                                       Premise(F70)
	S114= CtrlIMem=0                                            Premise(F71)
	S115= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S82,S114)
	S116= CtrlIRMux=0                                           Premise(F72)
	S117= CtrlPIDReg=0                                          Premise(F73)
	S118= [PIDReg]=pid                                          PIDReg-Hold(S85,S117)

MEM	S119= CP0.ASID=pid                                          CP0-Read-ASID(S99)
	S120= CP0.EPC=addr+4                                        CP0-Read-EPC(S100)
	S121= PC.CIA=addr                                           PC-Out(S107)
	S122= PC.CIA31_28=addr[31:28]                               PC-Out(S107)
	S123= IR.Out={0,code,12}                                    IR-Out(S112)
	S124= IR.Out31_26=0                                         IR-Out(S112)
	S125= IR.Out25_6=code                                       IR-Out(S112)
	S126= IR.Out5_0=12                                          IR-Out(S112)
	S127= PIDReg.Out=pid                                        PIDReg-Out(S118)
	S128= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S118)
	S129= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S118)
	S130= CtrlASIDIn=0                                          Premise(F74)
	S131= CtrlCP0=0                                             Premise(F75)
	S132= CP0[ASID]=pid                                         CP0-Hold(S99,S131)
	S133= CP0[EPC]=addr+4                                       CP0-Hold(S100,S131)
	S134= CP0[ExCode]=5'h08                                     CP0-Hold(S101,S131)
	S135= CtrlEPCIn=0                                           Premise(F76)
	S136= CtrlExCodeIn=0                                        Premise(F77)
	S137= CtrlIMMU=0                                            Premise(F78)
	S138= CtrlPC=0                                              Premise(F79)
	S139= CtrlPCInc=0                                           Premise(F80)
	S140= PC[CIA]=addr                                          PC-Hold(S107,S139)
	S141= CtrlIAddrReg=0                                        Premise(F81)
	S142= CtrlICache=0                                          Premise(F82)
	S143= ICache[addr]={0,code,12}                              ICache-Hold(S110,S142)
	S144= CtrlIR=0                                              Premise(F83)
	S145= [IR]={0,code,12}                                      IR-Hold(S112,S144)
	S146= CtrlICacheReg=0                                       Premise(F84)
	S147= CtrlIMem=0                                            Premise(F85)
	S148= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S115,S147)
	S149= CtrlIRMux=0                                           Premise(F86)
	S150= CtrlPIDReg=0                                          Premise(F87)
	S151= [PIDReg]=pid                                          PIDReg-Hold(S118,S150)

MEM(DMMU1)	S152= CP0.ASID=pid                                          CP0-Read-ASID(S132)
	S153= CP0.EPC=addr+4                                        CP0-Read-EPC(S133)
	S154= PC.CIA=addr                                           PC-Out(S140)
	S155= PC.CIA31_28=addr[31:28]                               PC-Out(S140)
	S156= IR.Out={0,code,12}                                    IR-Out(S145)
	S157= IR.Out31_26=0                                         IR-Out(S145)
	S158= IR.Out25_6=code                                       IR-Out(S145)
	S159= IR.Out5_0=12                                          IR-Out(S145)
	S160= PIDReg.Out=pid                                        PIDReg-Out(S151)
	S161= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S151)
	S162= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S151)
	S163= CtrlASIDIn=0                                          Premise(F88)
	S164= CtrlCP0=0                                             Premise(F89)
	S165= CP0[ASID]=pid                                         CP0-Hold(S132,S164)
	S166= CP0[EPC]=addr+4                                       CP0-Hold(S133,S164)
	S167= CP0[ExCode]=5'h08                                     CP0-Hold(S134,S164)
	S168= CtrlEPCIn=0                                           Premise(F90)
	S169= CtrlExCodeIn=0                                        Premise(F91)
	S170= CtrlIMMU=0                                            Premise(F92)
	S171= CtrlPC=0                                              Premise(F93)
	S172= CtrlPCInc=0                                           Premise(F94)
	S173= PC[CIA]=addr                                          PC-Hold(S140,S172)
	S174= CtrlIAddrReg=0                                        Premise(F95)
	S175= CtrlICache=0                                          Premise(F96)
	S176= ICache[addr]={0,code,12}                              ICache-Hold(S143,S175)
	S177= CtrlIR=0                                              Premise(F97)
	S178= [IR]={0,code,12}                                      IR-Hold(S145,S177)
	S179= CtrlICacheReg=0                                       Premise(F98)
	S180= CtrlIMem=0                                            Premise(F99)
	S181= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S148,S180)
	S182= CtrlIRMux=0                                           Premise(F100)
	S183= CtrlPIDReg=0                                          Premise(F101)
	S184= [PIDReg]=pid                                          PIDReg-Hold(S151,S183)

MEM(DMMU2)	S185= CP0.ASID=pid                                          CP0-Read-ASID(S165)
	S186= CP0.EPC=addr+4                                        CP0-Read-EPC(S166)
	S187= PC.CIA=addr                                           PC-Out(S173)
	S188= PC.CIA31_28=addr[31:28]                               PC-Out(S173)
	S189= IR.Out={0,code,12}                                    IR-Out(S178)
	S190= IR.Out31_26=0                                         IR-Out(S178)
	S191= IR.Out25_6=code                                       IR-Out(S178)
	S192= IR.Out5_0=12                                          IR-Out(S178)
	S193= PIDReg.Out=pid                                        PIDReg-Out(S184)
	S194= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S184)
	S195= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S184)
	S196= CtrlASIDIn=0                                          Premise(F102)
	S197= CtrlCP0=0                                             Premise(F103)
	S198= CP0[ASID]=pid                                         CP0-Hold(S165,S197)
	S199= CP0[EPC]=addr+4                                       CP0-Hold(S166,S197)
	S200= CP0[ExCode]=5'h08                                     CP0-Hold(S167,S197)
	S201= CtrlEPCIn=0                                           Premise(F104)
	S202= CtrlExCodeIn=0                                        Premise(F105)
	S203= CtrlIMMU=0                                            Premise(F106)
	S204= CtrlPC=0                                              Premise(F107)
	S205= CtrlPCInc=0                                           Premise(F108)
	S206= PC[CIA]=addr                                          PC-Hold(S173,S205)
	S207= CtrlIAddrReg=0                                        Premise(F109)
	S208= CtrlICache=0                                          Premise(F110)
	S209= ICache[addr]={0,code,12}                              ICache-Hold(S176,S208)
	S210= CtrlIR=0                                              Premise(F111)
	S211= [IR]={0,code,12}                                      IR-Hold(S178,S210)
	S212= CtrlICacheReg=0                                       Premise(F112)
	S213= CtrlIMem=0                                            Premise(F113)
	S214= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S181,S213)
	S215= CtrlIRMux=0                                           Premise(F114)
	S216= CtrlPIDReg=0                                          Premise(F115)
	S217= [PIDReg]=pid                                          PIDReg-Hold(S184,S216)

WB	S218= CP0.ASID=pid                                          CP0-Read-ASID(S198)
	S219= CP0.EPC=addr+4                                        CP0-Read-EPC(S199)
	S220= PC.CIA=addr                                           PC-Out(S206)
	S221= PC.CIA31_28=addr[31:28]                               PC-Out(S206)
	S222= IR.Out={0,code,12}                                    IR-Out(S211)
	S223= IR.Out31_26=0                                         IR-Out(S211)
	S224= IR.Out25_6=code                                       IR-Out(S211)
	S225= IR.Out5_0=12                                          IR-Out(S211)
	S226= PIDReg.Out=pid                                        PIDReg-Out(S217)
	S227= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S217)
	S228= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S217)
	S229= CtrlASIDIn=0                                          Premise(F116)
	S230= CtrlCP0=0                                             Premise(F117)
	S231= CP0[ASID]=pid                                         CP0-Hold(S198,S230)
	S232= CP0[EPC]=addr+4                                       CP0-Hold(S199,S230)
	S233= CP0[ExCode]=5'h08                                     CP0-Hold(S200,S230)
	S234= CtrlEPCIn=0                                           Premise(F118)
	S235= CtrlExCodeIn=0                                        Premise(F119)
	S236= CtrlIMMU=0                                            Premise(F120)
	S237= CtrlPC=0                                              Premise(F121)
	S238= CtrlPCInc=0                                           Premise(F122)
	S239= PC[CIA]=addr                                          PC-Hold(S206,S238)
	S240= CtrlIAddrReg=0                                        Premise(F123)
	S241= CtrlICache=0                                          Premise(F124)
	S242= ICache[addr]={0,code,12}                              ICache-Hold(S209,S241)
	S243= CtrlIR=0                                              Premise(F125)
	S244= [IR]={0,code,12}                                      IR-Hold(S211,S243)
	S245= CtrlICacheReg=0                                       Premise(F126)
	S246= CtrlIMem=0                                            Premise(F127)
	S247= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S214,S246)
	S248= CtrlIRMux=0                                           Premise(F128)
	S249= CtrlPIDReg=0                                          Premise(F129)
	S250= [PIDReg]=pid                                          PIDReg-Hold(S217,S249)

POST	S231= CP0[ASID]=pid                                         CP0-Hold(S198,S230)
	S232= CP0[EPC]=addr+4                                       CP0-Hold(S199,S230)
	S233= CP0[ExCode]=5'h08                                     CP0-Hold(S200,S230)
	S239= PC[CIA]=addr                                          PC-Hold(S206,S238)
	S242= ICache[addr]={0,code,12}                              ICache-Hold(S209,S241)
	S244= [IR]={0,code,12}                                      IR-Hold(S211,S243)
	S247= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S214,S246)
	S250= [PIDReg]=pid                                          PIDReg-Hold(S217,S249)

