==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'CONTRIBUTING.md'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'Jenkinsfile'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'LICENSE'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 133.906 MB.
INFO: [HLS 200-10] Analyzing design file '../top.cpp' ... 
ERROR: [HLS 207-812] 'bnn-library.h' file not found (../top.cpp:3:10)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 0.797 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 134.969 MB.
INFO: [HLS 200-10] Analyzing design file '../top.cpp' ... 
ERROR: [HLS 207-812] 'bnn-library.h' file not found (../top.cpp:3:10)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.031 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 132.246 MB.
INFO: [HLS 200-10] Analyzing design file '../top.cpp' ... 
ERROR: [HLS 207-812] 'bnn-library.h' file not found (../top.cpp:3:10)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 133.059 MB.
INFO: [HLS 200-10] Analyzing design file '../top.cpp' ... 
ERROR: [HLS 207-812] 'bnn-library.h' file not found (../top.cpp:3:10)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.078 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 132.031 MB.
INFO: [HLS 200-10] Analyzing design file '../top.cpp' ... 
ERROR: [HLS 207-812] 'bnn-library.h' file not found (../top.cpp:3:10)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 0.625 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 133.289 MB.
INFO: [HLS 200-10] Analyzing design file '../top.cpp' ... 
ERROR: [HLS 207-812] 'bnn-library.h' file not found (../top.cpp:3:10)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 0.699 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 131.469 MB.
INFO: [HLS 200-10] Analyzing design file '../top.cpp' ... 
ERROR: [HLS 207-812] 'bnn-library.h' file not found (../top.cpp:3:10)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.145 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hw/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BlackBoxJam BlackBoxJam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 132.195 MB.
INFO: [HLS 200-10] Analyzing design file '../top.cpp' ... 
ERROR: [HLS 207-812] 'bnn-library.h' file not found (../top.cpp:3:10)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 0.621 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hw/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BlackBoxJam BlackBoxJam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 132.574 MB.
INFO: [HLS 200-10] Analyzing design file '../top.cpp' ... 
ERROR: [HLS 207-812] 'bnn-library.h' file not found (../top.cpp:3:10)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.727 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hw/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BlackBoxJam BlackBoxJam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 132.512 MB.
INFO: [HLS 200-10] Analyzing design file '../top.cpp' ... 
ERROR: [HLS 207-812] 'bnn-library.h' file not found (../top.cpp:3:10)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hw/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BlackBoxJam BlackBoxJam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 131.500 MB.
INFO: [HLS 200-10] Analyzing design file '../top.cpp' ... 
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../slidingwindow.h:91:9)
WARNING: [HLS 207-5566] unexpected pragma argument 'inputBuf', expects '=' (../slidingwindow.h:91:31)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../slidingwindow.h:222:9)
WARNING: [HLS 207-5566] unexpected pragma argument 'inputBuf', expects '=' (../slidingwindow.h:222:31)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../maxpool.h:287:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../mac.hpp:116:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../mac.hpp:142:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:129:138)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:129:148)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:129:167)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:130:98)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:130:108)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:130:127)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:133:99)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:133:109)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:133:128)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:134:100)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:134:110)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:134:129)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:138:97)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:138:107)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:138:126)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:139:97)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:139:107)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:139:126)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:143:22)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:143:32)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:143:51)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:145:23)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:145:33)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:145:52)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:147:15)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:147:67)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:147:77)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:147:124)
WARNING: [HLS 200-471] Dataflow form checks found 28 issue(s) in file ../top.cpp
WARNING: [HLS 207-5292] unused parameter 'reps' (../streamtools.h:735:77)
WARNING: [HLS 207-5292] unused parameter 'reps' (../streamtools.h:767:78)
WARNING: [HLS 207-5292] unused parameter 'mmv' (../interpret.hpp:149:53)
WARNING: [HLS 207-5292] unused parameter 'mmv' (../interpret.hpp:166:58)
WARNING: [HLS 207-5292] unused parameter 'mmv' (../interpret.hpp:209:56)
WARNING: [HLS 207-5292] unused parameter 'flag' (../interpret.hpp:209:72)
WARNING: [HLS 207-5292] unused parameter 'mmv' (../interpret.hpp:213:53)
WARNING: [HLS 207-5292] unused parameter 'mmv' (../interpret.hpp:218:30)
WARNING: [HLS 207-5292] unused parameter 'mmv' (../interpret.hpp:240:53)
WARNING: [HLS 207-5292] unused parameter 'mmv' (../interpret.hpp:262:39)
WARNING: [HLS 207-5292] unused parameter 'flag' (../interpret.hpp:273:72)
WARNING: [HLS 207-5292] unused parameter 'mmv' (../interpret.hpp:300:52)
WARNING: [HLS 207-5292] unused parameter 'nf' (../activations.hpp:68:26)
WARNING: [HLS 207-5292] unused parameter 'pe' (../activations.hpp:68:45)
WARNING: [HLS 207-5292] unused parameter 'nf' (../activations.hpp:86:29)
WARNING: [HLS 207-5292] unused parameter 'pe' (../activations.hpp:86:48)
WARNING: [HLS 207-5292] unused parameter 'nf' (../activations.hpp:108:32)
WARNING: [HLS 207-5292] unused parameter 'pe' (../activations.hpp:108:51)
WARNING: [HLS 207-5292] unused parameter 'nf' (../activations.hpp:131:26)
WARNING: [HLS 207-5292] unused parameter 'pe' (../activations.hpp:131:45)
WARNING: [HLS 207-5553] Invalid variable in '#pragma HLS reset': expect variable to be static or global (../slidingwindow.h:103:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.209 seconds; current allocated memory: 137.734 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 15,765 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,436 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,503 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,220 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,733 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,231 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,327 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,327 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,301 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,391 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,049 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25,543 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25,543 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25,543 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25,535 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25,664 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'void ConvLayer_Batch<3u, 3u, 32u, 64u, 30u, 3u, 16u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, 24, 64, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, unsigned int, ap_resource_lut const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../convlayer.h:108:0)
WARNING: [HLS 214-273] In function 'void ConvLayer_Batch<3u, 64u, 30u, 64u, 28u, 32u, 32u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 64, 64, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../convlayer.h:108:0)
WARNING: [HLS 214-273] In function 'void ConvLayer_Batch<3u, 64u, 14u, 128u, 12u, 32u, 16u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 64, 128, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<128>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../convlayer.h:108:0)
WARNING: [HLS 214-273] In function 'void ConvLayer_Batch<3u, 128u, 12u, 128u, 10u, 32u, 16u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 128, 128, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../convlayer.h:108:0)
WARNING: [HLS 214-273] In function 'void ConvLayer_Batch<3u, 128u, 5u, 256u, 3u, 32u, 4u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 128, 256, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<256>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../convlayer.h:108:0)
WARNING: [HLS 214-273] In function 'void ConvLayer_Batch<3u, 256u, 3u, 256u, 1u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 256, 256, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../convlayer.h:108:0)
WARNING: [HLS 214-273] In function 'void StreamingFCLayer_Batch<256u, 512u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 256, 64, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../fclayer.h:99:0)
WARNING: [HLS 214-273] In function 'void StreamingFCLayer_Batch<512u, 512u, 8u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 64, 64, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../fclayer.h:99:0)
WARNING: [HLS 214-273] In function 'void StreamingFCLayer_Batch<512u, 64u, 1u, 4u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, 64, 64, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, unsigned int, ap_resource_lut const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../fclayer.h:99:0)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<3u, 16u, 36u>::TileIndex::TileIndex(BinaryWeights<3u, 16u, 36u> const&, unsigned int)' into 'BinaryWeights<3u, 16u, 36u>::weights(unsigned int) const' (../weights.hpp:96:9)
INFO: [HLS 214-131] Inlining function 'Recast<Binary>::Container<ap_uint<3> >::Container(ap_uint<3> const&)' into 'Recast<Binary>::Container<ap_uint<3> > Recast<Binary>::operator()<ap_uint<3> >(ap_uint<3> const&) const' (../interpret.hpp:163:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> >::Container(ap_uint<24> const&)' into 'Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> > Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::operator()<ap_uint<24> >(ap_uint<24> const&, unsigned int) const' (../interpret.hpp:242:9)
INFO: [HLS 214-131] Inlining function 'Binary::Binary(ap_uint<1>)' into 'Recast<Binary>::Container<ap_uint<3> >::operator[](unsigned int) const' (../interpret.hpp:143:9)
INFO: [HLS 214-131] Inlining function 'decltype(((ap_int<2>)(1)) * (fp)) Binary::operator*<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0> >(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'decltype((fp) * (fp0)) mul<Binary, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0> >(Binary const&, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0> const&, ap_resource_lut const&)' (../mac.hpp:115:29)
INFO: [HLS 214-131] Inlining function 'Recast<Binary>::Container<ap_uint<3> >::operator[](unsigned int) const' into 'ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> mac<3u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, Recast<Binary>::Container<ap_uint<3> >, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> >, ap_resource_lut>(ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const&, Recast<Binary>::Container<ap_uint<3> > const&, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:13)
INFO: [HLS 214-131] Inlining function 'decltype((fp) * (fp0)) mul<Binary, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0> >(Binary const&, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0> const&, ap_resource_lut const&)' into 'ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> mac<3u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, Recast<Binary>::Container<ap_uint<3> >, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> >, ap_resource_lut>(ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const&, Recast<Binary>::Container<ap_uint<3> > const&, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> >::operator()(unsigned int, unsigned int) const' into 'ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> mac<3u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, Recast<Binary>::Container<ap_uint<3> >, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> >, ap_resource_lut>(ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const&, Recast<Binary>::Container<ap_uint<3> > const&, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:19)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<16> >::operator ap_uint<16> const&() const' into 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:170:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<16> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >::activate(unsigned int, unsigned int, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:33)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:141:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> mac<3u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, Recast<Binary>::Container<ap_uint<3> >, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> >, ap_resource_lut>(ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const&, Recast<Binary>::Container<ap_uint<3> > const&, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> > const&, ap_resource_lut const&, unsigned int)' into 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:153:25)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<3u, 16u, 36u>::weights(unsigned int) const' into 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:147:29)
INFO: [HLS 214-131] Inlining function 'Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> > Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::operator()<ap_uint<24> >(ap_uint<24> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:152:26)
INFO: [HLS 214-131] Inlining function 'Recast<Binary>::Container<ap_uint<3> > Recast<Binary>::operator()<ap_uint<3> >(ap_uint<3> const&) const' into 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:19)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<3u, 16u, 36u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:30)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 32u, 36u>::TileIndex::TileIndex(BinaryWeights<32u, 32u, 36u> const&, unsigned int)' into 'BinaryWeights<32u, 32u, 36u>::weights(unsigned int) const' (../weights.hpp:96:9)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<32> >::Container(ap_uint<32> const&)' into 'Recast<XnorMul>::Container<ap_uint<32> > Recast<XnorMul>::operator()<ap_uint<32> >(ap_uint<32> const&, unsigned int) const' (../interpret.hpp:168:9)
INFO: [HLS 214-131] Inlining function 'XnorMul::XnorMul(ap_uint<1>)' into 'Recast<XnorMul>::Container<ap_uint<32> >::operator()(unsigned int, unsigned int) const' (../interpret.hpp:151:9)
INFO: [HLS 214-131] Inlining function 'XnorMul::operator*(ap_uint<1> const&) const' into 'operator*(ap_uint<1> const&, XnorMul const&)' (../interpret.hpp:72:10)
INFO: [HLS 214-131] Inlining function 'operator*(ap_uint<1> const&, XnorMul const&)' into 'decltype((fp) * (fp0)) mul<bool, XnorMul>(bool const&, XnorMul const&, ap_resource_lut const&)' (../mac.hpp:115:29)
INFO: [HLS 214-131] Inlining function 'decltype((fp) * (fp0)) mul<bool, XnorMul>(bool const&, XnorMul const&, ap_resource_lut const&)' into 'ap_int<16> mac<32u, ap_int<16>, ap_uint<32>, Recast<XnorMul>::Container<ap_uint<32> >, ap_resource_lut>(ap_int<16> const&, ap_uint<32> const&, Recast<XnorMul>::Container<ap_uint<32> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:9)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<32> >::operator()(unsigned int, unsigned int) const' into 'ap_int<16> mac<32u, ap_int<16>, ap_uint<32>, Recast<XnorMul>::Container<ap_uint<32> >, ap_resource_lut>(ap_int<16> const&, ap_uint<32> const&, Recast<XnorMul>::Container<ap_uint<32> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:19)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<32> >::operator ap_uint<32> const&() const' into 'void Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:170:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<32> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::activate(unsigned int, unsigned int, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:33)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:141:29)
INFO: [HLS 214-131] Inlining function 'ap_int<16> mac<32u, ap_int<16>, ap_uint<32>, Recast<XnorMul>::Container<ap_uint<32> >, ap_resource_lut>(ap_int<16> const&, ap_uint<32> const&, Recast<XnorMul>::Container<ap_uint<32> > const&, ap_resource_lut const&, unsigned int)' into 'void Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:153:25)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<32> > Recast<XnorMul>::operator()<ap_uint<32> >(ap_uint<32> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:152:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<32> const& Identity::operator()<ap_uint<32> >(ap_uint<32> const&) const' into 'void Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:19)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 32u, 36u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:30)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 32u, 36u>::weights(unsigned int) const' into 'void Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:147:29)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 16u, 144u>::TileIndex::TileIndex(BinaryWeights<32u, 16u, 144u> const&, unsigned int)' into 'BinaryWeights<32u, 16u, 144u>::weights(unsigned int) const' (../weights.hpp:96:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<16> >::operator ap_uint<16> const&() const' into 'void Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:170:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<16> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::activate(unsigned int, unsigned int, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:33)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:141:29)
INFO: [HLS 214-131] Inlining function 'ap_int<16> mac<32u, ap_int<16>, ap_uint<32>, Recast<XnorMul>::Container<ap_uint<32> >, ap_resource_lut>(ap_int<16> const&, ap_uint<32> const&, Recast<XnorMul>::Container<ap_uint<32> > const&, ap_resource_lut const&, unsigned int)' into 'void Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:153:25)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<32> > Recast<XnorMul>::operator()<ap_uint<32> >(ap_uint<32> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:152:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<32> const& Identity::operator()<ap_uint<32> >(ap_uint<32> const&) const' into 'void Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:19)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 16u, 144u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:30)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 16u, 144u>::weights(unsigned int) const' into 'void Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:147:29)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 16u, 288u>::TileIndex::TileIndex(BinaryWeights<32u, 16u, 288u> const&, unsigned int)' into 'BinaryWeights<32u, 16u, 288u>::weights(unsigned int) const' (../weights.hpp:96:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<16> >::operator ap_uint<16> const&() const' into 'void Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:170:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<16> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::activate(unsigned int, unsigned int, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:33)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:141:29)
INFO: [HLS 214-131] Inlining function 'ap_int<16> mac<32u, ap_int<16>, ap_uint<32>, Recast<XnorMul>::Container<ap_uint<32> >, ap_resource_lut>(ap_int<16> const&, ap_uint<32> const&, Recast<XnorMul>::Container<ap_uint<32> > const&, ap_resource_lut const&, unsigned int)' into 'void Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:153:25)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<32> > Recast<XnorMul>::operator()<ap_uint<32> >(ap_uint<32> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:152:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<32> const& Identity::operator()<ap_uint<32> >(ap_uint<32> const&) const' into 'void Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:19)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 16u, 288u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:30)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 16u, 288u>::weights(unsigned int) const' into 'void Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:147:29)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 4u, 2304u>::TileIndex::TileIndex(BinaryWeights<32u, 4u, 2304u> const&, unsigned int)' into 'BinaryWeights<32u, 4u, 2304u>::weights(unsigned int) const' (../weights.hpp:96:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<4> >::operator ap_uint<4> const&() const' into 'void Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<4>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:170:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<4> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<4>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::activate(unsigned int, unsigned int, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<4>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:33)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<4>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:141:29)
INFO: [HLS 214-131] Inlining function 'ap_int<16> mac<32u, ap_int<16>, ap_uint<32>, Recast<XnorMul>::Container<ap_uint<32> >, ap_resource_lut>(ap_int<16> const&, ap_uint<32> const&, Recast<XnorMul>::Container<ap_uint<32> > const&, ap_resource_lut const&, unsigned int)' into 'void Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<4>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:153:25)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<32> > Recast<XnorMul>::operator()<ap_uint<32> >(ap_uint<32> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<4>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:152:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<32> const& Identity::operator()<ap_uint<32> >(ap_uint<32> const&) const' into 'void Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<4>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:19)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 4u, 2304u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<4>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:30)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 4u, 2304u>::weights(unsigned int) const' into 'void Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<4>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:147:29)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 1u, 18432u>::TileIndex::TileIndex(BinaryWeights<32u, 1u, 18432u> const&, unsigned int)' into 'BinaryWeights<32u, 1u, 18432u>::weights(unsigned int) const' (../weights.hpp:96:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<1> >::operator ap_uint<1> const&() const' into 'void Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:170:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<1> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::activate(unsigned int, unsigned int, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:33)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:141:29)
INFO: [HLS 214-131] Inlining function 'ap_int<16> mac<32u, ap_int<16>, ap_uint<32>, Recast<XnorMul>::Container<ap_uint<32> >, ap_resource_lut>(ap_int<16> const&, ap_uint<32> const&, Recast<XnorMul>::Container<ap_uint<32> > const&, ap_resource_lut const&, unsigned int)' into 'void Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:153:25)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<32> > Recast<XnorMul>::operator()<ap_uint<32> >(ap_uint<32> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:152:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<32> const& Identity::operator()<ap_uint<32> >(ap_uint<32> const&) const' into 'void Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:19)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 1u, 18432u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:30)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 1u, 18432u>::weights(unsigned int) const' into 'void Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:147:29)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<4u, 1u, 32768u>::TileIndex::TileIndex(BinaryWeights<4u, 1u, 32768u> const&, unsigned int)' into 'BinaryWeights<4u, 1u, 32768u>::weights(unsigned int) const' (../weights.hpp:96:9)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<4> >::Container(ap_uint<4> const&)' into 'Recast<XnorMul>::Container<ap_uint<4> > Recast<XnorMul>::operator()<ap_uint<4> >(ap_uint<4> const&, unsigned int) const' (../interpret.hpp:168:9)
INFO: [HLS 214-131] Inlining function 'XnorMul::XnorMul(ap_uint<1>)' into 'Recast<XnorMul>::Container<ap_uint<4> >::operator()(unsigned int, unsigned int) const' (../interpret.hpp:151:9)
INFO: [HLS 214-131] Inlining function 'decltype((fp) * (fp0)) mul<bool, XnorMul>(bool const&, XnorMul const&, ap_resource_lut const&)' into 'ap_int<16> mac<4u, ap_int<16>, ap_uint<4>, Recast<XnorMul>::Container<ap_uint<4> >, ap_resource_lut>(ap_int<16> const&, ap_uint<4> const&, Recast<XnorMul>::Container<ap_uint<4> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:9)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<4> >::operator()(unsigned int, unsigned int) const' into 'ap_int<16> mac<4u, ap_int<16>, ap_uint<4>, Recast<XnorMul>::Container<ap_uint<4> >, ap_resource_lut>(ap_int<16> const&, ap_uint<4> const&, Recast<XnorMul>::Container<ap_uint<4> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:19)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<1> >::operator ap_uint<1> const&() const' into 'void Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:170:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<1> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::activate(unsigned int, unsigned int, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:33)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:141:29)
INFO: [HLS 214-131] Inlining function 'ap_int<16> mac<4u, ap_int<16>, ap_uint<4>, Recast<XnorMul>::Container<ap_uint<4> >, ap_resource_lut>(ap_int<16> const&, ap_uint<4> const&, Recast<XnorMul>::Container<ap_uint<4> > const&, ap_resource_lut const&, unsigned int)' into 'void Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:153:25)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<4> > Recast<XnorMul>::operator()<ap_uint<4> >(ap_uint<4> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:152:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<4> const& Identity::operator()<ap_uint<4> >(ap_uint<4> const&) const' into 'void Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:19)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<4u, 1u, 32768u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:30)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<4u, 1u, 32768u>::weights(unsigned int) const' into 'void Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:147:29)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<8u, 1u, 32768u>::TileIndex::TileIndex(BinaryWeights<8u, 1u, 32768u> const&, unsigned int)' into 'BinaryWeights<8u, 1u, 32768u>::weights(unsigned int) const' (../weights.hpp:96:9)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<8> >::Container(ap_uint<8> const&)' into 'Recast<XnorMul>::Container<ap_uint<8> > Recast<XnorMul>::operator()<ap_uint<8> >(ap_uint<8> const&, unsigned int) const' (../interpret.hpp:168:9)
INFO: [HLS 214-131] Inlining function 'XnorMul::XnorMul(ap_uint<1>)' into 'Recast<XnorMul>::Container<ap_uint<8> >::operator()(unsigned int, unsigned int) const' (../interpret.hpp:151:9)
INFO: [HLS 214-131] Inlining function 'decltype((fp) * (fp0)) mul<bool, XnorMul>(bool const&, XnorMul const&, ap_resource_lut const&)' into 'ap_int<16> mac<8u, ap_int<16>, ap_uint<8>, Recast<XnorMul>::Container<ap_uint<8> >, ap_resource_lut>(ap_int<16> const&, ap_uint<8> const&, Recast<XnorMul>::Container<ap_uint<8> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:9)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<8> >::operator()(unsigned int, unsigned int) const' into 'ap_int<16> mac<8u, ap_int<16>, ap_uint<8>, Recast<XnorMul>::Container<ap_uint<8> >, ap_resource_lut>(ap_int<16> const&, ap_uint<8> const&, Recast<XnorMul>::Container<ap_uint<8> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:19)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<1> >::operator ap_uint<1> const&() const' into 'void Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:170:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<1> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::activate(unsigned int, unsigned int, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:33)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:141:29)
INFO: [HLS 214-131] Inlining function 'ap_int<16> mac<8u, ap_int<16>, ap_uint<8>, Recast<XnorMul>::Container<ap_uint<8> >, ap_resource_lut>(ap_int<16> const&, ap_uint<8> const&, Recast<XnorMul>::Container<ap_uint<8> > const&, ap_resource_lut const&, unsigned int)' into 'void Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:153:25)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<8> > Recast<XnorMul>::operator()<ap_uint<8> >(ap_uint<8> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:152:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<8> const& Identity::operator()<ap_uint<8> >(ap_uint<8> const&) const' into 'void Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:19)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<8u, 1u, 32768u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:30)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<8u, 1u, 32768u>::weights(unsigned int) const' into 'void Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:147:29)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<1u, 4u, 8192u>::TileIndex::TileIndex(BinaryWeights<1u, 4u, 8192u> const&, unsigned int)' into 'BinaryWeights<1u, 4u, 8192u>::weights(unsigned int) const' (../weights.hpp:96:9)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<1> >::Container(ap_uint<1> const&)' into 'Recast<XnorMul>::Container<ap_uint<1> > Recast<XnorMul>::operator()<ap_uint<1> >(ap_uint<1> const&, unsigned int) const' (../interpret.hpp:168:9)
INFO: [HLS 214-131] Inlining function 'XnorMul::XnorMul(ap_uint<1>)' into 'Recast<XnorMul>::Container<ap_uint<1> >::operator()(unsigned int, unsigned int) const' (../interpret.hpp:151:9)
INFO: [HLS 214-131] Inlining function 'decltype((fp) * (fp0)) mul<bool, XnorMul>(bool const&, XnorMul const&, ap_resource_lut const&)' into 'ap_uint<16> mac<1u, ap_uint<16>, ap_uint<1>, Recast<XnorMul>::Container<ap_uint<1> >, ap_resource_lut>(ap_uint<16> const&, ap_uint<1> const&, Recast<XnorMul>::Container<ap_uint<1> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:9)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<1> >::operator()(unsigned int, unsigned int) const' into 'ap_uint<16> mac<1u, ap_uint<16>, ap_uint<1>, Recast<XnorMul>::Container<ap_uint<1> >, ap_resource_lut>(ap_uint<16> const&, ap_uint<1> const&, Recast<XnorMul>::Container<ap_uint<1> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:19)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<16>, 16u>::Container<ap_uint<64> >::operator ap_uint<64> const&() const' into 'void Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<1>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, int, ap_resource_lut const&)' (../mvau.hpp:170:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<16>, 16u>::Container<ap_uint<64> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<1>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:2)
INFO: [HLS 214-131] Inlining function 'PassThroughActivation<ap_uint<16> >::activate(unsigned int, unsigned int, ap_uint<16> const&) const' into 'void Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<1>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<16> mac<1u, ap_uint<16>, ap_uint<1>, Recast<XnorMul>::Container<ap_uint<1> >, ap_resource_lut>(ap_uint<16> const&, ap_uint<1> const&, Recast<XnorMul>::Container<ap_uint<1> > const&, ap_resource_lut const&, unsigned int)' into 'void Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<1>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, int, ap_resource_lut const&)' (../mvau.hpp:153:25)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<1> > Recast<XnorMul>::operator()<ap_uint<1> >(ap_uint<1> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<1>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, int, ap_resource_lut const&)' (../mvau.hpp:152:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<1> const& Identity::operator()<ap_uint<1> >(ap_uint<1> const&) const' into 'void Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<1>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:19)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<1u, 4u, 8192u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<1>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:30)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<1u, 4u, 8192u>::weights(unsigned int) const' into 'void Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<1>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, int, ap_resource_lut const&)' (../mvau.hpp:147:29)
INFO: [HLS 214-131] Inlining function 'Activation<ap_uint<16>, ap_uint<16> >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<1>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, int, ap_resource_lut const&)' (../mvau.hpp:141:29)
INFO: [HLS 214-131] Inlining function 'void ConvLayer_Batch<3u, 3u, 32u, 64u, 30u, 3u, 16u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, 24, 64, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, unsigned int, ap_resource_lut const&)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:129:3)
INFO: [HLS 214-131] Inlining function 'void ConvLayer_Batch<3u, 64u, 30u, 64u, 28u, 32u, 32u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 64, 64, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:130:3)
INFO: [HLS 214-131] Inlining function 'void ConvLayer_Batch<3u, 64u, 14u, 128u, 12u, 32u, 16u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 64, 128, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<128>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:133:3)
INFO: [HLS 214-131] Inlining function 'void ConvLayer_Batch<3u, 128u, 12u, 128u, 10u, 32u, 16u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 128, 128, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:134:3)
INFO: [HLS 214-131] Inlining function 'void ConvLayer_Batch<3u, 128u, 5u, 256u, 3u, 32u, 4u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 128, 256, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<256>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:138:3)
INFO: [HLS 214-131] Inlining function 'void ConvLayer_Batch<3u, 256u, 3u, 256u, 1u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 256, 256, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:139:3)
INFO: [HLS 214-131] Inlining function 'void StreamingFCLayer_Batch<256u, 512u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 256, 64, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:142:3)
INFO: [HLS 214-131] Inlining function 'void StreamingFCLayer_Batch<512u, 512u, 8u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 64, 64, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:144:3)
INFO: [HLS 214-131] Inlining function 'void StreamingFCLayer_Batch<512u, 64u, 1u, 4u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, 64, 64, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, unsigned int, ap_resource_lut const&)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:146:3)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'current_block_write'. (../slidingwindow.h:168:9)
INFO: [HLS 214-377] Adding 'weights8' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:196:9)
INFO: [HLS 214-377] Adding 'threshs7' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:195:9)
INFO: [HLS 214-377] Adding 'threshs7' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:194:9)
INFO: [HLS 214-377] Adding 'weights7' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:193:9)
INFO: [HLS 214-377] Adding 'threshs6' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:192:9)
INFO: [HLS 214-377] Adding 'threshs6' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:191:9)
INFO: [HLS 214-377] Adding 'weights6' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:190:9)
INFO: [HLS 214-377] Adding 'threshs5' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:189:9)
INFO: [HLS 214-377] Adding 'threshs5' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:188:9)
INFO: [HLS 214-377] Adding 'weights5' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:187:9)
INFO: [HLS 214-377] Adding 'threshs4' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:186:9)
INFO: [HLS 214-377] Adding 'threshs4' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:185:9)
INFO: [HLS 214-377] Adding 'weights4' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:184:9)
INFO: [HLS 214-377] Adding 'threshs3' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:183:9)
INFO: [HLS 214-377] Adding 'threshs3' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:182:9)
INFO: [HLS 214-377] Adding 'weights3' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:181:9)
INFO: [HLS 214-377] Adding 'threshs2' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:180:9)
INFO: [HLS 214-377] Adding 'threshs2' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:179:9)
INFO: [HLS 214-377] Adding 'weights2' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:178:9)
INFO: [HLS 214-377] Adding 'threshs1' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:177:9)
INFO: [HLS 214-377] Adding 'threshs1' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:176:9)
INFO: [HLS 214-377] Adding 'weights1' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:175:9)
INFO: [HLS 214-377] Adding 'threshs0' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:174:9)
INFO: [HLS 214-377] Adding 'threshs0' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:173:9)
INFO: [HLS 214-377] Adding 'weights0' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:172:9)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<1u, 64u, 512u>::WidthAdjustedOutputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<1u, 256u, 256u>::WidthAdjustedOutputStream(hls::stream<ap_uint<256>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<4u, 256u, 576u>::WidthAdjustedOutputStream(hls::stream<ap_uint<256>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<16u, 128u, 800u>::WidthAdjustedOutputStream(hls::stream<ap_uint<128>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<16u, 128u, 1152u>::WidthAdjustedOutputStream(hls::stream<ap_uint<128>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<32u, 64u, 1568u>::WidthAdjustedOutputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<16u, 64u, 3600u>::WidthAdjustedOutputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-210] Disaggregating variable 'weights8' (../top.cpp:17:0)
INFO: [HLS 214-210] Disaggregating variable 'threshs7' (../top.cpp:26:0)
INFO: [HLS 214-210] Disaggregating variable 'weights7' (../top.cpp:16:0)
INFO: [HLS 214-210] Disaggregating variable 'threshs6' (../top.cpp:25:0)
INFO: [HLS 214-210] Disaggregating variable 'weights6' (../top.cpp:15:0)
INFO: [HLS 214-210] Disaggregating variable 'threshs5' (../top.cpp:24:0)
INFO: [HLS 214-210] Disaggregating variable 'weights5' (../top.cpp:14:0)
INFO: [HLS 214-210] Disaggregating variable 'threshs4' (../top.cpp:23:0)
INFO: [HLS 214-210] Disaggregating variable 'weights4' (../top.cpp:13:0)
INFO: [HLS 214-210] Disaggregating variable 'threshs3' (../top.cpp:22:0)
INFO: [HLS 214-210] Disaggregating variable 'weights3' (../top.cpp:12:0)
INFO: [HLS 214-210] Disaggregating variable 'threshs2' (../top.cpp:21:0)
INFO: [HLS 214-210] Disaggregating variable 'weights2' (../top.cpp:11:0)
INFO: [HLS 214-210] Disaggregating variable 'threshs1' (../top.cpp:20:0)
INFO: [HLS 214-210] Disaggregating variable 'weights1' (../top.cpp:10:0)
INFO: [HLS 214-210] Disaggregating variable 'threshs0' (../top.cpp:19:0)
INFO: [HLS 214-210] Disaggregating variable 'weights0' (../top.cpp:9:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_138_2' is marked as complete unroll implied by the pipeline pragma (../mvau.hpp:138:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_139_3' is marked as complete unroll implied by the pipeline pragma (../mvau.hpp:139:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_148_4' is marked as complete unroll implied by the pipeline pragma (../mvau.hpp:148:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_151_5' is marked as complete unroll implied by the pipeline pragma (../mvau.hpp:151:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_167_1' is marked as complete unroll implied by the pipeline pragma (../mac.hpp:167:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_162_6' is marked as complete unroll implied by the pipeline pragma (../mvau.hpp:162:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_7' is marked as complete unroll implied by the pipeline pragma (../mvau.hpp:164:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_1' is marked as complete unroll implied by the pipeline pragma (../activations.hpp:140:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_5' is marked as complete unroll implied by the pipeline pragma (../maxpool.h:78:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_2' (../mvau.hpp:138:25) in function 'Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>' completely with a factor of 4 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_3' (../mvau.hpp:139:27) in function 'Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_4' (../mvau.hpp:148:23) in function 'Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>' completely with a factor of 4 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_5' (../mvau.hpp:151:25) in function 'Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (../mac.hpp:167:21) in function 'Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_6' (../mvau.hpp:162:25) in function 'Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>' completely with a factor of 4 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (../mvau.hpp:164:20) in function 'Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_2' (../mvau.hpp:138:25) in function 'Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_3' (../mvau.hpp:139:27) in function 'Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_4' (../mvau.hpp:148:23) in function 'Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_5' (../mvau.hpp:151:25) in function 'Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (../mac.hpp:167:21) in function 'Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 8 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_6' (../mvau.hpp:162:25) in function 'Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (../mvau.hpp:164:20) in function 'Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_1' (../activations.hpp:140:20) in function 'Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_2' (../mvau.hpp:138:25) in function 'Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_3' (../mvau.hpp:139:27) in function 'Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_4' (../mvau.hpp:148:23) in function 'Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_5' (../mvau.hpp:151:25) in function 'Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (../mac.hpp:167:21) in function 'Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 4 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_6' (../mvau.hpp:162:25) in function 'Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (../mvau.hpp:164:20) in function 'Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_1' (../activations.hpp:140:20) in function 'Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_2' (../mvau.hpp:138:25) in function 'Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_3' (../mvau.hpp:139:27) in function 'Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_4' (../mvau.hpp:148:23) in function 'Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_5' (../mvau.hpp:151:25) in function 'Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (../mac.hpp:167:21) in function 'Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 32 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_6' (../mvau.hpp:162:25) in function 'Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (../mvau.hpp:164:20) in function 'Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_1' (../activations.hpp:140:20) in function 'Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_2' (../mvau.hpp:138:25) in function 'Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 4 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_3' (../mvau.hpp:139:27) in function 'Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_4' (../mvau.hpp:148:23) in function 'Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 4 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_5' (../mvau.hpp:151:25) in function 'Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (../mac.hpp:167:21) in function 'Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 32 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_6' (../mvau.hpp:162:25) in function 'Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 4 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (../mvau.hpp:164:20) in function 'Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_1' (../activations.hpp:140:20) in function 'Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_5' (../maxpool.h:78:26) in function 'StreamingMaxPool<10u, 2u, 128u>' completely with a factor of 2 (../maxpool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (../maxpool.h:68:20) in function 'StreamingMaxPool<10u, 2u, 128u>' completely with a factor of 5 (../maxpool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_2' (../mvau.hpp:138:25) in function 'Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 16 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_3' (../mvau.hpp:139:27) in function 'Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_4' (../mvau.hpp:148:23) in function 'Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 16 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_5' (../mvau.hpp:151:25) in function 'Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (../mac.hpp:167:21) in function 'Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 32 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_6' (../mvau.hpp:162:25) in function 'Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 16 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (../mvau.hpp:164:20) in function 'Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_1' (../activations.hpp:140:20) in function 'Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_2' (../mvau.hpp:138:25) in function 'Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 16 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_3' (../mvau.hpp:139:27) in function 'Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_4' (../mvau.hpp:148:23) in function 'Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 16 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_5' (../mvau.hpp:151:25) in function 'Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (../mac.hpp:167:21) in function 'Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 32 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_6' (../mvau.hpp:162:25) in function 'Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 16 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (../mvau.hpp:164:20) in function 'Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_1' (../activations.hpp:140:20) in function 'Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_5' (../maxpool.h:78:26) in function 'StreamingMaxPool<28u, 2u, 64u>' completely with a factor of 2 (../maxpool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (../maxpool.h:68:20) in function 'StreamingMaxPool<28u, 2u, 64u>' completely with a factor of 14 (../maxpool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_2' (../mvau.hpp:138:25) in function 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 32 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_3' (../mvau.hpp:139:27) in function 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_4' (../mvau.hpp:148:23) in function 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 32 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_5' (../mvau.hpp:151:25) in function 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (../mac.hpp:167:21) in function 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 32 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_6' (../mvau.hpp:162:25) in function 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 32 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (../mvau.hpp:164:20) in function 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_1' (../activations.hpp:140:20) in function 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_2' (../mvau.hpp:138:25) in function 'Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>' completely with a factor of 16 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_3' (../mvau.hpp:139:27) in function 'Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_4' (../mvau.hpp:148:23) in function 'Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>' completely with a factor of 16 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_5' (../mvau.hpp:151:25) in function 'Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (../mac.hpp:167:21) in function 'Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>' completely with a factor of 3 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_6' (../mvau.hpp:162:25) in function 'Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>' completely with a factor of 16 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (../mvau.hpp:164:20) in function 'Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_1' (../activations.hpp:140:20) in function 'Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
WARNING: [HLS 214-366] Duplicating function 'WidthAdjustedOutputStream<64u, 64u, 16u>::WidthAdjustedOutputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (../top.cpp:141:49)
INFO: [HLS 214-178] Inlining function 'void Mem2Stream<64u, 49152u>(ap_uint<64u>*, hls::stream<ap_uint<64u>, 0>&)' into 'void Mem2Stream_Batch<64u, 3072u>(ap_uint<64u>*, hls::stream<ap_uint<64u>, 0>&, unsigned int)' (../dma.h:161:0)
INFO: [HLS 214-178] Inlining function 'void Mem2Stream<64u, 3072u>(ap_uint<64u>*, hls::stream<ap_uint<64u>, 0>&)' into 'void Mem2Stream_Batch<64u, 3072u>(ap_uint<64u>*, hls::stream<ap_uint<64u>, 0>&, unsigned int)' (../dma.h:161:0)
INFO: [HLS 214-178] Inlining function 'std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const&, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:97:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<16u, 64u, 3600u>(hls::stream<ap_uint<16u>, 0>&, hls::stream<ap_uint<64u>, 0>&, unsigned int)' into 'WidthAdjustedOutputStream<16u, 64u, 3600u>::~WidthAdjustedOutputStream()' (../streamtools.h:753:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<64u, 32u, 900u>(hls::stream<ap_uint<64u>, 0>&, hls::stream<ap_uint<32u>, 0>&, unsigned int)' into 'WidthAdjustedInputStream<64u, 32u, 900u>::WidthAdjustedInputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' (../streamtools.h:719:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<32u, 64u, 1568u>(hls::stream<ap_uint<32u>, 0>&, hls::stream<ap_uint<64u>, 0>&, unsigned int)' into 'WidthAdjustedOutputStream<32u, 64u, 1568u>::~WidthAdjustedOutputStream()' (../streamtools.h:753:0)
INFO: [HLS 214-178] Inlining function 'void StreamingMaxPool<28u, 2u, 64u>(hls::stream<ap_uint<64u>, 0>&, hls::stream<ap_uint<64u>, 0>&)' into 'void StreamingMaxPool_Batch<28u, 2u, 64u>(hls::stream<ap_uint<64u>, 0>&, hls::stream<ap_uint<64u>, 0>&, unsigned int)' (../maxpool.h:108:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<64u, 32u, 196u>(hls::stream<ap_uint<64u>, 0>&, hls::stream<ap_uint<32u>, 0>&, unsigned int)' into 'WidthAdjustedInputStream<64u, 32u, 196u>::WidthAdjustedInputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' (../streamtools.h:719:0)
INFO: [HLS 214-178] Inlining function 'std::less<ap_int<16> >::operator()(ap_int<16> const&, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:97:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<16u, 128u, 1152u>(hls::stream<ap_uint<16u>, 0>&, hls::stream<ap_uint<128u>, 0>&, unsigned int)' into 'WidthAdjustedOutputStream<16u, 128u, 1152u>::~WidthAdjustedOutputStream()' (../streamtools.h:753:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<128u, 32u, 144u>(hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<32u>, 0>&, unsigned int)' into 'WidthAdjustedInputStream<128u, 32u, 144u>::WidthAdjustedInputStream(hls::stream<ap_uint<128>, 0>&, unsigned int)' (../streamtools.h:719:0)
INFO: [HLS 214-178] Inlining function 'std::less<ap_int<16> >::operator()(ap_int<16> const&, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:97:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<16u, 128u, 800u>(hls::stream<ap_uint<16u>, 0>&, hls::stream<ap_uint<128u>, 0>&, unsigned int)' into 'WidthAdjustedOutputStream<16u, 128u, 800u>::~WidthAdjustedOutputStream()' (../streamtools.h:753:0)
INFO: [HLS 214-178] Inlining function 'void StreamingMaxPool<10u, 2u, 128u>(hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128u>, 0>&)' into 'void StreamingMaxPool_Batch<10u, 2u, 128u>(hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128u>, 0>&, unsigned int)' (../maxpool.h:108:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<128u, 32u, 25u>(hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<32u>, 0>&, unsigned int)' into 'WidthAdjustedInputStream<128u, 32u, 25u>::WidthAdjustedInputStream(hls::stream<ap_uint<128>, 0>&, unsigned int)' (../streamtools.h:719:0)
INFO: [HLS 214-178] Inlining function 'std::less<ap_int<16> >::operator()(ap_int<16> const&, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<4>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:97:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<4u, 256u, 576u>(hls::stream<ap_uint<4u>, 0>&, hls::stream<ap_uint<256u>, 0>&, unsigned int)' into 'WidthAdjustedOutputStream<4u, 256u, 576u>::~WidthAdjustedOutputStream()' (../streamtools.h:753:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<256u, 32u, 9u>(hls::stream<ap_uint<256u>, 0>&, hls::stream<ap_uint<32u>, 0>&, unsigned int)' into 'WidthAdjustedInputStream<256u, 32u, 9u>::WidthAdjustedInputStream(hls::stream<ap_uint<256>, 0>&, unsigned int)' (../streamtools.h:719:0)
INFO: [HLS 214-178] Inlining function 'std::less<ap_int<16> >::operator()(ap_int<16> const&, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:97:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<1u, 256u, 256u>(hls::stream<ap_uint<1u>, 0>&, hls::stream<ap_uint<256u>, 0>&, unsigned int)' into 'WidthAdjustedOutputStream<1u, 256u, 256u>::~WidthAdjustedOutputStream()' (../streamtools.h:753:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<256u, 4u, 1u>(hls::stream<ap_uint<256u>, 0>&, hls::stream<ap_uint<4u>, 0>&, unsigned int)' into 'WidthAdjustedInputStream<256u, 4u, 1u>::WidthAdjustedInputStream(hls::stream<ap_uint<256>, 0>&, unsigned int)' (../streamtools.h:719:0)
INFO: [HLS 214-178] Inlining function 'std::less<ap_int<16> >::operator()(ap_int<16> const&, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:97:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<1u, 64u, 512u>(hls::stream<ap_uint<1u>, 0>&, hls::stream<ap_uint<64u>, 0>&, unsigned int) (.99)' into 'WidthAdjustedOutputStream<1u, 64u, 512u>::~WidthAdjustedOutputStream()' (../streamtools.h:753:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<64u, 8u, 8u>(hls::stream<ap_uint<64u>, 0>&, hls::stream<ap_uint<8u>, 0>&, unsigned int)' into 'WidthAdjustedInputStream<64u, 8u, 8u>::WidthAdjustedInputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' (../streamtools.h:719:0)
INFO: [HLS 214-178] Inlining function 'std::less<ap_int<16> >::operator()(ap_int<16> const&, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:97:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<64u, 1u, 8u>(hls::stream<ap_uint<64u>, 0>&, hls::stream<ap_uint<1u>, 0>&, unsigned int)' into 'WidthAdjustedInputStream<64u, 1u, 8u>::WidthAdjustedInputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' (../streamtools.h:719:0)
INFO: [HLS 214-178] Inlining function 'void Stream2Mem<64u, 2048u>(hls::stream<ap_uint<64u>, 0>&, ap_uint<64u>*)' into 'void Stream2Mem_Batch<64u, 128u>(hls::stream<ap_uint<64u>, 0>&, ap_uint<64u>*, unsigned int)' (../dma.h:182:0)
INFO: [HLS 214-178] Inlining function 'void Stream2Mem<64u, 128u>(hls::stream<ap_uint<64u>, 0>&, ap_uint<64u>*)' into 'void Stream2Mem_Batch<64u, 128u>(hls::stream<ap_uint<64u>, 0>&, ap_uint<64u>*, unsigned int)' (../dma.h:182:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<24u, 24u, 1024u>::WidthAdjustedInputStream(hls::stream<ap_uint<24>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<24u, 24u, 1024u>::operator hls::stream<ap_uint<24>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<16u, 64u, 3600u>::operator hls::stream<ap_uint<16>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<16u, 64u, 3600u>::~WidthAdjustedOutputStream()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<64u, 32u, 900u>::WidthAdjustedInputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<64u, 32u, 900u>::operator hls::stream<ap_uint<32>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<32u, 64u, 1568u>::operator hls::stream<ap_uint<32>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<32u, 64u, 1568u>::~WidthAdjustedOutputStream()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<64u, 32u, 196u>::WidthAdjustedInputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<64u, 32u, 196u>::operator hls::stream<ap_uint<32>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<16u, 128u, 1152u>::operator hls::stream<ap_uint<16>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<16u, 128u, 1152u>::~WidthAdjustedOutputStream()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<128u, 32u, 144u>::WidthAdjustedInputStream(hls::stream<ap_uint<128>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<128u, 32u, 144u>::operator hls::stream<ap_uint<32>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<16u, 128u, 800u>::operator hls::stream<ap_uint<16>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<16u, 128u, 800u>::~WidthAdjustedOutputStream()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<128u, 32u, 25u>::WidthAdjustedInputStream(hls::stream<ap_uint<128>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<128u, 32u, 25u>::operator hls::stream<ap_uint<32>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<4u, 256u, 576u>::operator hls::stream<ap_uint<4>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<4u, 256u, 576u>::~WidthAdjustedOutputStream()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<256u, 32u, 9u>::WidthAdjustedInputStream(hls::stream<ap_uint<256>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<256u, 32u, 9u>::operator hls::stream<ap_uint<32>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<1u, 256u, 256u>::operator hls::stream<ap_uint<1>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<1u, 256u, 256u>::~WidthAdjustedOutputStream()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<64u, 64u, 16u>::WidthAdjustedOutputStream(hls::stream<ap_uint<64>, 0>&, unsigned int) (.243)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<256u, 4u, 1u>::WidthAdjustedInputStream(hls::stream<ap_uint<256>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<256u, 4u, 1u>::operator hls::stream<ap_uint<4>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<1u, 64u, 512u>::operator hls::stream<ap_uint<1>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<1u, 64u, 512u>::~WidthAdjustedOutputStream()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<64u, 8u, 8u>::WidthAdjustedInputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<64u, 8u, 8u>::operator hls::stream<ap_uint<8>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<64u, 64u, 16u>::operator hls::stream<ap_uint<64>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<64u, 1u, 8u>::WidthAdjustedInputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<64u, 64u, 16u>::WidthAdjustedOutputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<64u, 1u, 8u>::operator hls::stream<ap_uint<1>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DoMemInit(unsigned int, unsigned int, unsigned int, unsigned int, ap_uint<64>)' into 'BlackBoxJam(ap_uint<64>*, ap_uint<64>*, bool, unsigned int, unsigned int, unsigned int, unsigned int, ap_uint<64>, unsigned int)' (../top.cpp:154:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8weights8': Complete partitioning on dimension 1. (../top.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8threshs7': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:26:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8weights7': Complete partitioning on dimension 1. (../top.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8threshs6': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8weights6': Complete partitioning on dimension 1. (../top.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8threshs5': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8weights5': Complete partitioning on dimension 1. (../top.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8threshs4': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8weights4': Complete partitioning on dimension 1. (../top.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8threshs3': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8weights3': Complete partitioning on dimension 1. (../top.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8threshs2': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8weights2': Complete partitioning on dimension 1. (../top.cpp:11:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8threshs1': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8weights1': Complete partitioning on dimension 1. (../top.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8threshs0': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8weights0': Complete partitioning on dimension 1. (../top.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'inputBuf': Complete partitioning on dimension 1. (../slidingwindow.h:88:33)
INFO: [HLS 214-248] Applying array_partition to 'inputBuf': Complete partitioning on dimension 1. (../mvau.hpp:108:6)
INFO: [HLS 214-248] Applying array_partition to 'accu': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../mvau.hpp:112:33)
INFO: [HLS 214-364] Automatically inlining function 'ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0> Caster<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0> >::cast<8>(ap_int<8> const&)' to improve effectiveness of pipeline pragma in function 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../interpret.hpp:216:14)
INFO: [HLS 214-115] Multiple burst reads of length 6144 and bit width 64 in loop 'VITIS_LOOP_140_1'(../dma.h:140:21) has been inferred on bundle 'hostmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../dma.h:140:21)
INFO: [HLS 214-115] Multiple burst reads of length 384 and bit width 64 in loop 'VITIS_LOOP_140_1'(../dma.h:140:21) has been inferred on bundle 'hostmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../dma.h:140:21)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 64 in loop 'VITIS_LOOP_153_1'(../dma.h:153:21) has been inferred on bundle 'hostmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../dma.h:153:21)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 64 in loop 'VITIS_LOOP_153_1'(../dma.h:153:21) has been inferred on bundle 'hostmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../dma.h:153:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 64.388 seconds; current allocated memory: 156.449 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 156.820 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.459 seconds; current allocated memory: 206.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::less<ap_int<16> >::operator()' into 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' (../activations.hpp:142->../mvau.hpp:166) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.961 seconds; current allocated memory: 235.855 MB.
INFO: [XFORM 203-602] Inlining function 'std::less<ap_int<16> >::operator()' into 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' (../activations.hpp:142->../mvau.hpp:166) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_300_3_proc' (../streamtools.h:300) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_268_1_proc' (../streamtools.h:268) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_300_3_proc' (../streamtools.h:300) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_268_1_proc' (../streamtools.h:268) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_300_3_proc' (../streamtools.h:300) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_268_1_proc' (../streamtools.h:268) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_300_3_proc' (../streamtools.h:300) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_268_1_proc' (../streamtools.h:268) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_300_3_proc' (../streamtools.h:300) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_268_1_proc' (../streamtools.h:268) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_300_3_proc' (../streamtools.h:300) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_268_1_proc' (../streamtools.h:268) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_300_3_proc' (../streamtools.h:300) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_268_1_proc' (../streamtools.h:268) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_300_3_proc' (../streamtools.h:300) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_268_1_proc' (../streamtools.h:268) to a process function for dataflow in function 'DoCompute'.
WARNING: [HLS 200-805] An internal stream 'wa_in' (../fclayer.h:104) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'wa_in.1' (../fclayer.h:104) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'wa_out.m_buffer' (../fclayer.h:105) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'wa_in.2' (../fclayer.h:104) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'wa_out.m_buffer.2' (../fclayer.h:105) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'wa_in.8' (../convlayer.h:113) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mvOut.m_buffer' (../convlayer.h:114) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'convInp' (../convlayer.h:115) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'wa_in.9' (../convlayer.h:113) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mvOut.m_buffer.6' (../convlayer.h:114) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'convInp.1' (../convlayer.h:115) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'wa_in.10' (../convlayer.h:113) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mvOut.m_buffer.7' (../convlayer.h:114) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'convInp.2' (../convlayer.h:115) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'wa_in.11' (../convlayer.h:113) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mvOut.m_buffer.8' (../convlayer.h:114) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'convInp.3' (../convlayer.h:115) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'wa_in.12' (../convlayer.h:113) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mvOut.m_buffer.9' (../convlayer.h:114) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'convInp.4' (../convlayer.h:115) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mvOut.m_buffer.10' (../convlayer.h:114) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'convInp.5' (../convlayer.h:115) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inter0' (../top.cpp:97) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inter0_1' (../top.cpp:98) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inter2' (../top.cpp:103) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inter5' (../top.cpp:108) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'memOutStrm' (../top.cpp:119) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'DoCompute' (../top.cpp:96:1), detected/extracted 44 process function(s): 
	 'entry_proc'
	 'Mem2Stream_Batch<64u, 3072u>'
	 'StreamingDataWidthConverter_Batch<64u, 192u, 384u>'
	 'StreamingDataWidthConverter_Batch<192u, 24u, 128u>'
	 'ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u>'
	 'DoCompute_Block_entry5993_proc'
	 'Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>'
	 'DoCompute_Loop_VITIS_LOOP_300_3_proc26'
	 'DoCompute_Loop_VITIS_LOOP_268_1_proc27'
	 'ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u>'
	 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI7ap_uintILi64EELi0EEEj.exit.loopexit61_proc'
	 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>'
	 'DoCompute_Loop_VITIS_LOOP_300_3_proc228'
	 'StreamingMaxPool_Batch<28u, 2u, 64u>'
	 'DoCompute_Loop_VITIS_LOOP_268_1_proc329'
	 'ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>'
	 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI7ap_uintILi64EELi0EEEj.exit.loopexit66_proc'
	 'Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>'
	 'DoCompute_Loop_VITIS_LOOP_300_3_proc4'
	 'DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loopexit_proc'
	 'DoCompute_Loop_VITIS_LOOP_268_1_proc6'
	 'ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u>'
	 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6streamI7ap_uintILi128EELi0EEEj.exit.loopexit70_proc'
	 'Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>'
	 'DoCompute_Loop_VITIS_LOOP_300_3_proc830'
	 'StreamingMaxPool_Batch<10u, 2u, 128u>'
	 'DoCompute_Loop_VITIS_LOOP_268_1_proc9'
	 'ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u>'
	 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI7ap_uintILi128EELi0EEEj.exit.loopexit75_proc'
	 'Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>'
	 'DoCompute_Loop_VITIS_LOOP_300_3_proc11'
	 'DoCompute_Loop_VITIS_LOOP_268_1_proc13'
	 'ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u>'
	 'Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>'
	 'DoCompute_Loop_VITIS_LOOP_300_3_proc1531'
	 'DoCompute_Loop_VITIS_LOOP_268_1_proc16'
	 'Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>'
	 'DoCompute_Loop_VITIS_LOOP_300_3_proc18'
	 'DoCompute_Loop_VITIS_LOOP_268_1_proc20'
	 'Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>'
	 'DoCompute_Loop_VITIS_LOOP_300_3_proc22'
	 'DoCompute_Loop_VITIS_LOOP_268_1_proc24'
	 'Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>'
	 'Stream2Mem_Batch<64u, 128u>'.
INFO: [XFORM 203-11] Balancing expressions in function 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' (../mvau.hpp:67:21)...2016 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' (../mvau.hpp:67:21)...1008 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' (../mvau.hpp:67:21)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' (../mvau.hpp:67:21)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' (../mvau.hpp:67:21)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' (../mvau.hpp:67:21)...252 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' (../mvau.hpp:67:21)...1008 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 13.69 seconds; current allocated memory: 323.359 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_104_1'(../slidingwindow.h:104:20) and 'VITIS_LOOP_105_2'(../slidingwindow.h:105:23) in function 'ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_104_1'(../slidingwindow.h:104:20) and 'VITIS_LOOP_105_2'(../slidingwindow.h:105:23) in function 'ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_104_1'(../slidingwindow.h:104:20) and 'VITIS_LOOP_105_2'(../slidingwindow.h:105:23) in function 'ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_104_1'(../slidingwindow.h:104:20) and 'VITIS_LOOP_105_2'(../slidingwindow.h:105:23) in function 'ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_104_1'(../slidingwindow.h:104:20) and 'VITIS_LOOP_105_2'(../slidingwindow.h:105:23) in function 'ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_104_1'(../slidingwindow.h:104:20) and 'VITIS_LOOP_105_2'(../slidingwindow.h:105:23) in function 'ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_3' (../maxpool.h:74:22) in function 'StreamingMaxPool_Batch<28u, 2u, 64u>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_109_1' (../maxpool.h:109:21) in function 'StreamingMaxPool_Batch<28u, 2u, 64u>' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_3' (../maxpool.h:74:22) in function 'StreamingMaxPool_Batch<10u, 2u, 128u>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_109_1' (../maxpool.h:109:21) in function 'StreamingMaxPool_Batch<10u, 2u, 128u>' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_1' (../slidingwindow.h:104:20) in function 'ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u>'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_1' (../slidingwindow.h:104:20) in function 'ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_1' (../slidingwindow.h:104:20) in function 'ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u>'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_1' (../slidingwindow.h:104:20) in function 'ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u>'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_1' (../slidingwindow.h:104:20) in function 'ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u>'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_1' (../slidingwindow.h:104:20) in function 'ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u>'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [HLS 200-1449] Process Matrix_Vector_Activate_Batch.4 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Matrix_Vector_Activate_Batch has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Matrix_Vector_Activate_Batch.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Matrix_Vector_Activate_Batch.8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Matrix_Vector_Activate_Batch.7 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Matrix_Vector_Activate_Batch.6 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Matrix_Vector_Activate_Batch.5 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Matrix_Vector_Activate_Batch.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Matrix_Vector_Activate_Batch.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 22.237 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BlackBoxJam' ...
WARNING: [SYN 201-103] Legalizing function name 'Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16' to 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16'.
WARNING: [SYN 201-103] Legalizing function name 'Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1' to 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1'.
WARNING: [SYN 201-103] Legalizing function name 'Mem2Stream_Batch<64u, 3072u>' to 'Mem2Stream_Batch_64u_3072u_s'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3' to 'StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthConverter_Batch<64u, 192u, 384u>' to 'StreamingDataWidthConverter_Batch_64u_192u_384u_s'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1' to 'StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthConverter_Batch<192u, 24u, 128u>' to 'StreamingDataWidthConverter_Batch_192u_24u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u>' to 'ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1' to 'Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.4' to 'Matrix_Vector_Activate_Batch_4'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u>' to 'ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s'.
WARNING: [SYN 201-103] Legalizing function name 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI' to 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' to 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6' to 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMaxPool_Batch<28u, 2u, 64u>' to 'StreamingMaxPool_Batch_28u_2u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>' to 'ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s'.
WARNING: [SYN 201-103] Legalizing function name 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI' to 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1' to 'Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.1' to 'Matrix_Vector_Activate_Batch_1'.
WARNING: [SYN 201-103] Legalizing function name 'DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop' to 'DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u>' to 'ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s'.
WARNING: [SYN 201-103] Legalizing function name 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream' to 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1' to 'Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.8' to 'Matrix_Vector_Activate_Batch_8'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' to 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6' to 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMaxPool_Batch<10u, 2u, 128u>' to 'StreamingMaxPool_Batch_10u_2u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u>' to 'ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s'.
WARNING: [SYN 201-103] Legalizing function name 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI' to 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1' to 'Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.7' to 'Matrix_Vector_Activate_Batch_7'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u>' to 'ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1' to 'Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.6' to 'Matrix_Vector_Activate_Batch_6'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1' to 'Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.5' to 'Matrix_Vector_Activate_Batch_5'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1' to 'Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.3' to 'Matrix_Vector_Activate_Batch_3'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1' to 'Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.2' to 'Matrix_Vector_Activate_Batch_2'.
WARNING: [SYN 201-103] Legalizing function name 'Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15' to 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15'.
WARNING: [SYN 201-103] Legalizing function name 'Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1' to 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1'.
WARNING: [SYN 201-103] Legalizing function name 'Stream2Mem_Batch<64u, 128u>' to 'Stream2Mem_Batch_64u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.975 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_140_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_140_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem2Stream_Batch_64u_3072u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_300_3'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3' consists of the following:
	'load' operation 32 bit ('i_load', ../streamtools.h:307->../top.cpp:126) on local variable 'i', ../streamtools.h:298->../top.cpp:126 [21]  (0.000 ns)
	'add' operation 32 bit ('i', ../streamtools.h:307->../top.cpp:126) [26]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln309', ../streamtools.h:309->../top.cpp:126) [27]  (2.552 ns)
	'store' operation 0 bit ('i_write_ln298', ../streamtools.h:298->../top.cpp:126) of variable 'i', ../streamtools.h:307->../top.cpp:126 on local variable 'i', ../streamtools.h:298->../top.cpp:126 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthConverter_Batch_64u_192u_384u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_268_1'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1' consists of the following:
	'load' operation 32 bit ('o', ../streamtools.h:280->../top.cpp:127) on local variable 'o', ../streamtools.h:266->../top.cpp:127 [15]  (0.000 ns)
	'add' operation 32 bit ('o', ../streamtools.h:280->../top.cpp:127) [35]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln282', ../streamtools.h:282->../top.cpp:127) [36]  (2.552 ns)
	'select' operation 32 bit ('o', ../streamtools.h:282->../top.cpp:127) [37]  (0.698 ns)
	'store' operation 0 bit ('o_write_ln266', ../streamtools.h:266->../top.cpp:127) of variable 'o', ../streamtools.h:282->../top.cpp:127 on local variable 'o', ../streamtools.h:266->../top.cpp:127 [39]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthConverter_Batch_192u_24u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2' consists of the following:
	'load' operation 32 bit ('current_block_write', ../slidingwindow.h:98) on local variable 'current_block_write', ../slidingwindow.h:98 [38]  (0.000 ns)
	'add' operation 32 bit ('current_block_write', ../slidingwindow.h:164) [152]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln165', ../slidingwindow.h:165) [153]  (2.552 ns)
	'select' operation 32 bit ('current_block_write', ../slidingwindow.h:165) [154]  (0.698 ns)
	'store' operation 0 bit ('current_block_write_11_write_ln98', ../slidingwindow.h:98) of variable 'current_block_write', ../slidingwindow.h:165 on local variable 'current_block_write', ../slidingwindow.h:98 [156]  (1.707 ns)
	blocking operation 0.1607 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Block_entry5993_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_122_1'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1' consists of the following:
	'load' operation 32 bit ('nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:129) on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129 [76]  (0.000 ns)
	'add' operation 32 bit ('nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:129) [521]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln173', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:129) [522]  (2.552 ns)
	'select' operation 32 bit ('nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:129) [524]  (0.698 ns)
	'store' operation 0 bit ('nf_13_write_ln137', ../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129) of variable 'nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:129 on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129 [525]  (1.588 ns)
	blocking operation 0.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_300_3'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3' consists of the following:
	'load' operation 32 bit ('i_load', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:129) on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:129 [21]  (0.000 ns)
	'add' operation 32 bit ('i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:129) [26]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln309', ../streamtools.h:309->../streamtools.h:754->../convlayer.h:122->../top.cpp:129) [27]  (2.552 ns)
	'store' operation 0 bit ('i_write_ln298', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:129) of variable 'i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:129 on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:129 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_268_1'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1' consists of the following:
	'load' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:130) on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:130 [15]  (0.000 ns)
	'add' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:130) [35]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln282', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:130) [36]  (2.552 ns)
	'select' operation 32 bit ('o', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:130) [37]  (0.698 ns)
	'store' operation 0 bit ('o_write_ln266', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:130) of variable 'o', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:130 on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:130 [39]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' consists of the following:
	'load' operation 32 bit ('current_block_write', ../slidingwindow.h:98) on local variable 'current_block_write', ../slidingwindow.h:98 [40]  (0.000 ns)
	'add' operation 32 bit ('current_block_write', ../slidingwindow.h:164) [168]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln165', ../slidingwindow.h:165) [169]  (2.552 ns)
	'select' operation 32 bit ('current_block_write', ../slidingwindow.h:165) [170]  (0.698 ns)
	'store' operation 0 bit ('current_block_write_1_write_ln98', ../slidingwindow.h:98) of variable 'current_block_write', ../slidingwindow.h:165 on local variable 'current_block_write', ../slidingwindow.h:98 [172]  (1.707 ns)
	blocking operation 0.1607 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_122_1'
WARNING: [HLS 200-871] Estimated clock period (9.883 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1' consists of the following:
	'load' operation 16 bit ('accu_31_load', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:130) on local variable 'accu', ../mvau.hpp:112->../convlayer.h:118->../top.cpp:130 [255]  (0.000 ns)
	'select' operation 16 bit ('accu', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:130) [258]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_992', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130) [6280]  (2.077 ns)
	'add' operation 16 bit ('add_ln169_994', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130) [6283]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_998', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130) [6290]  (3.903 ns)
	'add' operation 16 bit ('add_ln169_1006', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130) [6305]  (0.000 ns)
	'add' operation 16 bit ('accu', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130) [6337]  (3.903 ns)
	'store' operation 0 bit ('accu_31_write_ln112', ../mvau.hpp:112->../convlayer.h:118->../top.cpp:130) of variable 'accu', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130 on local variable 'accu', ../mvau.hpp:112->../convlayer.h:118->../top.cpp:130 [6455]  (0.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21 seconds. CPU system time: 0 seconds. Elapsed time: 25.555 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.767 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.456 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_300_3'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3' consists of the following:
	'load' operation 32 bit ('i_16_load', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:130) on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:130 [21]  (0.000 ns)
	'add' operation 32 bit ('i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:130) [26]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln309', ../streamtools.h:309->../streamtools.h:754->../convlayer.h:122->../top.cpp:130) [27]  (2.552 ns)
	'store' operation 0 bit ('i_16_write_ln298', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:130) of variable 'i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:130 on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:130 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_3_VITIS_LOOP_75_4'.
WARNING: [HLS 200-880] The II Violation in module 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' (loop 'VITIS_LOOP_74_3_VITIS_LOOP_75_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('inter2_read', ../maxpool.h:79->../maxpool.h:110) on port 'inter2' (../maxpool.h:79->../maxpool.h:110) and fifo read operation ('acc', ../maxpool.h:79->../maxpool.h:110) on port 'inter2' (../maxpool.h:79->../maxpool.h:110).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_74_3_VITIS_LOOP_75_4'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' consists of the following:
	'store' operation 0 bit ('xp_write_ln75', ../maxpool.h:75->../maxpool.h:110) of constant 0 on local variable 'xp', ../maxpool.h:75->../maxpool.h:110 [7]  (1.588 ns)
	'load' operation 4 bit ('xp_load', ../maxpool.h:75->../maxpool.h:110) on local variable 'xp', ../maxpool.h:75->../maxpool.h:110 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln75', ../maxpool.h:75->../maxpool.h:110) [18]  (1.735 ns)
	'select' operation 4 bit ('select_ln74', ../maxpool.h:74->../maxpool.h:110) [19]  (1.024 ns)
	'add' operation 4 bit ('add_ln75', ../maxpool.h:75->../maxpool.h:110) [29]  (1.735 ns)
	'store' operation 0 bit ('xp_write_ln75', ../maxpool.h:75->../maxpool.h:110) of variable 'add_ln75', ../maxpool.h:75->../maxpool.h:110 on local variable 'xp', ../maxpool.h:75->../maxpool.h:110 [31]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Batch_28u_2u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_268_1'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1' consists of the following:
	'load' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:133) on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:133 [15]  (0.000 ns)
	'add' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:133) [35]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln282', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:133) [36]  (2.552 ns)
	'select' operation 32 bit ('o', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:133) [37]  (0.698 ns)
	'store' operation 0 bit ('o_5_write_ln266', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:133) of variable 'o', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:133 on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:133 [39]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1' consists of the following:
	'load' operation 32 bit ('current_block_write', ../slidingwindow.h:98) on local variable 'current_block_write', ../slidingwindow.h:98 [40]  (0.000 ns)
	'add' operation 32 bit ('current_block_write', ../slidingwindow.h:164) [168]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln165', ../slidingwindow.h:165) [169]  (2.552 ns)
	'select' operation 32 bit ('current_block_write', ../slidingwindow.h:165) [170]  (0.698 ns)
	'store' operation 0 bit ('current_block_write_7_write_ln98', ../slidingwindow.h:98) of variable 'current_block_write', ../slidingwindow.h:165 on local variable 'current_block_write', ../slidingwindow.h:98 [172]  (1.707 ns)
	blocking operation 0.1607 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_122_1'
WARNING: [HLS 200-871] Estimated clock period (9.883 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1' consists of the following:
	'load' operation 16 bit ('p_0_0_037_15149_i_load', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:133) on local variable 'p_0_0_037_15149_i' [191]  (0.000 ns)
	'select' operation 16 bit ('select_ln137', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:133) [194]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_1193', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) [3192]  (2.077 ns)
	'add' operation 16 bit ('add_ln169_1195', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) [3195]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_1199', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) [3202]  (3.903 ns)
	'add' operation 16 bit ('add_ln169_1207', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) [3217]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_1224', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) [3249]  (3.903 ns)
	'store' operation 0 bit ('p_0_0_037_15149_i_write_ln169', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) of variable 'add_ln169_1224', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133 on local variable 'p_0_0_037_15149_i' [3319]  (0.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.988 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.874 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.811 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_300_3'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3' consists of the following:
	'load' operation 32 bit ('i_load', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:133) on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:133 [21]  (0.000 ns)
	'add' operation 32 bit ('i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:133) [26]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln309', ../streamtools.h:309->../streamtools.h:754->../convlayer.h:122->../top.cpp:133) [27]  (2.552 ns)
	'store' operation 0 bit ('i_write_ln298', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:133) of variable 'i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:133 on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:133 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_268_1'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1' consists of the following:
	'load' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:134) on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:134 [15]  (0.000 ns)
	'add' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:134) [35]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln282', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:134) [36]  (2.552 ns)
	'select' operation 32 bit ('o', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:134) [37]  (0.698 ns)
	'store' operation 0 bit ('o_write_ln266', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:134) of variable 'o', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:134 on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:134 [39]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5' consists of the following:
	'load' operation 32 bit ('current_block_write', ../slidingwindow.h:98) on local variable 'current_block_write', ../slidingwindow.h:98 [40]  (0.000 ns)
	'add' operation 32 bit ('current_block_write', ../slidingwindow.h:164) [168]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln165', ../slidingwindow.h:165) [169]  (2.552 ns)
	'select' operation 32 bit ('current_block_write', ../slidingwindow.h:165) [170]  (0.698 ns)
	'store' operation 0 bit ('current_block_write_1_write_ln98', ../slidingwindow.h:98) of variable 'current_block_write', ../slidingwindow.h:165 on local variable 'current_block_write', ../slidingwindow.h:98 [172]  (1.707 ns)
	blocking operation 0.1607 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_122_1'
WARNING: [HLS 200-871] Estimated clock period (9.883 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1' consists of the following:
	'load' operation 16 bit ('p_0_0_037_15149_i_load', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:134) on local variable 'p_0_0_037_15149_i' [281]  (0.000 ns)
	'select' operation 16 bit ('select_ln137', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:134) [284]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_480', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) [3282]  (2.077 ns)
	'add' operation 16 bit ('add_ln169_482', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) [3285]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_486', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) [3292]  (3.903 ns)
	'add' operation 16 bit ('add_ln169_494', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) [3307]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_511', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) [3339]  (3.903 ns)
	'store' operation 0 bit ('p_0_0_037_15149_i_write_ln169', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) of variable 'add_ln169_511', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134 on local variable 'p_0_0_037_15149_i' [3409]  (0.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 6.03 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.917 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_300_3'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3' consists of the following:
	'load' operation 32 bit ('i_load', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:134) on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:134 [21]  (0.000 ns)
	'add' operation 32 bit ('i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:134) [26]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln309', ../streamtools.h:309->../streamtools.h:754->../convlayer.h:122->../top.cpp:134) [27]  (2.552 ns)
	'store' operation 0 bit ('i_write_ln298', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:134) of variable 'i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:134 on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:134 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc830' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_3_VITIS_LOOP_75_4'.
WARNING: [HLS 200-880] The II Violation in module 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' (loop 'VITIS_LOOP_74_3_VITIS_LOOP_75_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('inter5_read', ../maxpool.h:79->../maxpool.h:110) on port 'inter5' (../maxpool.h:79->../maxpool.h:110) and fifo read operation ('acc', ../maxpool.h:79->../maxpool.h:110) on port 'inter5' (../maxpool.h:79->../maxpool.h:110).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_74_3_VITIS_LOOP_75_4'
WARNING: [HLS 200-871] Estimated clock period (7.456 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' consists of the following:
	'store' operation 0 bit ('xp_write_ln75', ../maxpool.h:75->../maxpool.h:110) of constant 0 on local variable 'xp', ../maxpool.h:75->../maxpool.h:110 [7]  (1.588 ns)
	'load' operation 3 bit ('xp_load', ../maxpool.h:75->../maxpool.h:110) on local variable 'xp', ../maxpool.h:75->../maxpool.h:110 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln75', ../maxpool.h:75->../maxpool.h:110) [18]  (1.650 ns)
	'select' operation 3 bit ('select_ln74', ../maxpool.h:74->../maxpool.h:110) [19]  (0.980 ns)
	'add' operation 3 bit ('add_ln75', ../maxpool.h:75->../maxpool.h:110) [29]  (1.650 ns)
	'store' operation 0 bit ('xp_write_ln75', ../maxpool.h:75->../maxpool.h:110) of variable 'add_ln75', ../maxpool.h:75->../maxpool.h:110 on local variable 'xp', ../maxpool.h:75->../maxpool.h:110 [31]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Batch_10u_2u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_268_1'
WARNING: [HLS 200-871] Estimated clock period (8.978 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_268_1_proc9' consists of the following:
	'store' operation 0 bit ('o_write_ln266', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:138) of constant 0 on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:138 [11]  (1.588 ns)
	'load' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:138) on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:138 [15]  (0.000 ns)
	'add' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:138) [35]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln282', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:138) [36]  (2.552 ns)
	'select' operation 32 bit ('o', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:138) [37]  (0.698 ns)
	'store' operation 0 bit ('o_write_ln266', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:138) of variable 'o', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:138 on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:138 [39]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4' consists of the following:
	'load' operation 32 bit ('current_block_write', ../slidingwindow.h:98) on local variable 'current_block_write', ../slidingwindow.h:98 [40]  (0.000 ns)
	'add' operation 32 bit ('current_block_write', ../slidingwindow.h:164) [168]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln165', ../slidingwindow.h:165) [169]  (2.552 ns)
	'select' operation 32 bit ('current_block_write', ../slidingwindow.h:165) [170]  (0.698 ns)
	'store' operation 0 bit ('current_block_write_6_write_ln98', ../slidingwindow.h:98) of variable 'current_block_write', ../slidingwindow.h:165 on local variable 'current_block_write', ../slidingwindow.h:98 [172]  (1.707 ns)
	blocking operation 0.1607 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_122_1'
WARNING: [HLS 200-871] Estimated clock period (9.883 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1' consists of the following:
	'load' operation 16 bit ('p_0_0_037_353_i_load', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:138) on local variable 'p_0_0_037_353_i' [233]  (0.000 ns)
	'select' operation 16 bit ('select_ln137', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:138) [236]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_607', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) [966]  (2.077 ns)
	'add' operation 16 bit ('add_ln169_609', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) [969]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_613', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) [976]  (3.903 ns)
	'add' operation 16 bit ('add_ln169_621', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) [991]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_638', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) [1023]  (3.903 ns)
	'store' operation 0 bit ('p_0_0_037_353_i_write_ln169', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) of variable 'add_ln169_638', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138 on local variable 'p_0_0_037_353_i' [1057]  (0.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.001 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_300_3'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3' consists of the following:
	'load' operation 32 bit ('i_load', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:138) on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:138 [21]  (0.000 ns)
	'add' operation 32 bit ('i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:138) [26]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln309', ../streamtools.h:309->../streamtools.h:754->../convlayer.h:122->../top.cpp:138) [27]  (2.552 ns)
	'store' operation 0 bit ('i_write_ln298', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:138) of variable 'i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:138 on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:138 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_268_1'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1' consists of the following:
	'load' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:139) on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:139 [15]  (0.000 ns)
	'add' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:139) [35]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln282', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:139) [36]  (2.552 ns)
	'select' operation 32 bit ('o', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:139) [37]  (0.698 ns)
	'store' operation 0 bit ('o_write_ln266', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:139) of variable 'o', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:139 on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:139 [39]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3' consists of the following:
	'load' operation 32 bit ('k_y_load', ../slidingwindow.h:124) on local variable 'k_y', ../slidingwindow.h:102 [56]  (0.000 ns)
	'add' operation 32 bit ('k_y', ../slidingwindow.h:124) [59]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln138', ../slidingwindow.h:138) [91]  (2.552 ns)
	'select' operation 32 bit ('inp', ../slidingwindow.h:138) [92]  (0.698 ns)
	'store' operation 0 bit ('inp_write_ln102', ../slidingwindow.h:102) of variable 'inp', ../slidingwindow.h:138 on local variable 'inp', ../slidingwindow.h:102 [94]  (1.707 ns)
	blocking operation 0.1607 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_122_1'
WARNING: [HLS 200-871] Estimated clock period (9.883 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1' consists of the following:
	'load' operation 16 bit ('p_0_0_03623_i_load', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:139) on local variable 'p_0_0_03623_i' [401]  (0.000 ns)
	'select' operation 16 bit ('select_ln137', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:139) [404]  (0.000 ns)
	'add' operation 16 bit ('add_ln169', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139) [567]  (2.077 ns)
	'add' operation 16 bit ('add_ln169_640', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139) [570]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_644', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139) [577]  (3.903 ns)
	'add' operation 16 bit ('add_ln169_652', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139) [592]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_669', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139) [624]  (3.903 ns)
	'store' operation 0 bit ('p_0_0_03623_i_write_ln169', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139) of variable 'add_ln169_669', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139 on local variable 'p_0_0_03623_i' [648]  (0.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_300_3'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3' consists of the following:
	'load' operation 32 bit ('i_load', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:139) on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:139 [21]  (0.000 ns)
	'add' operation 32 bit ('i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:139) [26]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln309', ../streamtools.h:309->../streamtools.h:754->../convlayer.h:122->../top.cpp:139) [27]  (2.552 ns)
	'store' operation 0 bit ('i_write_ln298', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:139) of variable 'i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:139 on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:139 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc1531' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_268_1'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1' consists of the following:
	'load' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../fclayer.h:104->../top.cpp:142) on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../fclayer.h:104->../top.cpp:142 [15]  (0.000 ns)
	'add' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../fclayer.h:104->../top.cpp:142) [35]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln282', ../streamtools.h:282->../streamtools.h:720->../fclayer.h:104->../top.cpp:142) [36]  (2.552 ns)
	'select' operation 32 bit ('o', ../streamtools.h:282->../streamtools.h:720->../fclayer.h:104->../top.cpp:142) [37]  (0.698 ns)
	'store' operation 0 bit ('o_write_ln266', ../streamtools.h:266->../streamtools.h:720->../fclayer.h:104->../top.cpp:142) of variable 'o', ../streamtools.h:282->../streamtools.h:720->../fclayer.h:104->../top.cpp:142 on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../fclayer.h:104->../top.cpp:142 [39]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_122_1'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1' consists of the following:
	'load' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:142) on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../fclayer.h:107->../top.cpp:142 [86]  (0.000 ns)
	'add' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:142) [406]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln173', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:142) [407]  (2.552 ns)
	'select' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:142) [409]  (0.698 ns)
	'store' operation 0 bit ('nf_10_write_ln137', ../activations.hpp:137->../mvau.hpp:166->../fclayer.h:107->../top.cpp:142) of variable 'nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:142 on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../fclayer.h:107->../top.cpp:142 [410]  (1.588 ns)
	blocking operation 0.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 1.307 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_300_3'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3' consists of the following:
	'load' operation 32 bit ('i_load', ../streamtools.h:307->../streamtools.h:754->../fclayer.h:111->../top.cpp:142) on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../fclayer.h:111->../top.cpp:142 [21]  (0.000 ns)
	'add' operation 32 bit ('i', ../streamtools.h:307->../streamtools.h:754->../fclayer.h:111->../top.cpp:142) [26]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln309', ../streamtools.h:309->../streamtools.h:754->../fclayer.h:111->../top.cpp:142) [27]  (2.552 ns)
	'store' operation 0 bit ('i_write_ln298', ../streamtools.h:298->../streamtools.h:754->../fclayer.h:111->../top.cpp:142) of variable 'i', ../streamtools.h:307->../streamtools.h:754->../fclayer.h:111->../top.cpp:142 on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../fclayer.h:111->../top.cpp:142 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_268_1'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1' consists of the following:
	'load' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../fclayer.h:104->../top.cpp:144) on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../fclayer.h:104->../top.cpp:144 [15]  (0.000 ns)
	'add' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../fclayer.h:104->../top.cpp:144) [35]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln282', ../streamtools.h:282->../streamtools.h:720->../fclayer.h:104->../top.cpp:144) [36]  (2.552 ns)
	'select' operation 32 bit ('o', ../streamtools.h:282->../streamtools.h:720->../fclayer.h:104->../top.cpp:144) [37]  (0.698 ns)
	'store' operation 0 bit ('o_write_ln266', ../streamtools.h:266->../streamtools.h:720->../fclayer.h:104->../top.cpp:144) of variable 'o', ../streamtools.h:282->../streamtools.h:720->../fclayer.h:104->../top.cpp:144 on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../fclayer.h:104->../top.cpp:144 [39]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.309 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.309 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_122_1'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1' consists of the following:
	'load' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:144) on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../fclayer.h:107->../top.cpp:144 [86]  (0.000 ns)
	'add' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:144) [433]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln173', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:144) [434]  (2.552 ns)
	'select' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:144) [436]  (0.698 ns)
	'store' operation 0 bit ('nf_14_write_ln137', ../activations.hpp:137->../mvau.hpp:166->../fclayer.h:107->../top.cpp:144) of variable 'nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:144 on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../fclayer.h:107->../top.cpp:144 [437]  (1.588 ns)
	blocking operation 0.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 1.313 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.313 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_300_3'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3' consists of the following:
	'load' operation 32 bit ('i_load', ../streamtools.h:307->../streamtools.h:754->../fclayer.h:111->../top.cpp:144) on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../fclayer.h:111->../top.cpp:144 [21]  (0.000 ns)
	'add' operation 32 bit ('i', ../streamtools.h:307->../streamtools.h:754->../fclayer.h:111->../top.cpp:144) [26]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln309', ../streamtools.h:309->../streamtools.h:754->../fclayer.h:111->../top.cpp:144) [27]  (2.552 ns)
	'store' operation 0 bit ('i_write_ln298', ../streamtools.h:298->../streamtools.h:754->../fclayer.h:111->../top.cpp:144) of variable 'i', ../streamtools.h:307->../streamtools.h:754->../fclayer.h:111->../top.cpp:144 on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../fclayer.h:111->../top.cpp:144 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.314 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.314 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_268_1'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1' consists of the following:
	'load' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../fclayer.h:104->../top.cpp:146) on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../fclayer.h:104->../top.cpp:146 [15]  (0.000 ns)
	'add' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../fclayer.h:104->../top.cpp:146) [35]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln282', ../streamtools.h:282->../streamtools.h:720->../fclayer.h:104->../top.cpp:146) [36]  (2.552 ns)
	'select' operation 32 bit ('o', ../streamtools.h:282->../streamtools.h:720->../fclayer.h:104->../top.cpp:146) [37]  (0.698 ns)
	'store' operation 0 bit ('o_write_ln266', ../streamtools.h:266->../streamtools.h:720->../fclayer.h:104->../top.cpp:146) of variable 'o', ../streamtools.h:282->../streamtools.h:720->../fclayer.h:104->../top.cpp:146 on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../fclayer.h:104->../top.cpp:146 [39]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.314 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.315 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_122_1'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1' consists of the following:
	'load' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:146) on local variable 'nf', ../mvau.hpp:115->../fclayer.h:107->../top.cpp:146 [539]  (0.000 ns)
	'add' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:146) [2650]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln173', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:146) [2651]  (2.552 ns)
	'select' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:146) [2653]  (0.698 ns)
	'store' operation 0 bit ('nf_write_ln115', ../mvau.hpp:115->../fclayer.h:107->../top.cpp:146) of variable 'nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:146 on local variable 'nf', ../mvau.hpp:115->../fclayer.h:107->../top.cpp:146 [2654]  (1.588 ns)
	blocking operation 0.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.907 seconds; current allocated memory: 1.337 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.708 seconds; current allocated memory: 1.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 1.337 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.337 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.337 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Stream2Mem_Batch_64u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.337 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (7.774 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute' consists of the following:
	'call' operation 0 bit ('_ln96', ../top.cpp:96) to 'DoCompute_Loop_VITIS_LOOP_268_1_proc9' [419]  (7.774 ns)

INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0 (from DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0 to ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0 (from DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Stream2Mem_Batch_64u_128u_U0 (from entry_proc_U0 to Stream2Mem_Batch_64u_128u_U0) to 37 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mul_ln121_cast_loc_channel (from DoCompute_Block_entry5993_proc_U0 to Matrix_Vector_Activate_Batch_4_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mul_ln121_1_cast_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0 to Matrix_Vector_Activate_Batch_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO shl_ln121_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0 to DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO add_ln121_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0 to Matrix_Vector_Activate_Batch_1_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO totalIters_11_loc_c135_channel (from DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO totalIters_10_loc_c137_channel (from DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO totalIters_16_loc_c139_channel (from DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0 to DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0) to 31 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO totalIters_13_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO totalIters_13_cast_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0 to Matrix_Vector_Activate_Batch_8_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO shl_ln121_2_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO add_ln121_1_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0 to Matrix_Vector_Activate_Batch_7_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO inter7 (from DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO inter8 (from DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.922 seconds; current allocated memory: 1.337 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BlackBoxJam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.341 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.342 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16' pipeline 'VITIS_LOOP_140_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1' pipeline 'VITIS_LOOP_140_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem2Stream_Batch_64u_3072u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem2Stream_Batch_64u_3072u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3' pipeline 'VITIS_LOOP_300_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthConverter_Batch_64u_192u_384u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthConverter_Batch_64u_192u_384u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthConverter_Batch_192u_24u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthConverter_Batch_192u_24u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2' pipeline 'VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBuf_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBuf_1_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBuf_2_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBuf_3_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBeOg' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2'.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.355 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Block_entry5993_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_30s_11ns_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Block_entry5993_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_19_4_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.646 seconds; current allocated memory: 1.368 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3' pipeline 'VITIS_LOOP_300_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_13ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline 'VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuf_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuffYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuf_1_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBufg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuf_2_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBufhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuf_3_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBufibs' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuffYi' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_15ns_46_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_30s_11ns_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_37_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.079 seconds; current allocated memory: 1.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 6.323 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3' pipeline 'VITIS_LOOP_300_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' pipeline 'VITIS_LOOP_74_3_VITIS_LOOP_75_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6' pipeline 'VITIS_LOOP_85_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Batch_28u_2u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Batch_28u_2u_64u_s'.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_StreamingMaxPool_Batch_28u_2u_64u_s_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc329'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1' pipeline 'VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBuf_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBuf_1_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBuf_2_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBuf_3_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBmb6' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1'.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBjbC' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_13ns_44_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_37_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 1.559 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 3.267 seconds; current allocated memory: 1.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3' pipeline 'VITIS_LOOP_300_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5' pipeline 'VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBuf_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBuf_1_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBuf_2_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBuf_3_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBqcK' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5'.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 1.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_13ns_44_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_73_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.782 seconds; current allocated memory: 1.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.365 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3' pipeline 'VITIS_LOOP_300_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc830' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_11ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc830'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' pipeline 'VITIS_LOOP_74_3_VITIS_LOOP_75_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6' pipeline 'VITIS_LOOP_85_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Batch_10u_2u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Batch_10u_2u_128u_s'.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_StreamingMaxPool_Batch_10u_2u_128u_s_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_268_1_proc9' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4' pipeline 'VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBuf_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBuf_1_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBuf_2_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBtde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBuf_3_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBudo' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4'.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_73_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.226 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3' pipeline 'VITIS_LOOP_300_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.381 seconds; current allocated memory: 1.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3' pipeline 'VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBuf_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBuf_1_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBuf_2_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBuf_3_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputByd2' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3'.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBvdy' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 1.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 1.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_145_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.847 seconds; current allocated memory: 1.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3' pipeline 'VITIS_LOOP_300_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc1531' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc1531'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.643 seconds; current allocated memory: 1.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3' pipeline 'VITIS_LOOP_300_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 1.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.812 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.814 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.814 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.815 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.672 seconds; current allocated memory: 1.818 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3' pipeline 'VITIS_LOOP_300_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 1.826 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_1025_9_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.863 seconds; current allocated memory: 1.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.191 seconds; current allocated memory: 1.885 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15' pipeline 'VITIS_LOOP_153_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.008 seconds; current allocated memory: 1.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1' pipeline 'VITIS_LOOP_153_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.022 seconds; current allocated memory: 1.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Stream2Mem_Batch_64u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Stream2Mem_Batch_64u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute'.
INFO: [RTMG 210-285] Implementing FIFO 'out_c_U(BlackBoxJam_fifo_w64_d38_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter0_U(BlackBoxJam_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c160_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter0_1_U(BlackBoxJam_fifo_w192_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c159_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter0_2_U(BlackBoxJam_fifo_w24_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c158_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_5_U(BlackBoxJam_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c157_U(BlackBoxJam_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(BlackBoxJam_fifo_w30_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln121_cast_loc_channel_U(BlackBoxJam_fifo_w30_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_5_U(BlackBoxJam_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter1_U(BlackBoxJam_fifo_w64_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c156_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_in_7_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c155_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_4_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c154_U(BlackBoxJam_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln121_1_cast_loc_channel_U(BlackBoxJam_fifo_w30_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_4_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter2_U(BlackBoxJam_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c153_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter3_U(BlackBoxJam_fifo_w64_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c152_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_in_6_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c151_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_3_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c150_U(BlackBoxJam_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln121_loc_channel_U(BlackBoxJam_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln121_loc_channel_U(BlackBoxJam_fifo_w28_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_3_U(BlackBoxJam_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter4_U(BlackBoxJam_fifo_w128_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c149_U(BlackBoxJam_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'totalIters_11_loc_c135_channel_U(BlackBoxJam_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'totalIters_10_loc_c137_channel_U(BlackBoxJam_fifo_w32_d25_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'totalIters_16_loc_c139_channel_U(BlackBoxJam_fifo_w32_d31_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_in_5_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'totalIters_11_loc_c_U(BlackBoxJam_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_2_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c148_U(BlackBoxJam_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'totalIters_13_loc_channel_U(BlackBoxJam_fifo_w32_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'totalIters_13_cast_loc_channel_U(BlackBoxJam_fifo_w27_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_2_U(BlackBoxJam_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter5_U(BlackBoxJam_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c147_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter6_U(BlackBoxJam_fifo_w128_d81_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c146_U(BlackBoxJam_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_in_4_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_1_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c145_U(BlackBoxJam_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln121_2_loc_channel_U(BlackBoxJam_fifo_w32_d25_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln121_1_loc_channel_U(BlackBoxJam_fifo_w24_d23_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_1_U(BlackBoxJam_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter7_U(BlackBoxJam_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_in_3_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'totalIters_10_loc_c136_U(BlackBoxJam_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c144_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_U(BlackBoxJam_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c143_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter8_U(BlackBoxJam_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c142_U(BlackBoxJam_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_in_2_U(BlackBoxJam_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'totalIters_10_loc_c_U(BlackBoxJam_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_out_m_buffer_1_U(BlackBoxJam_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c141_U(BlackBoxJam_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter9_U(BlackBoxJam_fifo_w64_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'totalIters_16_loc_c138_U(BlackBoxJam_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_in_1_U(BlackBoxJam_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_out_m_buffer_U(BlackBoxJam_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c140_U(BlackBoxJam_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter10_U(BlackBoxJam_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'totalIters_16_loc_c_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_in_U(BlackBoxJam_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'memOutStrm_U(BlackBoxJam_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Stream2Mem_Batch_64u_128u_U0_U(BlackBoxJam_start_for_Stream2Mem_Batch_64u_128u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0_U(BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0_U(BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_U(BlackBoxJam_start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_U(BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingMaxPool_Batch_28u_2u_64u_U0_U(BlackBoxJam_start_for_StreamingMaxPool_Batch_28u_2u_64u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_U(BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_U(BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingMaxPool_Batch_10u_2u_128u_U0_U(BlackBoxJam_start_for_StreamingMaxPool_Batch_10u_2u_128u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_U(BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_U(BlackBoxJam_start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.715 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BlackBoxJam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/hostmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/doInit' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/targetLayer' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/targetMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/targetInd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/targetThresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/val_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/numReps' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'BlackBoxJam' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r', 'doInit', 'targetLayer', 'targetMem', 'targetInd', 'targetThresh', 'val_r', 'numReps' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BlackBoxJam'.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_p_ZL8weights0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_p_ZL8threshs0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_p_ZL8weights1_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_p_ZL8threshs1_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_p_ZL8weights2_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_p_ZL8threshs2_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_p_ZL8weights3_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_p_ZL8weights4_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_p_ZL8threshs4_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weights5_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_threshs5_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weights6_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_threshs6_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weights7_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_p_ZL8weights8_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.245 seconds; current allocated memory: 1.909 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.017 seconds; current allocated memory: 1.936 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 12.025 seconds; current allocated memory: 1.981 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for BlackBoxJam.
INFO: [VLOG 209-307] Generating Verilog RTL for BlackBoxJam.
INFO: [HLS 200-789] **** Estimated Fmax: 101.18 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 107 seconds. CPU system time: 10 seconds. Elapsed time: 280.141 seconds; current allocated memory: 1.852 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hw/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BlackBoxJam BlackBoxJam 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file hw/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 24 seconds. CPU system time: 0 seconds. Elapsed time: 85.193 seconds; current allocated memory: 27.922 MB.
