{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493639673065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493639673081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 13:54:32 2017 " "Processing started: Mon May 01 13:54:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493639673081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639673081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Geluid_VHDL -c Geluid_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off Geluid_VHDL -c Geluid_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639673081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1493639674129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493639674129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geluid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file geluid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Geluid-behaviour " "Found design unit 1: Geluid-behaviour" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493639701764 ""} { "Info" "ISGN_ENTITY_NAME" "1 Geluid " "Found entity 1: Geluid" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493639701764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493639701764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493639701779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493639701779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493639701779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493639701779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493639701795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493639701795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701795 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Geluid " "Elaborating entity \"Geluid\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493639701920 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK Geluid.vhd(16) " "VHDL Signal Declaration warning at Geluid.vhd(16): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493639701920 "|Geluid"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_channel_audio_in Geluid.vhd(46) " "Verilog HDL or VHDL warning at Geluid.vhd(46): object \"left_channel_audio_in\" assigned a value but never read" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493639701920 "|Geluid"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_channel_audio_in Geluid.vhd(47) " "Verilog HDL or VHDL warning at Geluid.vhd(47): object \"right_channel_audio_in\" assigned a value but never read" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493639701920 "|Geluid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[0\] Geluid.vhd(75) " "Inferred latch for \"delay\[0\]\" at Geluid.vhd(75)" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701936 "|Geluid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[1\] Geluid.vhd(75) " "Inferred latch for \"delay\[1\]\" at Geluid.vhd(75)" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701936 "|Geluid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[2\] Geluid.vhd(75) " "Inferred latch for \"delay\[2\]\" at Geluid.vhd(75)" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701936 "|Geluid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[3\] Geluid.vhd(75) " "Inferred latch for \"delay\[3\]\" at Geluid.vhd(75)" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701936 "|Geluid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[4\] Geluid.vhd(75) " "Inferred latch for \"delay\[4\]\" at Geluid.vhd(75)" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701936 "|Geluid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[5\] Geluid.vhd(75) " "Inferred latch for \"delay\[5\]\" at Geluid.vhd(75)" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701936 "|Geluid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[6\] Geluid.vhd(75) " "Inferred latch for \"delay\[6\]\" at Geluid.vhd(75)" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701936 "|Geluid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[7\] Geluid.vhd(75) " "Inferred latch for \"delay\[7\]\" at Geluid.vhd(75)" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701936 "|Geluid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[8\] Geluid.vhd(75) " "Inferred latch for \"delay\[8\]\" at Geluid.vhd(75)" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701936 "|Geluid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[9\] Geluid.vhd(75) " "Inferred latch for \"delay\[9\]\" at Geluid.vhd(75)" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701936 "|Geluid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[10\] Geluid.vhd(75) " "Inferred latch for \"delay\[10\]\" at Geluid.vhd(75)" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701936 "|Geluid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[11\] Geluid.vhd(75) " "Inferred latch for \"delay\[11\]\" at Geluid.vhd(75)" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701936 "|Geluid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[12\] Geluid.vhd(75) " "Inferred latch for \"delay\[12\]\" at Geluid.vhd(75)" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701936 "|Geluid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[13\] Geluid.vhd(75) " "Inferred latch for \"delay\[13\]\" at Geluid.vhd(75)" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701936 "|Geluid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[14\] Geluid.vhd(75) " "Inferred latch for \"delay\[14\]\" at Geluid.vhd(75)" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701936 "|Geluid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[15\] Geluid.vhd(75) " "Inferred latch for \"delay\[15\]\" at Geluid.vhd(75)" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701936 "|Geluid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[16\] Geluid.vhd(75) " "Inferred latch for \"delay\[16\]\" at Geluid.vhd(75)" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701936 "|Geluid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[17\] Geluid.vhd(75) " "Inferred latch for \"delay\[17\]\" at Geluid.vhd(75)" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701936 "|Geluid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay\[18\] Geluid.vhd(75) " "Inferred latch for \"delay\[18\]\" at Geluid.vhd(75)" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639701936 "|Geluid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller Audio_Controller:AudioController1 " "Elaborating entity \"Audio_Controller\" for hierarchy \"Audio_Controller:AudioController1\"" {  } { { "Geluid.vhd" "AudioController1" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493639701982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge Audio_Controller:AudioController1\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493639701982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493639701998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493639701998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493639701998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493639702686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493639702701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639702701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639702701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639702701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639702701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639702701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639702701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639702701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639702701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639702701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639702701 ""}  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493639702701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_n441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_n441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_n441 " "Found entity 1: scfifo_n441" {  } { { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493639702826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639702826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_n441 Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated " "Elaborating entity \"scfifo_n441\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493639702826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_as31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_as31 " "Found entity 1: a_dpfifo_as31" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493639702842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639702842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_as31 Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo " "Elaborating entity \"a_dpfifo_as31\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\"" {  } { { "db/scfifo_n441.tdf" "dpfifo" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493639702842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tb1 " "Found entity 1: altsyncram_7tb1" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493639703014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639703014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tb1 Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram " "Elaborating entity \"altsyncram_7tb1\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\"" {  } { { "db/a_dpfifo_as31.tdf" "FIFOram" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493639703014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493639703170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639703170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_as31.tdf" "almost_full_comparer" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493639703170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_as31.tdf" "three_comparison" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493639703186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493639703326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639703326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_as31.tdf" "rd_ptr_msb" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493639703326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493639703483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639703483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_as31.tdf" "usedw_counter" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493639703483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493639703608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639703608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_as31.tdf" "wr_ptr" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493639703608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer Audio_Controller:AudioController1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493639704170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock Audio_Controller:AudioController1\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"Audio_Controller:AudioController1\|Audio_Clock:Audio_Clock\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493639705092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_Controller:AudioController1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Audio_Controller:AudioController1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio_Controller/Audio_Clock.v" "altpll_component" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493639705170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:AudioController1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"Audio_Controller:AudioController1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493639705170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:AudioController1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"Audio_Controller:AudioController1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493639705170 ""}  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493639705170 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 38 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 68 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 98 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 128 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 158 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 188 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 218 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 248 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 278 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 308 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 338 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 368 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 398 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 428 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 458 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 488 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 518 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 548 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 578 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 608 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 638 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 668 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 698 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 728 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 758 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 788 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 818 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 848 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 878 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 908 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 938 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 968 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 38 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 68 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 98 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 128 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 158 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 188 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 218 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 248 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 278 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 308 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 338 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 368 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 398 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 428 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 458 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 488 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 518 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 548 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 578 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 608 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 638 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 668 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 698 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 728 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 758 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 788 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 818 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 848 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 878 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 908 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 938 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/altsyncram_7tb1.tdf" 968 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639705779 "|Geluid|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1493639705779 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1493639705779 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493639707735 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1493639707735 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493639707954 "|Geluid|I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1493639707954 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1493639708313 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "80 " "80 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493639709971 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493639711065 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493639711065 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639711378 "|Geluid|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639711378 "|Geluid|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "Geluid.vhd" "" { Text "C:/Users/Martijn/Documents/fpga-theremin/GeluidVHDL/Geluid.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493639711378 "|Geluid|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1493639711378 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "441 " "Implemented 441 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493639711393 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493639711393 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1493639711393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "326 " "Implemented 326 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493639711393 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1493639711393 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1493639711393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493639711393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "686 " "Peak virtual memory: 686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493639711565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 01 13:55:11 2017 " "Processing ended: Mon May 01 13:55:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493639711565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493639711565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493639711565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493639711565 ""}
