15438b325987 ("drm/i915/alpm: Add compute config for lobf")
8bdbde7c4c84 ("drm/i915/alpm: Move alpm related code to a new file")
dd73925e3b84 ("drm/i915/alpm: Move alpm parameters from intel_psr")
30dee753ca0a ("drm/i915/psr: LunarLake PSR2_CTL[IO Wake Lines] is 6 bits wide")
45430e7b7c8d ("drm/i915/psr: LunarLake IO and Fast Wake time line count maximums are 68")
ba7cf33f233e ("drm/i915/psr: Rename psr2_enabled as sel_update_enabled")
1e52db8a439b ("drm/i915/psr: Rename has_psr2 as has_sel_update")
accd3e041e8f ("drm/i915: pass dev_priv explicitly to PORT_ALPM_LFPS_CTL")
7f4eae0a9439 ("drm/i915: pass dev_priv explicitly to PORT_ALPM_CTL")
13b77ac5dc91 ("drm/i915: pass dev_priv explicitly to ALPM_CTL")
d82d1a6be60d ("drm/i915: pass dev_priv explicitly to EDP_PSR2_STATUS")
9b0dddd50e68 ("drm/i915: pass dev_priv explicitly to EDP_PSR2_CTL")
407569ff7909 ("drm/i915: pass dev_priv to _MMIO_PIPE2, _MMIO_TRANS2, _MMIO_CURSOR2")
3a487d111d06 ("drm/i915/psr: Use crtc_state->port_clock instead of intel_dp->link_rate")
ac9ef327327b ("drm/i915/psr: Panel replay has to be enabled before link training")
88ae6c65ecdb ("drm/i915/psr: Unify panel replay enable/disable sink")
251ff160c482 ("drm/i915/psr: Do not write registers/bits not applicable for panel replay")
5d1e4cfa9cd5 ("drm/i915/psr: Do not update phy power state in case of non-eDP panel replay")
e8cd188e91bb ("drm/i915/display: Compute vrr_vsync params")
12ea89291603 ("drm/i915/dp: Add Read/Write support for Adaptive Sync SDP")
