// Seed: 1752213934
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_16;
  assign id_1 = id_6 == -1;
  wire id_17;
  wire id_18;
  wire id_19;
endmodule
module module_1 #(
    parameter id_1 = 32'd44
) (
    _id_1,
    id_2
);
  output wire id_2;
  inout wire _id_1;
  logic id_3;
  ;
  wire [1 : id_1  ?  -1 'h0 : id_1] id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_2,
      id_4,
      id_3
  );
endmodule
