// Seed: 3437801984
module module_0;
  wor [-1 : -1 'd0] id_1 = -1 & 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd26,
    parameter id_5 = 32'd40
) (
    id_1[id_5 : id_2],
    _id_2,
    id_3,
    id_4,
    _id_5
);
  input wire _id_5;
  input wire id_4;
  inout reg id_3;
  output wire _id_2;
  module_0 modCall_1 ();
  output logic [7:0] id_1;
  assign id_3 = id_4;
  initial id_3 <= id_4;
  assign id_3 = 1'b0;
endmodule
module module_2 #(
    parameter id_5 = 32'd94
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  output wire id_6;
  input wire _id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_7, id_8;
  logic id_9;
  assign id_7[id_5] = (-1);
  assign id_3 = id_1;
  localparam id_10 = 1 + 1 * -1'b0 - 1;
  assign id_3 = id_9;
  logic id_11[1 : 1 'b0] = -1;
endmodule
