============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 11:23:07 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(37)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(57)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(63)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(64)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(79)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(94)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(115)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(116)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(120)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(121)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 40 trigger nets, 40 data nets.
KIT-1004 : Chipwatcher code = 1111011011111001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=40,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01010100}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=126) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=126) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=40,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01010100}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=40,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01010100}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01110) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=40,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01010100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=126)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=126)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=40,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01010100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=40,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01010100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2152/28 useful/useless nets, 1187/4 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-1032 : 1833/4 useful/useless nets, 1620/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1817/16 useful/useless nets, 1608/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 427 better
SYN-1014 : Optimize round 2
SYN-1032 : 1480/60 useful/useless nets, 1271/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1496/152 useful/useless nets, 1304/44 useful/useless insts
SYN-1016 : Merged 14 instances.
SYN-2571 : Optimize after map_dsp, round 1, 210 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 38 instances.
SYN-2501 : Optimize round 1, 78 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 1975/21 useful/useless nets, 1783/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 7302, tnet num: 1975, tinst num: 1782, tnode num: 9330, tedge num: 10938.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1975 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 233 (3.46), #lev = 7 (1.83)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 231 (3.48), #lev = 7 (1.82)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 541 instances into 231 LUTs, name keeping = 74%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 390 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 128 adder to BLE ...
SYN-4008 : Packed 128 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.527303s wall, 1.203125s user + 0.078125s system = 1.281250s CPU (83.9%)

RUN-1004 : used memory is 147 MB, reserved memory is 114 MB, peak memory is 161 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[7] will be merged to another kept net rx/data_rx[7]
SYN-5055 WARNING: The kept net type/uart_data[6] will be merged to another kept net rx/data_rx[6]
SYN-5055 WARNING: The kept net type/uart_data[5] will be merged to another kept net rx/data_rx[5]
SYN-5055 WARNING: The kept net type/uart_data[4] will be merged to another kept net rx/data_rx[4]
SYN-5055 WARNING: The kept net type/uart_data[3] will be merged to another kept net rx/data_rx[3]
SYN-5055 WARNING: The kept net type/uart_data[2] will be merged to another kept net rx/data_rx[2]
SYN-5055 WARNING: The kept net type/uart_data[1] will be merged to another kept net rx/data_rx[1]
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (271 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 13 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1188 instances
RUN-0007 : 437 luts, 562 seqs, 92 mslices, 55 lslices, 19 pads, 18 brams, 0 dsps
RUN-1001 : There are total 1399 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 761 nets have 2 pins
RUN-1001 : 512 nets have [3 - 5] pins
RUN-1001 : 71 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      9      
RUN-1001 :   No   |  No   |  Yes  |     245     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     308     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1186 instances, 437 luts, 562 seqs, 147 slices, 24 macros(147 instances: 92 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6010, tnet num: 1397, tinst num: 1186, tnode num: 8176, tedge num: 9954.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1397 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.209326s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 333279
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1186.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 203567, overlap = 40.5
PHY-3002 : Step(2): len = 132957, overlap = 40.5
PHY-3002 : Step(3): len = 97376.1, overlap = 33.75
PHY-3002 : Step(4): len = 69528.9, overlap = 33.75
PHY-3002 : Step(5): len = 57038.7, overlap = 36
PHY-3002 : Step(6): len = 48116, overlap = 40.5
PHY-3002 : Step(7): len = 43802.9, overlap = 40.5
PHY-3002 : Step(8): len = 39299.4, overlap = 40.5
PHY-3002 : Step(9): len = 34841.9, overlap = 40.5
PHY-3002 : Step(10): len = 32707, overlap = 40.5
PHY-3002 : Step(11): len = 32798.8, overlap = 40.5
PHY-3002 : Step(12): len = 31052.5, overlap = 40.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.14575e-06
PHY-3002 : Step(13): len = 30339.9, overlap = 29.25
PHY-3002 : Step(14): len = 30504, overlap = 33.75
PHY-3002 : Step(15): len = 29193.7, overlap = 38.25
PHY-3002 : Step(16): len = 29033.3, overlap = 36
PHY-3002 : Step(17): len = 28729.4, overlap = 36
PHY-3002 : Step(18): len = 27479.5, overlap = 31.5
PHY-3002 : Step(19): len = 27215.2, overlap = 33.75
PHY-3002 : Step(20): len = 26900.5, overlap = 33.75
PHY-3002 : Step(21): len = 26121, overlap = 31.5
PHY-3002 : Step(22): len = 26114.6, overlap = 31.5
PHY-3002 : Step(23): len = 25958.2, overlap = 31.5
PHY-3002 : Step(24): len = 25958.7, overlap = 31.5
PHY-3002 : Step(25): len = 25596.4, overlap = 31.5
PHY-3002 : Step(26): len = 25584.1, overlap = 29.25
PHY-3002 : Step(27): len = 25184.2, overlap = 36.3438
PHY-3002 : Step(28): len = 25396.4, overlap = 35.25
PHY-3002 : Step(29): len = 25504.7, overlap = 37.125
PHY-3002 : Step(30): len = 24465.3, overlap = 35.3438
PHY-3002 : Step(31): len = 24298.8, overlap = 34.7812
PHY-3002 : Step(32): len = 24558.3, overlap = 32.2188
PHY-3002 : Step(33): len = 23567.4, overlap = 37.5625
PHY-3002 : Step(34): len = 23592.5, overlap = 37.625
PHY-3002 : Step(35): len = 23016.7, overlap = 39.2812
PHY-3002 : Step(36): len = 22993, overlap = 38.8125
PHY-3002 : Step(37): len = 22576.5, overlap = 38.6875
PHY-3002 : Step(38): len = 22512.4, overlap = 38.6875
PHY-3002 : Step(39): len = 22352.6, overlap = 39.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.29149e-06
PHY-3002 : Step(40): len = 22184.6, overlap = 39.75
PHY-3002 : Step(41): len = 22184.6, overlap = 39.75
PHY-3002 : Step(42): len = 22259.4, overlap = 44.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.58298e-06
PHY-3002 : Step(43): len = 22701.6, overlap = 44.25
PHY-3002 : Step(44): len = 22720.1, overlap = 44.125
PHY-3002 : Step(45): len = 22753.9, overlap = 44.25
PHY-3002 : Step(46): len = 22750.3, overlap = 44.25
PHY-3002 : Step(47): len = 22736.8, overlap = 42
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010977s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1397 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032335s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.18609e-06
PHY-3002 : Step(48): len = 28622.1, overlap = 21.7812
PHY-3002 : Step(49): len = 28744.7, overlap = 22.125
PHY-3002 : Step(50): len = 28079.9, overlap = 21.8125
PHY-3002 : Step(51): len = 28300.6, overlap = 21.4688
PHY-3002 : Step(52): len = 28088.5, overlap = 20.5938
PHY-3002 : Step(53): len = 28633, overlap = 20.4688
PHY-3002 : Step(54): len = 28777, overlap = 18.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23722e-05
PHY-3002 : Step(55): len = 27595.8, overlap = 18.1562
PHY-3002 : Step(56): len = 27690, overlap = 17.9062
PHY-3002 : Step(57): len = 27800.8, overlap = 17.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.47444e-05
PHY-3002 : Step(58): len = 27294.7, overlap = 17.8125
PHY-3002 : Step(59): len = 27410.1, overlap = 17.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1397 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032280s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.36152e-05
PHY-3002 : Step(60): len = 27844.2, overlap = 47.5
PHY-3002 : Step(61): len = 28128.3, overlap = 47.8125
PHY-3002 : Step(62): len = 28268.8, overlap = 45.7188
PHY-3002 : Step(63): len = 28375.2, overlap = 43.2812
PHY-3002 : Step(64): len = 28143.9, overlap = 43.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.72304e-05
PHY-3002 : Step(65): len = 28010.4, overlap = 43.8125
PHY-3002 : Step(66): len = 28010.4, overlap = 43.8125
PHY-3002 : Step(67): len = 27738.4, overlap = 44.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.44609e-05
PHY-3002 : Step(68): len = 28426.1, overlap = 39.3125
PHY-3002 : Step(69): len = 28571.7, overlap = 39.3438
PHY-3002 : Step(70): len = 29148.9, overlap = 35.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000108922
PHY-3002 : Step(71): len = 28572.7, overlap = 34.1562
PHY-3002 : Step(72): len = 28551.3, overlap = 35.2812
PHY-3002 : Step(73): len = 29002.2, overlap = 35.2812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000217843
PHY-3002 : Step(74): len = 29203.3, overlap = 34.0938
PHY-3002 : Step(75): len = 29270.6, overlap = 33.4375
PHY-3002 : Step(76): len = 29364.3, overlap = 31.7812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000435687
PHY-3002 : Step(77): len = 29113.4, overlap = 32.9062
PHY-3002 : Step(78): len = 29094.8, overlap = 31.9062
PHY-3002 : Step(79): len = 29348.4, overlap = 29.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000871374
PHY-3002 : Step(80): len = 29498.5, overlap = 29
PHY-3002 : Step(81): len = 29537.3, overlap = 28.4375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00174275
PHY-3002 : Step(82): len = 29423.2, overlap = 28.6875
PHY-3002 : Step(83): len = 29390.8, overlap = 28.4375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00281977
PHY-3002 : Step(84): len = 29534.1, overlap = 28.3125
PHY-3002 : Step(85): len = 29621.6, overlap = 26.1875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00563953
PHY-3002 : Step(86): len = 29557.1, overlap = 26.25
PHY-3002 : Step(87): len = 29501.7, overlap = 26.3125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0112791
PHY-3002 : Step(88): len = 29535.1, overlap = 26.3438
PHY-3002 : Step(89): len = 29535.1, overlap = 26.3438
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0225581
PHY-3002 : Step(90): len = 29548.9, overlap = 26.375
PHY-3002 : Step(91): len = 29548.9, overlap = 26.375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.036499
PHY-3002 : Step(92): len = 29589.9, overlap = 25.9375
PHY-3002 : Step(93): len = 29589.9, overlap = 25.9375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6010, tnet num: 1397, tinst num: 1186, tnode num: 8176, tedge num: 9954.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 69.28 peak overflow 3.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1399.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 37928, over cnt = 162(0%), over = 481, worst = 13
PHY-1001 : End global iterations;  0.118367s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.94, top5 = 17.25, top10 = 11.45, top15 = 8.18.
PHY-1001 : End incremental global routing;  0.189975s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (24.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1397 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040355s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.256358s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (42.7%)

OPT-1001 : Current memory(MB): used = 200, reserve = 166, peak = 200.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 895/1399.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 37928, over cnt = 162(0%), over = 481, worst = 13
PHY-1002 : len = 41064, over cnt = 102(0%), over = 187, worst = 13
PHY-1002 : len = 42432, over cnt = 15(0%), over = 20, worst = 3
PHY-1002 : len = 42488, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 42536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.130167s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (24.0%)

PHY-1001 : Congestion index: top1 = 28.12, top5 = 17.76, top10 = 12.31, top15 = 8.95.
OPT-1001 : End congestion update;  0.188721s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (58.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1397 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.032142s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.2%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.220986s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (63.6%)

OPT-1001 : Current memory(MB): used = 201, reserve = 167, peak = 201.
OPT-1001 : End physical optimization;  0.688835s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (61.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 437 LUT to BLE ...
SYN-4008 : Packed 437 LUT and 186 SEQ to BLE.
SYN-4003 : Packing 376 remaining SEQ's ...
SYN-4005 : Packed 207 SEQ with LUT/SLICE
SYN-4006 : 67 single LUT's are left
SYN-4006 : 169 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 606/925 primitive instances ...
PHY-3001 : End packing;  0.049117s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.4%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 530 instances
RUN-1001 : 244 mslices, 244 lslices, 19 pads, 18 brams, 0 dsps
RUN-1001 : There are total 1214 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 564 nets have 2 pins
RUN-1001 : 520 nets have [3 - 5] pins
RUN-1001 : 72 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 528 instances, 488 slices, 24 macros(147 instances: 92 mslices 55 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 30063.4, Over = 35.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5085, tnet num: 1212, tinst num: 528, tnode num: 6661, tedge num: 8705.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1212 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.233144s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.24136e-05
PHY-3002 : Step(94): len = 29049.3, overlap = 37.5
PHY-3002 : Step(95): len = 29147.2, overlap = 38
PHY-3002 : Step(96): len = 29218.9, overlap = 37.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.48271e-05
PHY-3002 : Step(97): len = 29174.2, overlap = 37.25
PHY-3002 : Step(98): len = 29381.5, overlap = 38.25
PHY-3002 : Step(99): len = 29767.2, overlap = 36.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.96543e-05
PHY-3002 : Step(100): len = 30280.7, overlap = 33.5
PHY-3002 : Step(101): len = 30541.1, overlap = 33.25
PHY-3002 : Step(102): len = 30981.1, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.186757s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (25.1%)

PHY-3001 : Trial Legalized: Len = 41632
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1212 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026385s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00111954
PHY-3002 : Step(103): len = 37302.1, overlap = 5
PHY-3002 : Step(104): len = 36217, overlap = 7.75
PHY-3002 : Step(105): len = 34313.3, overlap = 9
PHY-3002 : Step(106): len = 33956.6, overlap = 10.25
PHY-3002 : Step(107): len = 33120, overlap = 11.75
PHY-3002 : Step(108): len = 32766, overlap = 12.5
PHY-3002 : Step(109): len = 32646.8, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00223908
PHY-3002 : Step(110): len = 32674.8, overlap = 13
PHY-3002 : Step(111): len = 32605, overlap = 13.25
PHY-3002 : Step(112): len = 32559.6, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00447815
PHY-3002 : Step(113): len = 32557.7, overlap = 14.25
PHY-3002 : Step(114): len = 32531.8, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005432s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 37240, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005979s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 10 instances has been re-located, deltaX = 0, deltaY = 10, maxDist = 1.
PHY-3001 : Final: Len = 37440, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5085, tnet num: 1212, tinst num: 528, tnode num: 6661, tedge num: 8705.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 37/1214.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 47184, over cnt = 135(0%), over = 205, worst = 4
PHY-1002 : len = 48272, over cnt = 55(0%), over = 68, worst = 3
PHY-1002 : len = 48960, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 49016, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 49168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.208386s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (15.0%)

PHY-1001 : Congestion index: top1 = 26.85, top5 = 19.26, top10 = 14.13, top15 = 10.47.
PHY-1001 : End incremental global routing;  0.277258s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (28.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1212 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037793s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.339682s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (36.8%)

OPT-1001 : Current memory(MB): used = 206, reserve = 171, peak = 206.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1005/1214.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.010844s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (144.1%)

PHY-1001 : Congestion index: top1 = 26.85, top5 = 19.26, top10 = 14.13, top15 = 10.47.
OPT-1001 : End congestion update;  0.078336s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (99.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1212 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027053s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.5%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.105501s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.7%)

OPT-1001 : Current memory(MB): used = 206, reserve = 172, peak = 206.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1212 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026009s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1005/1214.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008150s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.85, top5 = 19.26, top10 = 14.13, top15 = 10.47.
PHY-1001 : End incremental global routing;  0.070909s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (110.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1212 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033058s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1005/1214.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008443s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.85, top5 = 19.26, top10 = 14.13, top15 = 10.47.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1212 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024933s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (125.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.413793
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.902370s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (71.0%)

RUN-1003 : finish command "place" in  6.534639s wall, 2.187500s user + 0.437500s system = 2.625000s CPU (40.2%)

RUN-1004 : used memory is 187 MB, reserved memory is 154 MB, peak memory is 206 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 530 instances
RUN-1001 : 244 mslices, 244 lslices, 19 pads, 18 brams, 0 dsps
RUN-1001 : There are total 1214 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 564 nets have 2 pins
RUN-1001 : 520 nets have [3 - 5] pins
RUN-1001 : 72 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5085, tnet num: 1212, tinst num: 528, tnode num: 6661, tedge num: 8705.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 244 mslices, 244 lslices, 19 pads, 18 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1212 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 46664, over cnt = 137(0%), over = 213, worst = 4
PHY-1002 : len = 47832, over cnt = 59(0%), over = 74, worst = 3
PHY-1002 : len = 48608, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 48752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.195791s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (47.9%)

PHY-1001 : Congestion index: top1 = 26.83, top5 = 19.29, top10 = 14.11, top15 = 10.41.
PHY-1001 : End global routing;  0.262205s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (47.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 226, reserve = 193, peak = 243.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_6 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 492, reserve = 463, peak = 492.
PHY-1001 : End build detailed router design. 4.063567s wall, 3.750000s user + 0.046875s system = 3.796875s CPU (93.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 27056, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.481047s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (96.0%)

PHY-1001 : Current memory(MB): used = 523, reserve = 496, peak = 523.
PHY-1001 : End phase 1; 1.492796s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (96.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 575 net; 2.094664s wall, 1.937500s user + 0.000000s system = 1.937500s CPU (92.5%)

PHY-1022 : len = 121320, over cnt = 105(0%), over = 105, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 525, reserve = 496, peak = 525.
PHY-1001 : End initial routed; 2.772358s wall, 2.625000s user + 0.015625s system = 2.640625s CPU (95.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1061(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.288320s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (92.1%)

PHY-1001 : Current memory(MB): used = 528, reserve = 499, peak = 528.
PHY-1001 : End phase 2; 3.060767s wall, 2.890625s user + 0.015625s system = 2.906250s CPU (95.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 121320, over cnt = 105(0%), over = 105, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.012134s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (128.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 121464, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.166241s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (84.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 121360, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.061976s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (25.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 121376, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.026215s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1061(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.278427s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (89.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 19 feed throughs used by 13 nets
PHY-1001 : End commit to database; 0.146270s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (106.8%)

PHY-1001 : Current memory(MB): used = 540, reserve = 512, peak = 540.
PHY-1001 : End phase 3; 0.837570s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (83.9%)

PHY-1003 : Routed, final wirelength = 121376
PHY-1001 : Current memory(MB): used = 540, reserve = 512, peak = 540.
PHY-1001 : End export database. 0.014414s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  9.731887s wall, 9.000000s user + 0.109375s system = 9.109375s CPU (93.6%)

RUN-1003 : finish command "route" in  10.310465s wall, 9.375000s user + 0.125000s system = 9.500000s CPU (92.1%)

RUN-1004 : used memory is 486 MB, reserved memory is 459 MB, peak memory is 540 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      740   out of  19600    3.78%
#reg                      590   out of  19600    3.01%
#le                       909
  #lut only               319   out of    909   35.09%
  #reg only               169   out of    909   18.59%
  #lut&reg                421   out of    909   46.31%
#dsp                        0   out of     29    0.00%
#bram                      18   out of     64   28.12%
  #bram9k                  18
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                       Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                 202
#2        config_inst_syn_9    GCLK               config             config_inst.jtck             155
#3        adc_clk_dup_3        GCLK               lslice             type/adc_clk_reg_syn_8.q0    11


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |909    |593     |147     |590     |18      |0       |
|  adc                               |adc_ctrl       |24     |18      |6       |16      |0       |0       |
|  fifo_list                         |fifo_ctrl      |48     |26      |16      |32      |0       |0       |
|    fifo_list                       |fifo           |44     |22      |16      |28      |0       |0       |
|  rx                                |uart_rx        |53     |47      |6       |37      |0       |0       |
|  tx                                |uart_tx        |58     |37      |8       |40      |0       |0       |
|  type                              |type_choice    |131    |123     |8       |74      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |594    |341     |103     |391     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |594    |341     |103     |391     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |259    |137     |0       |259     |0       |0       |
|        reg_inst                    |register       |256    |134     |0       |256     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |335    |204     |103     |132     |0       |0       |
|        bus_inst                    |bus_top        |131    |68      |46      |44      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |47     |31      |16      |15      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |29     |12      |10      |9       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |26     |15      |10      |8       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |29     |10      |10      |12      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |109    |80      |29      |56      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       545   
    #2          2       302   
    #3          3       195   
    #4          4        23   
    #5        5-10       78   
    #6        11-50      32   
    #7       51-100      4    
    #8       101-500     2    
  Average     2.93            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 528
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1214, pip num: 11122
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 19
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 981 valid insts, and 30465 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000111111111011011111001
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.091685s wall, 6.796875s user + 0.078125s system = 6.875000s CPU (328.7%)

RUN-1004 : used memory is 496 MB, reserved memory is 467 MB, peak memory is 681 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_112307.log"
