	component lacheze_lab3_qsys is
		port (
			clk_clk                              : in    std_logic                    := 'X'; -- clk
			opencores_i2c_0_export_0_scl_pad_io  : inout std_logic                    := 'X'; -- scl_pad_io
			opencores_i2c_0_export_0_sda_pad_io  : inout std_logic                    := 'X'; -- sda_pad_io
			pio0_7seg_external_connection_export : out   std_logic_vector(3 downto 0);        -- export
			pio1_7seg_external_connection_export : out   std_logic_vector(3 downto 0);        -- export
			pio2_7seg_external_connection_export : out   std_logic_vector(3 downto 0);        -- export
			pio3_7seg_external_connection_export : out   std_logic_vector(3 downto 0);        -- export
			pio4_7seg_external_connection_export : out   std_logic_vector(3 downto 0);        -- export
			pio5_7seg_external_connection_export : out   std_logic_vector(3 downto 0);        -- export
			piobp_external_connection_export     : in    std_logic                    := 'X'; -- export
			reset_reset_n                        : in    std_logic                    := 'X'  -- reset_n
		);
	end component lacheze_lab3_qsys;

