// Seed: 4177164948
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  assign module_1.type_1 = 0;
  assign id_1 = id_3;
  assign id_4[1] = 1;
endmodule
module module_1 (
    input wor id_0,
    input logic id_1
    , id_6,
    output logic id_2,
    input wand id_3,
    output supply1 id_4
);
  logic [7:0] id_7 = id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_7
  );
  assign id_7[1] = id_7[1 : 1];
  always @(posedge 1) begin : LABEL_0
    id_2 <= (id_1);
    $display;
  end
endmodule
