Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 20 21:45:26 2020
| Host         : DESKTOP-KFTK1LL running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file manageScene_clock_utilization_routed.rpt
| Design       : manageScene
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Device Cell Placement Summary for Global Clock g1
9. Clock Region Cell Placement per Global Clock: Region X0Y1
10. Clock Region Cell Placement per Global Clock: Region X1Y1

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    2 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        20 |   0 |            0 |      0 |
| BUFMR    |    0 |        10 |   0 |            0 |      0 |
| BUFR     |    0 |        20 |   0 |            0 |      0 |
| MMCM     |    0 |         5 |   0 |            0 |      0 |
| PLL      |    0 |         5 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+-------------------------+---------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock       | Driver Pin              | Net                       |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+-------------------------+---------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |                 2 |         139 |               0 |       10.000 | sys_clk_pin | clk_IBUF_BUFG_inst/O    | clk_IBUF_BUFG             |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y1 | n/a          |                 1 |          72 |               0 |              |             | newSpeed_x_reg[9]_i_3/O | newSpeed_x_reg[9]_i_3_n_0 |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+-------------------------+---------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+-----------------------------+-----------------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site         | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                  | Net                         |
+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+-----------------------------+-----------------------------+
| src0      | g0        | IBUF/O          | IOB_X1Y26  | IOB_X1Y26    | X1Y0         |           1 |               0 |              10.000 | sys_clk_pin  | clk_IBUF_inst/O             | clk_IBUF                    |
| src1      | g1        | FDRE/Q          | None       | SLICE_X35Y46 | X0Y0         |           1 |               1 |                     |              | ats/fdivTarget/clkDiv_reg/Q | ats/fdivTarget/clkDiv_reg_0 |
+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+-----------------------------+-----------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------+-----------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL         | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                        | Net                               |
+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------+-----------------------------------||
| 0        | FDRE/Q          | None       | SLICE_X4Y69/AFF  | X0Y1         |          21 |               1 |              |       | ats/newpic_reg/Q                  | ats/newpic                        - Static -
| 1        | FDRE/Q          | None       | SLICE_X12Y76/AFF | X0Y1         |          10 |              19 |              |       | ats/ec2/hitEnemy_reg/Q            | ats/ec2/hitEnemy_reg_0            - Static -
| 2        | FDRE/Q          | None       | SLICE_X8Y77/AFF  | X0Y1         |           5 |               1 |              |       | fdivTarget2/clkDiv_reg/Q          | fdivTarget2/CLK                   - Static -
| 3        | FDRE/Q          | None       | SLICE_X38Y50/AFF | X1Y1         |           1 |               1 |              |       | ats/genblk1[0].fdiv/clkDiv_reg/Q  | ats/genblk1[0].fdiv/clkDiv_reg_0  - Static -
| 4        | FDRE/Q          | None       | SLICE_X36Y44/AFF | X1Y0         |           1 |               1 |              |       | ats/genblk1[10].fdiv/clkDiv_reg/Q | ats/genblk1[10].fdiv/clkDiv_reg_0 - Static -
| 5        | FDRE/Q          | None       | SLICE_X37Y44/AFF | X1Y0         |           1 |               1 |              |       | ats/genblk1[11].fdiv/clkDiv_reg/Q | ats/genblk1[11].fdiv/clkDiv_reg_0 - Static -
| 6        | FDRE/Q          | None       | SLICE_X38Y44/AFF | X1Y0         |           1 |               1 |              |       | ats/genblk1[12].fdiv/clkDiv_reg/Q | ats/genblk1[12].fdiv/clkDiv_reg_0 - Static -
| 7        | FDRE/Q          | None       | SLICE_X38Y45/AFF | X1Y0         |           1 |               1 |              |       | ats/genblk1[13].fdiv/clkDiv_reg/Q | ats/genblk1[13].fdiv/clkDiv_reg_0 - Static -
| 8        | FDRE/Q          | None       | SLICE_X39Y45/AFF | X1Y0         |           1 |               1 |              |       | ats/genblk1[14].fdiv/clkDiv_reg/Q | ats/genblk1[14].fdiv/clkDiv_reg_0 - Static -
| 9        | FDRE/Q          | None       | SLICE_X37Y45/AFF | X1Y0         |           1 |               1 |              |       | ats/genblk1[15].fdiv/clkDiv_reg/Q | ats/genblk1[15].fdiv/clkDiv_reg_0 - Static -
| 10       | FDRE/Q          | None       | SLICE_X36Y45/AFF | X1Y0         |           1 |               1 |              |       | ats/genblk1[16].fdiv/clkDiv_reg/Q | ats/genblk1[16].fdiv/clkDiv_reg_0 - Static -
| 11       | FDRE/Q          | None       | SLICE_X35Y45/AFF | X0Y0         |           1 |               1 |              |       | ats/genblk1[17].fdiv/clkDiv_reg/Q | ats/genblk1[17].fdiv/clkDiv       - Static -
| 12       | FDRE/Q          | None       | SLICE_X38Y49/AFF | X1Y0         |           1 |               1 |              |       | ats/genblk1[1].fdiv/clkDiv_reg/Q  | ats/genblk1[1].fdiv/clkDiv_reg_0  - Static -
| 13       | FDRE/Q          | None       | SLICE_X36Y49/AFF | X1Y0         |           1 |               1 |              |       | ats/genblk1[2].fdiv/clkDiv_reg/Q  | ats/genblk1[2].fdiv/clkDiv_reg_0  - Static -
| 14       | FDRE/Q          | None       | SLICE_X36Y48/AFF | X1Y0         |           1 |               1 |              |       | ats/genblk1[3].fdiv/clkDiv_reg/Q  | ats/genblk1[3].fdiv/clkDiv_reg_0  - Static -
| 15       | FDRE/Q          | None       | SLICE_X36Y46/AFF | X1Y0         |           1 |               1 |              |       | ats/genblk1[4].fdiv/clkDiv_reg/Q  | ats/genblk1[4].fdiv/clkDiv_reg_0  - Static -
| 16       | FDRE/Q          | None       | SLICE_X37Y46/AFF | X1Y0         |           1 |               1 |              |       | ats/genblk1[5].fdiv/clkDiv_reg/Q  | ats/genblk1[5].fdiv/clkDiv_reg_0  - Static -
| 17       | FDRE/Q          | None       | SLICE_X39Y46/AFF | X1Y0         |           1 |               1 |              |       | ats/genblk1[6].fdiv/clkDiv_reg/Q  | ats/genblk1[6].fdiv/clkDiv_reg_0  - Static -
| 18       | FDRE/Q          | None       | SLICE_X40Y46/AFF | X1Y0         |           1 |               1 |              |       | ats/genblk1[7].fdiv/clkDiv_reg/Q  | ats/genblk1[7].fdiv/clkDiv_reg_0  - Static -
| 19       | FDRE/Q          | None       | SLICE_X37Y47/AFF | X1Y0         |           1 |               1 |              |       | ats/genblk1[8].fdiv/clkDiv_reg/Q  | ats/genblk1[8].fdiv/clkDiv_reg_0  - Static -
| 20       | FDRE/Q          | None       | SLICE_X36Y47/AFF | X1Y0         |           1 |               1 |              |       | ats/genblk1[9].fdiv/clkDiv_reg/Q  | ats/genblk1[9].fdiv/clkDiv_reg_0  - Static -
| 21       | FDRE/Q          | None       | SLICE_X2Y84/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[0].fdiv2/clkDiv_reg/Q     | genblk1[0].fdiv2/clkDiv_reg_0     - Static -
| 22       | FDRE/Q          | None       | SLICE_X3Y84/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[10].fdiv2/clkDiv_reg/Q    | genblk1[10].fdiv2/clkDiv_reg_0    - Static -
| 23       | FDRE/Q          | None       | SLICE_X3Y83/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[11].fdiv2/clkDiv_reg/Q    | genblk1[11].fdiv2/clkDiv_reg_0    - Static -
| 24       | FDRE/Q          | None       | SLICE_X3Y82/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[12].fdiv2/clkDiv_reg/Q    | genblk1[12].fdiv2/clkDiv_reg_0    - Static -
| 25       | FDRE/Q          | None       | SLICE_X5Y82/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[13].fdiv2/clkDiv_reg/Q    | genblk1[13].fdiv2/clkDiv_reg_0    - Static -
| 26       | FDRE/Q          | None       | SLICE_X5Y81/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[14].fdiv2/clkDiv_reg/Q    | genblk1[14].fdiv2/clkDiv_reg_0    - Static -
| 27       | FDRE/Q          | None       | SLICE_X4Y81/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[15].fdiv2/clkDiv_reg/Q    | genblk1[15].fdiv2/clkDiv_reg_0    - Static -
| 28       | FDRE/Q          | None       | SLICE_X3Y80/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[16].fdiv2/clkDiv_reg/Q    | genblk1[16].fdiv2/clkDiv_reg_0    - Static -
| 29       | FDRE/Q          | None       | SLICE_X4Y80/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[17].fdiv2/clkDiv_reg/Q    | genblk1[17].fdiv2/clkDiv_reg_0    - Static -
| 30       | FDRE/Q          | None       | SLICE_X6Y79/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[18].fdiv2/clkDiv_reg/Q    | genblk1[18].fdiv2/clkDiv_reg_0    - Static -
| 31       | FDRE/Q          | None       | SLICE_X5Y79/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[19].fdiv2/clkDiv_reg/Q    | genblk1[19].fdiv2/clkDiv_reg_0    - Static -
| 32       | FDRE/Q          | None       | SLICE_X0Y84/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[1].fdiv2/clkDiv_reg/Q     | genblk1[1].fdiv2/clkDiv_reg_0     - Static -
| 33       | FDRE/Q          | None       | SLICE_X4Y79/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[20].fdiv2/clkDiv_reg/Q    | genblk1[20].fdiv2/clkDiv_reg_0    - Static -
| 34       | FDRE/Q          | None       | SLICE_X4Y78/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[21].fdiv2/clkDiv_reg/Q    | genblk1[21].fdiv2/clkDiv_reg_0    - Static -
| 35       | FDRE/Q          | None       | SLICE_X5Y78/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[22].fdiv2/clkDiv_reg/Q    | genblk1[22].fdiv2/clkDiv_reg_0    - Static -
| 36       | FDRE/Q          | None       | SLICE_X6Y78/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[23].fdiv2/clkDiv_reg/Q    | genblk1[23].fdiv2/clkDiv_reg_0    - Static -
| 37       | FDRE/Q          | None       | SLICE_X7Y80/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[24].fdiv2/clkDiv_reg/Q    | genblk1[24].fdiv2/clkDiv_reg_0    - Static -
| 38       | FDRE/Q          | None       | SLICE_X6Y80/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[25].fdiv2/clkDiv_reg/Q    | genblk1[25].fdiv2/clkDiv_reg_0    - Static -
| 39       | FDRE/Q          | None       | SLICE_X8Y79/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[26].fdiv2/clkDiv_reg/Q    | genblk1[26].fdiv2/clkDiv_reg_0    - Static -
| 40       | FDRE/Q          | None       | SLICE_X8Y78/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[27].fdiv2/clkDiv_reg/Q    | genblk1[27].fdiv2/clkDiv_reg_0    - Static -
| 41       | FDRE/Q          | None       | SLICE_X0Y82/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[2].fdiv2/clkDiv_reg/Q     | genblk1[2].fdiv2/clkDiv_reg_0     - Static -
| 42       | FDRE/Q          | None       | SLICE_X1Y82/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[3].fdiv2/clkDiv_reg/Q     | genblk1[3].fdiv2/clkDiv_reg_0     - Static -
| 43       | FDRE/Q          | None       | SLICE_X2Y82/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[4].fdiv2/clkDiv_reg/Q     | genblk1[4].fdiv2/clkDiv_reg_0     - Static -
| 44       | FDRE/Q          | None       | SLICE_X2Y83/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[5].fdiv2/clkDiv_reg/Q     | genblk1[5].fdiv2/clkDiv_reg_0     - Static -
| 45       | FDRE/Q          | None       | SLICE_X1Y84/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[6].fdiv2/clkDiv_reg/Q     | genblk1[6].fdiv2/clkDiv_reg_0     - Static -
| 46       | FDRE/Q          | None       | SLICE_X1Y85/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[7].fdiv2/clkDiv_reg/Q     | genblk1[7].fdiv2/clkDiv_reg_0     - Static -
| 47       | FDRE/Q          | None       | SLICE_X0Y85/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[8].fdiv2/clkDiv_reg/Q     | genblk1[8].fdiv2/clkDiv_reg_0     - Static -
| 48       | FDRE/Q          | None       | SLICE_X2Y85/AFF  | X0Y1         |           1 |               1 |              |       | genblk1[9].fdiv2/clkDiv_reg/Q     | genblk1[9].fdiv2/clkDiv_reg_0     - Static -
+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------+-----------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    2 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   16 |  1500 |    6 |   450 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  256 |  1200 |  120 |   400 |    1 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   11 |  1500 |   12 |   450 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1800 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |   950 |    0 |   300 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  2 |  1 |
| Y0 |  0 |  0 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock       | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+---------------+
| g0        | BUFG/O          | n/a               | sys_clk_pin |      10.000 | {0.000 5.000} |         135 |        0 |              0 |        0 | clk_IBUF_BUFG |
+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+---------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+----+
|    | X0   | X1 |
+----+------+----+
| Y2 |    0 |  0 |
| Y1 |  134 |  1 |
| Y0 |    0 |  0 |
+----+------+----+


8. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------------------+
| g1        | BUFG/O          | n/a               |       |             |               |          72 |        0 |              0 |        0 | newSpeed_x_reg[9]_i_3_n_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y2 |   0 |  0 |
| Y1 |  72 |  0 |
| Y0 |   0 |  0 |
+----+-----+----+


9. Clock Region Cell Placement per Global Clock: Region X0Y1
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------+
| g0        | n/a   | BUFG/O          | None       |         134 |               0 | 130 |      0 |    1 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG             |
| g1        | n/a   | BUFG/O          | None       |          72 |               0 |  72 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | newSpeed_x_reg[9]_i_3_n_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


10. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | None       |           1 |               0 |  1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y1 [get_cells newSpeed_x_reg[9]_i_3]
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports clk]

# Clock net "newSpeed_x_reg[9]_i_3_n_0" driven by instance "newSpeed_x_reg[9]_i_3" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_newSpeed_x_reg[9]_i_3_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_newSpeed_x_reg[9]_i_3_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="newSpeed_x_reg[9]_i_3_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_newSpeed_x_reg[9]_i_3_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
