{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761848857475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761848857475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 15:27:37 2025 " "Processing started: Thu Oct 30 15:27:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761848857475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761848857475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c -c i2c " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c -c i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761848857476 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1761848857747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2cesquematico.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i2cesquematico.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i2cEsquematico " "Found entity 1: i2cEsquematico" {  } { { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761848857791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761848857791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c-BEHAVIOR " "Found design unit 1: i2c-BEHAVIOR" {  } { { "i2c.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2c.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761848858238 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2c.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761848858238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761848858238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_counter0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761848858240 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761848858240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761848858240 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2cEsquematico " "Elaborating entity \"i2cEsquematico\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1761848858302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:maquina " "Elaborating entity \"i2c\" for hierarchy \"i2c:maquina\"" {  } { { "i2cEsquematico.bdf" "maquina" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 0 528 712 144 "maquina" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:con7 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:con7\"" {  } { { "i2cEsquematico.bdf" "con7" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { -32 40 184 48 "con7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:con7\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:con7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_counter0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:con7\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:con7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_counter0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761848858342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:con7\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:con7\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 9 " "Parameter \"lpm_modulus\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858342 ""}  } { { "lpm_counter0.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_counter0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761848858342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8hj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8hj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8hj " "Found entity 1: cntr_8hj" {  } { { "db/cntr_8hj.tdf" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/db/cntr_8hj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761848858404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761848858404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8hj lpm_counter0:con7\|lpm_counter:LPM_COUNTER_component\|cntr_8hj:auto_generated " "Elaborating entity \"cntr_8hj\" for hierarchy \"lpm_counter0:con7\|lpm_counter:LPM_COUNTER_component\|cntr_8hj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kfc " "Found entity 1: cmpr_kfc" {  } { { "db/cmpr_kfc.tdf" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/db/cmpr_kfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761848858467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761848858467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_kfc lpm_counter0:con7\|lpm_counter:LPM_COUNTER_component\|cntr_8hj:auto_generated\|cmpr_kfc:cmpr1 " "Elaborating entity \"cmpr_kfc\" for hierarchy \"lpm_counter0:con7\|lpm_counter:LPM_COUNTER_component\|cntr_8hj:auto_generated\|cmpr_kfc:cmpr1\"" {  } { { "db/cntr_8hj.tdf" "cmpr1" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/db/cntr_8hj.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858469 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter1.vhd 2 1 " "Using design file lpm_counter1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_counter1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761848858479 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_counter1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761848858479 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1761848858479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 lpm_counter1:con8 " "Elaborating entity \"lpm_counter1\" for hierarchy \"lpm_counter1:con8\"" {  } { { "i2cEsquematico.bdf" "con8" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 224 104 248 304 "con8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter1:con8\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter1:con8\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "LPM_COUNTER_component" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_counter1.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter1:con8\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter1:con8\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_counter1.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761848858487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter1:con8\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter1:con8\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 9 " "Parameter \"lpm_modulus\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858487 ""}  } { { "lpm_counter1.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_counter1.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761848858487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7hj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7hj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7hj " "Found entity 1: cntr_7hj" {  } { { "db/cntr_7hj.tdf" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/db/cntr_7hj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761848858546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761848858546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7hj lpm_counter1:con8\|lpm_counter:LPM_COUNTER_component\|cntr_7hj:auto_generated " "Elaborating entity \"cntr_7hj\" for hierarchy \"lpm_counter1:con8\|lpm_counter:LPM_COUNTER_component\|cntr_7hj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lfc " "Found entity 1: cmpr_lfc" {  } { { "db/cmpr_lfc.tdf" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/db/cmpr_lfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761848858606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761848858606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lfc lpm_counter1:con8\|lpm_counter:LPM_COUNTER_component\|cntr_7hj:auto_generated\|cmpr_lfc:cmpr1 " "Elaborating entity \"cmpr_lfc\" for hierarchy \"lpm_counter1:con8\|lpm_counter:LPM_COUNTER_component\|cntr_7hj:auto_generated\|cmpr_lfc:cmpr1\"" {  } { { "db/cntr_7hj.tdf" "cmpr1" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/db/cntr_7hj.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858608 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_compare0.vhd 2 1 " "Using design file lpm_compare0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "lpm_compare0.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_compare0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761848858616 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "lpm_compare0.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761848858616 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1761848858616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 lpm_compare0:comparador " "Elaborating entity \"lpm_compare0\" for hierarchy \"lpm_compare0:comparador\"" {  } { { "i2cEsquematico.bdf" "comparador" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 56 280 408 152 "comparador" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare0:comparador\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare0:comparador\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare0.vhd" "LPM_COMPARE_component" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_compare0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare0:comparador\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"lpm_compare0:comparador\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare0.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_compare0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761848858651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare0:comparador\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"lpm_compare0:comparador\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858651 ""}  } { { "lpm_compare0.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_compare0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761848858651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_saj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_saj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_saj " "Found entity 1: cmpr_saj" {  } { { "db/cmpr_saj.tdf" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/db/cmpr_saj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761848858710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761848858710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_saj lpm_compare0:comparador\|lpm_compare:LPM_COMPARE_component\|cmpr_saj:auto_generated " "Elaborating entity \"cmpr_saj\" for hierarchy \"lpm_compare0:comparador\|lpm_compare:LPM_COMPARE_component\|cmpr_saj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858711 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_shiftreg1.vhd 2 1 " "Using design file lpm_shiftreg1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg1-SYN " "Found design unit 1: lpm_shiftreg1-SYN" {  } { { "lpm_shiftreg1.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_shiftreg1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761848858720 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg1 " "Found entity 1: lpm_shiftreg1" {  } { { "lpm_shiftreg1.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_shiftreg1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761848858720 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1761848858720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg1 lpm_shiftreg1:shift7 " "Elaborating entity \"lpm_shiftreg1\" for hierarchy \"lpm_shiftreg1:shift7\"" {  } { { "i2cEsquematico.bdf" "shift7" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 88 40 184 168 "shift7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg1:shift7\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg1:shift7\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg1.vhd" "LPM_SHIFTREG_component" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_shiftreg1.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg1:shift7\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"lpm_shiftreg1:shift7\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg1.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_shiftreg1.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761848858736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg1:shift7\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"lpm_shiftreg1:shift7\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858736 ""}  } { { "lpm_shiftreg1.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_shiftreg1.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761848858736 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_shiftreg0.vhd 2 1 " "Using design file lpm_shiftreg0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg0-SYN " "Found design unit 1: lpm_shiftreg0-SYN" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_shiftreg0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761848858744 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Found entity 1: lpm_shiftreg0" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_shiftreg0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761848858744 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1761848858744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg0 lpm_shiftreg0:shift8 " "Elaborating entity \"lpm_shiftreg0\" for hierarchy \"lpm_shiftreg0:shift8\"" {  } { { "i2cEsquematico.bdf" "shift8" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 320 104 248 400 "shift8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg0:shift8\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg0:shift8\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg0.vhd" "LPM_SHIFTREG_component" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_shiftreg0.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg0:shift8\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"lpm_shiftreg0:shift8\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_shiftreg0.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761848858748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg0:shift8\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"lpm_shiftreg0:shift8\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761848858748 ""}  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/lpm_shiftreg0.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761848858748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1761848859402 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1761848859649 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761848859649 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1761848859682 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1761848859682 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1761848859682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1761848859682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1761848859682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761848859697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 15:27:39 2025 " "Processing ended: Thu Oct 30 15:27:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761848859697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761848859697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761848859697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761848859697 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761848860738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761848860739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 15:27:40 2025 " "Processing started: Thu Oct 30 15:27:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761848860739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1761848860739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off i2c -c i2c " "Command: quartus_fit --read_settings_files=off --write_settings_files=off i2c -c i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1761848860739 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1761848860808 ""}
{ "Info" "0" "" "Project  = i2c" {  } {  } 0 0 "Project  = i2c" 0 0 "Fitter" 0 0 1761848860808 ""}
{ "Info" "0" "" "Revision = i2c" {  } {  } 0 0 "Revision = i2c" 0 0 "Fitter" 0 0 1761848860808 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1761848860859 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "i2c EP3C120F780C7 " "Selected device EP3C120F780C7 for design \"i2c\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1761848860865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761848860924 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761848860925 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761848860925 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1761848861060 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1761848861070 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F780C7 " "Device EP3C40F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1761848861584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F780I7 " "Device EP3C40F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1761848861584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780C7 " "Device EP3C55F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1761848861584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780I7 " "Device EP3C55F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1761848861584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780C7 " "Device EP3C80F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1761848861584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780I7 " "Device EP3C80F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1761848861584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F780I7 " "Device EP3C120F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1761848861584 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1761848861584 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1761848861586 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1761848861586 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1761848861586 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1761848861586 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1761848861586 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1761848861586 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1761848861588 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 15 " "No exact pin location assignment(s) for 15 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Prueba " "Pin Prueba not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Prueba } } } { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 72 -432 -256 88 "Prueba" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Prueba } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761848863314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout1 " "Pin cout1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cout1 } } } { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { -24 -432 -256 -8 "cout1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cout1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761848863314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout2 " "Pin cout2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cout2 } } } { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 16 -440 -264 32 "cout2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cout2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761848863314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout3 " "Pin cout3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cout3 } } } { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 256 456 632 272 "cout3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cout3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761848863314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout4 " "Pin cout4 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cout4 } } } { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { -48 336 512 -32 "cout4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cout4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761848863314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATO\[7\] " "Pin DATO\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATO[7] } } } { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 360 328 532 376 "DATO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761848863314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATO\[6\] " "Pin DATO\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATO[6] } } } { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 360 328 532 376 "DATO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761848863314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATO\[5\] " "Pin DATO\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATO[5] } } } { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 360 328 532 376 "DATO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761848863314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATO\[4\] " "Pin DATO\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATO[4] } } } { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 360 328 532 376 "DATO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761848863314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATO\[3\] " "Pin DATO\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATO[3] } } } { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 360 328 532 376 "DATO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761848863314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATO\[2\] " "Pin DATO\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATO[2] } } } { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 360 328 532 376 "DATO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761848863314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATO\[1\] " "Pin DATO\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATO[1] } } } { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 360 328 532 376 "DATO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761848863314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATO\[0\] " "Pin DATO\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATO[0] } } } { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 360 328 532 376 "DATO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761848863314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDA " "Pin SDA not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDA } } } { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 184 -504 -328 200 "SDA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761848863314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { -16 240 408 0 "clock" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761848863314 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1761848863314 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i2c.sdc " "Synopsys Design Constraints File file not found: 'i2c.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1761848863507 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1761848863508 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1761848863509 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1761848863510 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1761848863510 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN J2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clock~input (placed in PIN J2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1761848863529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c:maquina\|fstate.Guardar_dir " "Destination node i2c:maquina\|fstate.Guardar_dir" {  } { { "i2c.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2c.vhd" 37 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c:maquina|fstate.Guardar_dir } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1761848863529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst9 " "Destination node inst9" {  } { { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 96 -144 -80 144 "inst9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1761848863529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c:maquina\|fstate.Guardar_Dato " "Destination node i2c:maquina\|fstate.Guardar_Dato" {  } { { "i2c.vhd" "" { Text "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2c.vhd" 37 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c:maquina|fstate.Guardar_Dato } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1761848863529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst10 " "Destination node inst10" {  } { { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 232 -144 -80 280 "inst10" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1761848863529 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1761848863529 ""}  } { { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { -16 240 408 0 "clock" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761848863529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst10  " "Automatically promoted node inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1761848863530 ""}  } { { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 232 -144 -80 280 "inst10" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761848863530 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst9  " "Automatically promoted node inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1761848863530 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cout2~output " "Destination node cout2~output" {  } { { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 16 -440 -264 32 "cout2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cout2~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1761848863530 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1761848863530 ""}  } { { "i2cEsquematico.bdf" "" { Schematic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/i2cEsquematico.bdf" { { 96 -144 -80 144 "inst9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761848863530 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1761848863717 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1761848863717 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1761848863717 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761848863718 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761848863719 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1761848863719 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1761848863719 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1761848863719 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1761848863728 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1761848863729 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1761848863729 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 2.5V 0 13 1 " "Number of I/O pins in group: 14 (unused VREF, 2.5V VCCIO, 0 input, 13 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1761848863731 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1761848863731 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1761848863731 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 53 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1761848863732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1761848863732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1761848863732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1761848863732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1761848863732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1761848863732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1761848863732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1761848863732 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1761848863732 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1761848863732 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761848863751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1761848869516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761848869737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1761848869748 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1761848872733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761848872733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1761848872993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1761848875974 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1761848875974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761848877183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1761848877185 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1761848877185 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1761848877205 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761848877238 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761848877723 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761848877753 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761848878059 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761848878424 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/output_files/i2c.fit.smsg " "Generated suppressed messages file C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/output_files/i2c.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1761848879882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "824 " "Peak virtual memory: 824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761848880100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 15:28:00 2025 " "Processing ended: Thu Oct 30 15:28:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761848880100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761848880100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761848880100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1761848880100 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1761848881042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761848881043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 15:28:00 2025 " "Processing started: Thu Oct 30 15:28:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761848881043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1761848881043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off i2c -c i2c " "Command: quartus_asm --read_settings_files=off --write_settings_files=off i2c -c i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1761848881043 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1761848884650 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1761848884766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761848886074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 15:28:06 2025 " "Processing ended: Thu Oct 30 15:28:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761848886074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761848886074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761848886074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1761848886074 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1761848886671 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1761848887130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761848887130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 15:28:06 2025 " "Processing started: Thu Oct 30 15:28:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761848887130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761848887130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta i2c -c i2c " "Command: quartus_sta i2c -c i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761848887130 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1761848887200 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1761848887322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1761848887322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1761848887388 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1761848887388 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i2c.sdc " "Synopsys Design Constraints File file not found: 'i2c.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1761848887606 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1761848887606 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1761848887607 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1761848887607 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1761848888027 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888027 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1761848888028 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1761848888035 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1761848888046 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1761848888046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.281 " "Worst-case setup slack is -4.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.281       -52.866 clock  " "   -4.281       -52.866 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1761848888047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.419 " "Worst-case hold slack is 0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419         0.000 clock  " "    0.419         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1761848888050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1761848888052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1761848888053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -47.975 clock  " "   -3.000       -47.975 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1761848888055 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1761848888088 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1761848888111 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1761848888787 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888813 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1761848888817 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1761848888817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.730 " "Worst-case setup slack is -3.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.730       -45.551 clock  " "   -3.730       -45.551 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1761848888819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387         0.000 clock  " "    0.387         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1761848888822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1761848888824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1761848888826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -47.975 clock  " "   -3.000       -47.975 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1761848888828 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1761848888862 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888943 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1761848888944 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1761848888944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.681 " "Worst-case setup slack is -1.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.681       -15.802 clock  " "   -1.681       -15.802 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1761848888947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.075 " "Worst-case hold slack is 0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075         0.000 clock  " "    0.075         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1761848888951 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1761848888954 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1761848888956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -40.712 clock  " "   -3.000       -40.712 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761848888959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1761848888959 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1761848889120 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1761848889120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761848889173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 15:28:09 2025 " "Processing ended: Thu Oct 30 15:28:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761848889173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761848889173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761848889173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761848889173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761848890139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761848890140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 15:28:09 2025 " "Processing started: Thu Oct 30 15:28:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761848890140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761848890140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off i2c -c i2c " "Command: quartus_eda --read_settings_files=off --write_settings_files=off i2c -c i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761848890140 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2c.vo C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/simulation/modelsim/ simulation " "Generated file i2c.vo in folder \"C:/Users/User/Downloads/LaboratorioFPGA/EjF_I2C/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761848890514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "381 " "Peak virtual memory: 381 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761848890547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 15:28:10 2025 " "Processing ended: Thu Oct 30 15:28:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761848890547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761848890547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761848890547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761848890547 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761848891155 ""}
