
*** Running vivado
    with args -log Vedic_8x8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Vedic_8x8.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Vedic_8x8.tcl -notrace
Command: synth_design -top Vedic_8x8 -part xc7s6cpga196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8252
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 832.898 ; gain = 413.691
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Vedic_8x8' [C:/Users/Admin/Vedic 8x8/Vedic 8x8.srcs/sources_1/new/Vedic 8x8 FA.v:54]
INFO: [Synth 8-6157] synthesizing module 'Vedic_4x4' [C:/Users/Admin/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:50]
INFO: [Synth 8-6157] synthesizing module 'Vedic_2x2' [C:/Users/Admin/Vedic 2x2 NAT/Vedic 2x2 NAT.srcs/sources_1/new/Vedic 2x2.v:28]
INFO: [Synth 8-6157] synthesizing module 'HA' [C:/Users/Admin/Vedic 2x2 NAT/Vedic 2x2 NAT.srcs/sources_1/new/Vedic 2x2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HA' (0#1) [C:/Users/Admin/Vedic 2x2 NAT/Vedic 2x2 NAT.srcs/sources_1/new/Vedic 2x2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Vedic_2x2' (0#1) [C:/Users/Admin/Vedic 2x2 NAT/Vedic 2x2 NAT.srcs/sources_1/new/Vedic 2x2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FA4' [C:/Users/Admin/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:28]
INFO: [Synth 8-6157] synthesizing module 'FA' [C:/Users/Admin/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FA' (0#1) [C:/Users/Admin/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FA4' (0#1) [C:/Users/Admin/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:28]
WARNING: [Synth 8-689] width (4) of port connection 's' does not match port width (5) of module 'FA4' [C:/Users/Admin/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:67]
INFO: [Synth 8-6157] synthesizing module 'FA6' [C:/Users/Admin/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:38]
INFO: [Synth 8-6155] done synthesizing module 'FA6' (0#1) [C:/Users/Admin/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:38]
WARNING: [Synth 8-689] width (6) of port connection 's' does not match port width (7) of module 'FA6' [C:/Users/Admin/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:68]
WARNING: [Synth 8-689] width (6) of port connection 's' does not match port width (7) of module 'FA6' [C:/Users/Admin/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:69]
INFO: [Synth 8-6155] done synthesizing module 'Vedic_4x4' (0#1) [C:/Users/Admin/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:50]
INFO: [Synth 8-6157] synthesizing module 'FA8' [C:/Users/Admin/Vedic 8x8/Vedic 8x8.srcs/sources_1/new/Vedic 8x8 FA.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FA8' (0#1) [C:/Users/Admin/Vedic 8x8/Vedic 8x8.srcs/sources_1/new/Vedic 8x8 FA.v:22]
WARNING: [Synth 8-689] width (8) of port connection 's' does not match port width (9) of module 'FA8' [C:/Users/Admin/Vedic 8x8/Vedic 8x8.srcs/sources_1/new/Vedic 8x8 FA.v:83]
INFO: [Synth 8-6157] synthesizing module 'FA12' [C:/Users/Admin/Vedic 8x8/Vedic 8x8.srcs/sources_1/new/Vedic 8x8 FA.v:36]
INFO: [Synth 8-6155] done synthesizing module 'FA12' (0#1) [C:/Users/Admin/Vedic 8x8/Vedic 8x8.srcs/sources_1/new/Vedic 8x8 FA.v:36]
WARNING: [Synth 8-689] width (12) of port connection 's' does not match port width (13) of module 'FA12' [C:/Users/Admin/Vedic 8x8/Vedic 8x8.srcs/sources_1/new/Vedic 8x8 FA.v:84]
WARNING: [Synth 8-689] width (12) of port connection 's' does not match port width (13) of module 'FA12' [C:/Users/Admin/Vedic 8x8/Vedic 8x8.srcs/sources_1/new/Vedic 8x8 FA.v:85]
INFO: [Synth 8-6155] done synthesizing module 'Vedic_8x8' (0#1) [C:/Users/Admin/Vedic 8x8/Vedic 8x8.srcs/sources_1/new/Vedic 8x8 FA.v:54]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 922.828 ; gain = 503.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 922.828 ; gain = 503.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s6cpga196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 922.828 ; gain = 503.621
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s6cpga196-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 922.828 ; gain = 503.621
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 224   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 10 (col length:20)
BRAMs: 10 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1092.887 ; gain = 673.680
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1094.535 ; gain = 675.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1094.699 ; gain = 675.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1094.699 ; gain = 675.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1094.699 ; gain = 675.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1094.699 ; gain = 675.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1094.699 ; gain = 675.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1094.699 ; gain = 675.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1094.699 ; gain = 675.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    13|
|2     |LUT3 |    10|
|3     |LUT4 |    16|
|4     |LUT5 |    21|
|5     |LUT6 |    64|
|6     |IBUF |    16|
|7     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   156|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1094.699 ; gain = 675.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1094.699 ; gain = 675.492
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1094.699 ; gain = 675.492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1106.578 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1184.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 766e4f30
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1184.863 ; gain = 790.547
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Vedic_last/Vedic_last.runs/synth_1/Vedic_8x8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Vedic_8x8_utilization_synth.rpt -pb Vedic_8x8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 15 04:02:41 2024...
