 
****************************************
Report : area
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:14 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/db/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                        36390
Number of nets:                        213209
Number of cells:                       161367
Number of combinational cells:         131430
Number of sequential cells:             29808
Number of macros/black boxes:               0
Number of buf/inv:                      30718
Number of references:                       8

Combinational area:              65607.534773
Buf/Inv area:                     7108.108845
Noncombinational area:           51101.850292
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                116709.385065
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area             Local cell area
                                  --------------------  ------------------------------ 
Hierarchical cell                 Absolute     Percent  Combi-      Noncombi-   Black-
                                  Total        Total    national    national    boxes   Design
--------------------------------  -----------  -------  ----------  ----------  ------  -------------------------------------------------------------------------------------------------------------------------------
fft_top                           116709.3851    100.0     54.4272      0.0000  0.0000  fft_top
MODUL0                             71310.6277     61.1  13800.3576     17.8176  0.0000  sdf1_N512_M512_WIDTH9_WIDTH_DO11
MODUL0/bf1_1                        1597.0416      1.4   1597.0416      0.0000  0.0000  butterfly_WIDTH9
MODUL0/bf1_2                        1667.8248      1.4   1667.8248      0.0000  0.0000  butterfly_WIDTH10
MODUL0/bf1_3                        2581.7424      2.2   2581.7424      0.0000  0.0000  butterfly_WIDTH13
MODUL0/buf1                          630.9936      0.5      0.1392    630.8544  0.0000  delay_buf_WIDTH9
MODUL0/cbfp1                       28844.3973     24.7     12.3888     20.3928  0.0000  top_module_02_cbfp_NUM_PARALLEL_PATHS16_OWIDTH11_BLOCK_SIZE512_DATA_IN_WIDTH13_TW_WIDTH9_TW_TABLE_DEPTH512
MODUL0/cbfp1/CBFP_0                 9706.0679      8.3   2496.4824    723.1440  0.0000  cbfp_WIDTH23_OWIDTH11
MODUL0/cbfp1/CBFP_0/clk_gate_comp_min_cbfp_re0_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_WIDTH23_OWIDTH11_20
MODUL0/cbfp1/CBFP_0/clk_gate_comp_min_cbfp_re1_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_WIDTH23_OWIDTH11_19
MODUL0/cbfp1/CBFP_0/clk_gate_comp_min_cbfp_re2_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_WIDTH23_OWIDTH11_18
MODUL0/cbfp1/CBFP_0/clk_gate_comp_min_cbfp_re3_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_WIDTH23_OWIDTH11_0
MODUL0/cbfp1/CBFP_0/clk_gate_min_value_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_WIDTH23_OWIDTH11_17
MODUL0/cbfp1/CBFP_0/clk_gate_shift_im_reg_15_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_WIDTH23_OWIDTH11_1
MODUL0/cbfp1/CBFP_0/comp_im1          19.6272      0.0     19.6272      0.0000  0.0000  comp_min_cbfp_2
MODUL0/cbfp1/CBFP_0/comp_im2          17.6784      0.0     17.6784      0.0000  0.0000  comp_min_cbfp_0
MODUL0/cbfp1/CBFP_0/comp_re1          19.6272      0.0     19.6272      0.0000  0.0000  comp_min_cbfp_3
MODUL0/cbfp1/CBFP_0/comp_re2          17.7480      0.0     17.7480      0.0000  0.0000  comp_min_cbfp_1
MODUL0/cbfp1/CBFP_0/db1             6258.0838      5.4      0.0000   6258.0838  0.0000  delaybuffer_cbfp_DEPTH80_WIDTH23
MODUL0/cbfp1/CBFP_0/genblk2_0__comp_re
                                      17.9568      0.0     17.9568      0.0000  0.0000  comp_min_cbfp_11
MODUL0/cbfp1/CBFP_0/genblk2_1__comp_re
                                      17.7480      0.0     17.7480      0.0000  0.0000  comp_min_cbfp_10
MODUL0/cbfp1/CBFP_0/genblk2_2__comp_re
                                      17.9568      0.0     17.9568      0.0000  0.0000  comp_min_cbfp_9
MODUL0/cbfp1/CBFP_0/genblk2_3__comp_re
                                      18.1656      0.0     18.1656      0.0000  0.0000  comp_min_cbfp_8
MODUL0/cbfp1/CBFP_0/genblk3_0__comp_im
                                      18.0960      0.0     18.0960      0.0000  0.0000  comp_min_cbfp_7
MODUL0/cbfp1/CBFP_0/genblk3_1__comp_im
                                      17.9568      0.0     17.9568      0.0000  0.0000  comp_min_cbfp_6
MODUL0/cbfp1/CBFP_0/genblk3_2__comp_im
                                      18.4440      0.0     18.4440      0.0000  0.0000  comp_min_cbfp_5
MODUL0/cbfp1/CBFP_0/genblk3_3__comp_im
                                      18.1656      0.0     18.1656      0.0000  0.0000  comp_min_cbfp_4
MODUL0/cbfp1/C_MULTIPLIER_02       16261.5526     13.9  12631.7734   3629.7792  0.0000  complex_multiplier_02_NUM_PARALLEL_PATHS16_DATA_IN_WIDTH13_TW_WIDTH9
MODUL0/cbfp1/SATURATION_13           245.9664      0.2    245.9664      0.0000  0.0000  saturation_LENGTH13_NUM_PARALLEL_PATHS16
MODUL0/cbfp1/SAT_BUF_1CLK           1535.8632      1.3      0.1392   1535.7240  0.0000  delaybuffer_cbfp_DEPTH32_WIDTH13
MODUL0/cbfp1/clk_gate_chunk_idx_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_top_module_02_cbfp_NUM_PARALLEL_PATHS16_OWIDTH11_BLOCK_SIZE512_DATA_IN_WIDTH13_TW_WIDTH9_TW_TABLE_DEPTH512
MODUL0/cbfp1/genblk1_0__TWIDDLE_512
                                      62.1528      0.1     29.7888     32.3640  0.0000  twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_15
MODUL0/cbfp1/genblk1_10__TWIDDLE_512
                                      66.8160      0.1     34.4520     32.3640  0.0000  twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_5
MODUL0/cbfp1/genblk1_11__TWIDDLE_512
                                      64.5192      0.1     31.6680     32.8512  0.0000  twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_4
MODUL0/cbfp1/genblk1_12__TWIDDLE_512
                                      67.3032      0.1     34.9392     32.3640  0.0000  twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_3
MODUL0/cbfp1/genblk1_13__TWIDDLE_512
                                      64.8672      0.1     32.5032     32.3640  0.0000  twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_2
MODUL0/cbfp1/genblk1_14__TWIDDLE_512
                                      63.9624      0.1     31.5984     32.3640  0.0000  twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_1
MODUL0/cbfp1/genblk1_15__TWIDDLE_512
                                      69.9480      0.1     34.5912     35.3568  0.0000  twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_0
MODUL0/cbfp1/genblk1_1__TWIDDLE_512
                                      64.8672      0.1     32.0160     32.8512  0.0000  twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_14
MODUL0/cbfp1/genblk1_2__TWIDDLE_512
                                      66.3984      0.1     34.0344     32.3640  0.0000  twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_13
MODUL0/cbfp1/genblk1_3__TWIDDLE_512
                                      64.5888      0.1     32.2248     32.3640  0.0000  twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_12
MODUL0/cbfp1/genblk1_4__TWIDDLE_512
                                      63.7536      0.1     31.3896     32.3640  0.0000  twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_11
MODUL0/cbfp1/genblk1_5__TWIDDLE_512
                                      62.1528      0.1     29.7888     32.3640  0.0000  twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_10
MODUL0/cbfp1/genblk1_6__TWIDDLE_512
                                      72.5928      0.1     37.2360     35.3568  0.0000  twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_9
MODUL0/cbfp1/genblk1_7__TWIDDLE_512
                                      73.4976      0.1     38.1408     35.3568  0.0000  twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_8
MODUL0/cbfp1/genblk1_8__TWIDDLE_512
                                      68.0688      0.1     35.7048     32.3640  0.0000  twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_7
MODUL0/cbfp1/genblk1_9__TWIDDLE_512
                                      65.1456      0.1     32.2944     32.8512  0.0000  twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_6
MODUL0/clk_gate_do_count_reg           1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_sdf1_N512_M512_WIDTH9_WIDTH_DO11
MODUL0/sr1                          7349.1334      6.3      1.8096   7347.3238  0.0000  shift_reg_WIDTH9_DELAY_LENGTH16
MODUL0/sr2_0                        4438.8095      3.8      0.1392   4438.6703  0.0000  shift_reg_WIDTH10_DELAY_LENGTH8_1
MODUL0/sr2_1                        4449.0407      3.8      0.1392   4448.9015  0.0000  shift_reg_WIDTH10_DELAY_LENGTH8_0
MODUL0/sr3_0                        2966.2127      2.5      0.1392   2966.0735  0.0000  shift_reg_WIDTH13_DELAY_LENGTH4_1
MODUL0/sr3_1                        2965.7255      2.5      0.1392   2965.5863  0.0000  shift_reg_WIDTH13_DELAY_LENGTH4_0
MODUL1                             40643.9637     34.8   7788.6576     17.8176  0.0000  sdf2_N512_M512_WIDTH11_WIDTH_DO12
MODUL1/bf2_1                        1520.1336      1.3   1520.1336      0.0000  0.0000  butterfly2_WIDTH11
MODUL1/bf2_2                        1602.3312      1.4   1602.3312      0.0000  0.0000  butterfly_WIDTH12
MODUL1/bf2_3                        2890.6968      2.5   1091.1888   1799.5080  0.0000  butterfly_16bit
MODUL1/buf1                          720.6384      0.6      0.1392    720.4992  0.0000  delay_buf_WIDTH11_1
MODUL1/buf2                          808.6128      0.7      0.1392    808.4736  0.0000  delay_buf_WIDTH11_0
MODUL1/cbfp1                       21047.5967     18.0      9.0480     14.4768  0.0000  top_module_12_cbfp_NUM_PARALLEL_PATHS16_OWIDTH12_BLOCK_SIZE512_DATA_IN_WIDTH15_TW_WIDTH9_TW_TABLE_DEPTH64
MODUL1/cbfp1/CBFP_1                 3638.8968      3.1   3616.9728     21.9240  0.0000  cbfp1_WIDTH25_OWIDTH12
MODUL1/cbfp1/C_MULTIPLIER_12       15324.1103     13.1  11648.7430   3675.3672  0.0000  complex_multiplier_12_NUM_PARALLEL_PATHS16_DATA_IN_WIDTH16_TW_WIDTH9
MODUL1/cbfp1/SAT_BUF_1CLK           1841.1288      1.6      0.0000   1841.1288  0.0000  delaybuffer_cbfp_DEPTH32_WIDTH16
MODUL1/cbfp1/clk_gate_chunk_idx_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_top_module_12_cbfp_NUM_PARALLEL_PATHS16_OWIDTH12_BLOCK_SIZE512_DATA_IN_WIDTH15_TW_WIDTH9_TW_TABLE_DEPTH64
MODUL1/cbfp1/genblk1_10__TWIDDLE_64
                                      14.1984      0.0      2.0184     12.1800  0.0000  twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_5
MODUL1/cbfp1/genblk1_11__TWIDDLE_64
                                      20.1144      0.0      2.3664     17.7480  0.0000  twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_4
MODUL1/cbfp1/genblk1_12__TWIDDLE_64
                                      14.4072      0.0      2.7144     11.6928  0.0000  twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_3
MODUL1/cbfp1/genblk1_13__TWIDDLE_64
                                      14.5464      0.0      2.2968     12.2496  0.0000  twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_2
MODUL1/cbfp1/genblk1_14__TWIDDLE_64
                                      16.7040      0.0      1.9488     14.7552  0.0000  twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_1
MODUL1/cbfp1/genblk1_15__TWIDDLE_64
                                      21.3672      0.0      2.1576     19.2096  0.0000  twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_0
MODUL1/cbfp1/genblk1_1__TWIDDLE_64
                                      14.5464      0.0      2.8536     11.6928  0.0000  twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_14
MODUL1/cbfp1/genblk1_2__TWIDDLE_64
                                      10.9272      0.0      1.2528      9.6744  0.0000  twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_13
MODUL1/cbfp1/genblk1_3__TWIDDLE_64
                                      14.5464      0.0      2.8536     11.6928  0.0000  twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_12
MODUL1/cbfp1/genblk1_4__TWIDDLE_64
                                      14.3376      0.0      2.1576     12.1800  0.0000  twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_11
MODUL1/cbfp1/genblk1_5__TWIDDLE_64
                                      14.0592      0.0      2.8536     11.2056  0.0000  twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_10
MODUL1/cbfp1/genblk1_6__TWIDDLE_64
                                      16.9128      0.0      2.7144     14.1984  0.0000  twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_9
MODUL1/cbfp1/genblk1_7__TWIDDLE_64
                                      15.5208      0.0      2.8536     12.6672  0.0000  twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_8
MODUL1/cbfp1/genblk1_9__TWIDDLE_64
                                      16.2168      0.0      2.0184     14.1984  0.0000  twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_6
MODUL1/clk_gate_do_count_reg           1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_sdf2_N512_M512_WIDTH11_WIDTH_DO12
MODUL1/saturation1                   207.7560      0.2    207.7560      0.0000  0.0000  saturation_LENGTH11_NUM_PARALLEL_PATHS16_1
MODUL1/saturation2                   204.6240      0.2    204.6240      0.0000  0.0000  saturation_LENGTH11_NUM_PARALLEL_PATHS16_0
MODUL1/sr1_0                        1243.1952      1.1      0.1392   1243.0560  0.0000  shift_reg_WIDTH12_DELAY_LENGTH2_1
MODUL1/sr1_1                        1243.1952      1.1      0.1392   1243.0560  0.0000  shift_reg_WIDTH12_DELAY_LENGTH2_0
MODUL1/sr2_0                         676.0944      0.6      0.1392    675.9552  0.0000  delaybuffer_cbfp_DEPTH16_WIDTH12_1
MODUL1/sr2_1                         671.0832      0.6      0.1392    670.9440  0.0000  delaybuffer_cbfp_DEPTH16_WIDTH12_0
MODUL2                              2172.5640      1.9   1110.6768    932.5704  0.0000  sdf3_N512_M512_WIDTH12_WIDTH_DO13
MODUL2/clk_gate_shift_im_reg_0_        1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_sdf3_N512_M512_WIDTH12_WIDTH_DO13_0
MODUL2/clk_gate_shift_im_reg_15_       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_sdf3_N512_M512_WIDTH12_WIDTH_DO13_1
MODUL2/db3                           102.8688      0.1      0.1392    102.7296  0.0000  delaybuffer_re_DEPTH80_WIDTH6
MODUL2/genblk4_3__divide_round_im     11.8320      0.0     11.8320      0.0000  0.0000  divide_round_WIDTH23_DIVIDE8_0
MODUL2/genblk4_3__divide_round_re     11.5536      0.0     11.5536      0.0000  0.0000  divide_round_WIDTH23_DIVIDE8_1
index_buf                            172.0512      0.1      0.1392    171.9120  0.0000  delaybuffer_re_DEPTH176_WIDTH5
reorder                             2330.9040      2.0    882.8064   1392.9744  0.0000  bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16
reorder/clk_gate_blocks_output_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_3
reorder/clk_gate_final_output_counter_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_2
reorder/clk_gate_input_block_counter_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_484
reorder/clk_gate_memory_re_reg_111_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_379
reorder/clk_gate_memory_re_reg_127_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_364
reorder/clk_gate_memory_re_reg_143_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_349
reorder/clk_gate_memory_re_reg_159_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_334
reorder/clk_gate_memory_re_reg_15_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_469
reorder/clk_gate_memory_re_reg_175_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_319
reorder/clk_gate_memory_re_reg_191_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_304
reorder/clk_gate_memory_re_reg_207_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_289
reorder/clk_gate_memory_re_reg_223_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_274
reorder/clk_gate_memory_re_reg_239_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_259
reorder/clk_gate_memory_re_reg_255_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_244
reorder/clk_gate_memory_re_reg_271_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_229
reorder/clk_gate_memory_re_reg_287_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_214
reorder/clk_gate_memory_re_reg_303_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_199
reorder/clk_gate_memory_re_reg_319_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_184
reorder/clk_gate_memory_re_reg_31_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_454
reorder/clk_gate_memory_re_reg_335_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_169
reorder/clk_gate_memory_re_reg_351_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_154
reorder/clk_gate_memory_re_reg_367_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_139
reorder/clk_gate_memory_re_reg_383_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_124
reorder/clk_gate_memory_re_reg_399_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_109
reorder/clk_gate_memory_re_reg_415_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_94
reorder/clk_gate_memory_re_reg_431_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_79
reorder/clk_gate_memory_re_reg_447_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_64
reorder/clk_gate_memory_re_reg_463_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_49
reorder/clk_gate_memory_re_reg_479_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_34
reorder/clk_gate_memory_re_reg_47_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_439
reorder/clk_gate_memory_re_reg_495_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_19
reorder/clk_gate_memory_re_reg_511_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_4
reorder/clk_gate_memory_re_reg_63_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_424
reorder/clk_gate_memory_re_reg_79_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_409
reorder/clk_gate_memory_re_reg_95_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_394
reorder/clk_gate_wait_counter_reg      1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_1
u_index_adder_array                   24.8472      0.0     24.8472      0.0000  0.0000  index_adder_array_WIDTH_IN5_WIDTH_OUT6_SIZE16
--------------------------------  -----------  -------  ----------  ----------  ------  -------------------------------------------------------------------------------------------------------------------------------
Total                                                   65607.5348  51101.8503  0.0000

1
 
****************************************
Report : qor
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:16 2025
****************************************


  Timing Path Group 'fft_clk'
  -----------------------------------
  Levels of Logic:              50.00
  Critical Path Length:       1302.19
  Critical Path Slack:           0.05
  Critical Path Clk Period:   1400.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:        -24.61
  Total Hold Violation:    -113757.88
  No. of Hold Violations:    13930.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        129
  Hierarchical Port Count:      35681
  Leaf Cell Count:             161238
  Buf/Inv Cell Count:           30718
  Buf Cell Count:                1126
  Inv Cell Count:               29592
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    131430
  Sequential Cell Count:        29808
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    65607.534773
  Noncombinational Area: 51101.850292
  Buf/Inv Area:           7108.108845
  Total Buffer Area:           718.20
  Total Inverter Area:        6389.91
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            116709.385065
  Design Area:          116709.385065


  Design Rules
  -----------------------------------
  Total Number of Nets:        181648
  Nets With Violations:        180124
  Max Trans Violations:        180123
  Max Cap Violations:               0
  Max Fanout Violations:            2
  -----------------------------------


  Hostname: kccisynop2

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  239.48
  Logic Optimization:                542.55
  Mapping Optimization:             1277.44
  -----------------------------------------
  Overall Compile Time:             2833.96
  Overall Compile Wall Clock Time:  1577.65

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 24.61  TNS: 113757.88  Number of Violating Paths: 13930

  --------------------------------------------------------------------


1
 
****************************************
Report : resources
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:16 2025
****************************************


No resource sharing information to report.

No implementations to report
 
****************************************
Design : bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/reorder_4.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_16       | DW01_inc       | width=6    | add_107 (reorder_4.sv:107) |
| add_x_17       | DW01_inc       | width=6    | add_110 (reorder_4.sv:110) |
| add_x_29781    | DW01_inc       | width=6    | add_123 (reorder_4.sv:123) |
| add_x_29782    | DW01_inc       | width=6    | add_124 (reorder_4.sv:124) |
| gt_x_29783     | DW_cmp         | width=6    | gt_136 (reorder_4.sv:136)  |
| lt_x_29784     | DW_cmp         | width=6    | lt_136 (reorder_4.sv:136)  |
| add_x_60496    | DW01_inc       | width=6    | add_227 (reorder_4.sv:227) |
| add_x_60497    | DW01_inc       | width=4    | add_237 (reorder_4.sv:237) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_16           | DW01_inc         | apparch (area)     |                |
| add_x_17           | DW01_inc         | apparch (area)     |                |
| add_x_29781        | DW01_inc         | apparch (area)     |                |
| add_x_29782        | DW01_inc         | apparch (area)     |                |
| gt_x_29783         | DW_cmp           | apparch (area)     |                |
| lt_x_29784         | DW_cmp           | apparch (area)     |                |
| add_x_60496        | DW01_inc         | apparch (area)     |                |
| add_x_60497        | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : sdf3_N512_M512_WIDTH12_WIDTH_DO13
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/sdf3.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=13   | add_102 (sdf3.sv:102)      |
| add_x_2        | DW01_add       | width=13   | add_103 (sdf3.sv:103)      |
| sub_x_3        | DW01_sub       | width=13   | sub_104 (sdf3.sv:104)      |
| sub_x_4        | DW01_sub       | width=13   | sub_105 (sdf3.sv:105)      |
| add_x_5        | DW01_add       | width=13   | add_106 (sdf3.sv:106)      |
| add_x_6        | DW01_add       | width=13   | add_107 (sdf3.sv:107)      |
| sub_x_7        | DW01_sub       | width=13   | sub_108 (sdf3.sv:108)      |
| sub_x_8        | DW01_sub       | width=13   | sub_109 (sdf3.sv:109)      |
| add_x_9        | DW01_add       | width=13   | add_102_G2 (sdf3.sv:102)   |
| add_x_10       | DW01_add       | width=13   | add_103_G2 (sdf3.sv:103)   |
| sub_x_11       | DW01_sub       | width=13   | sub_104_G2 (sdf3.sv:104)   |
| sub_x_12       | DW01_sub       | width=13   | sub_105_G2 (sdf3.sv:105)   |
| add_x_13       | DW01_add       | width=13   | add_106_G2 (sdf3.sv:106)   |
| add_x_14       | DW01_add       | width=13   | add_107_G2 (sdf3.sv:107)   |
| sub_x_15       | DW01_sub       | width=13   | sub_108_G2 (sdf3.sv:108)   |
| sub_x_16       | DW01_sub       | width=13   | sub_109_G2 (sdf3.sv:109)   |
| add_x_17       | DW01_add       | width=13   | add_102_G3 (sdf3.sv:102)   |
| add_x_18       | DW01_add       | width=13   | add_103_G3 (sdf3.sv:103)   |
| sub_x_19       | DW01_sub       | width=13   | sub_105_G3 (sdf3.sv:105)   |
| add_x_20       | DW01_add       | width=13   | add_106_G3 (sdf3.sv:106)   |
| add_x_21       | DW01_add       | width=13   | add_107_G3 (sdf3.sv:107)   |
| sub_x_22       | DW01_sub       | width=13   | sub_109_G3 (sdf3.sv:109)   |
| add_x_23       | DW01_add       | width=13   | add_102_G4 (sdf3.sv:102)   |
| add_x_24       | DW01_add       | width=13   | add_103_G4 (sdf3.sv:103)   |
| sub_x_25       | DW01_sub       | width=13   | sub_105_G4 (sdf3.sv:105)   |
| add_x_26       | DW01_add       | width=13   | add_106_G4 (sdf3.sv:106)   |
| add_x_27       | DW01_add       | width=13   | add_107_G4 (sdf3.sv:107)   |
| sub_x_28       | DW01_sub       | width=13   | sub_109_G4 (sdf3.sv:109)   |
| add_x_29       | DW01_add       | width=14   | add_132 (sdf3.sv:132)      |
| add_x_30       | DW01_add       | width=14   | add_133 (sdf3.sv:133)      |
| add_x_31       | DW01_add       | width=14   | add_134 (sdf3.sv:134)      |
| add_x_32       | DW01_add       | width=14   | add_135 (sdf3.sv:135)      |
| sub_x_33       | DW01_sub       | width=14   | sub_136 (sdf3.sv:136)      |
| sub_x_34       | DW01_sub       | width=14   | sub_137 (sdf3.sv:137)      |
| sub_x_35       | DW01_sub       | width=14   | sub_138 (sdf3.sv:138)      |
| sub_x_36       | DW01_sub       | width=14   | sub_139 (sdf3.sv:139)      |
| add_x_37       | DW01_add       | width=14   | add_132_G2 (sdf3.sv:132)   |
| add_x_38       | DW01_add       | width=14   | add_133_G2 (sdf3.sv:133)   |
| add_x_39       | DW01_add       | width=14   | add_134_G2 (sdf3.sv:134)   |
| add_x_40       | DW01_add       | width=14   | add_135_G2 (sdf3.sv:135)   |
| sub_x_41       | DW01_sub       | width=14   | sub_136_G2 (sdf3.sv:136)   |
| sub_x_42       | DW01_sub       | width=14   | sub_137_G2 (sdf3.sv:137)   |
| sub_x_43       | DW01_sub       | width=14   | sub_138_G2 (sdf3.sv:138)   |
| sub_x_44       | DW01_sub       | width=14   | sub_139_G2 (sdf3.sv:139)   |
| add_x_45       | DW01_add       | width=14   | add_132_G3 (sdf3.sv:132)   |
| add_x_46       | DW01_add       | width=14   | add_133_G3 (sdf3.sv:133)   |
| add_x_47       | DW01_add       | width=14   | add_134_G3 (sdf3.sv:134)   |
| add_x_48       | DW01_add       | width=14   | add_135_G3 (sdf3.sv:135)   |
| sub_x_49       | DW01_sub       | width=14   | sub_136_G3 (sdf3.sv:136)   |
| sub_x_50       | DW01_sub       | width=14   | sub_137_G3 (sdf3.sv:137)   |
| sub_x_51       | DW01_sub       | width=14   | sub_138_G3 (sdf3.sv:138)   |
| sub_x_52       | DW01_sub       | width=14   | sub_139_G3 (sdf3.sv:139)   |
| add_x_53       | DW01_add       | width=14   | add_132_G4 (sdf3.sv:132)   |
| add_x_54       | DW01_add       | width=14   | add_133_G4 (sdf3.sv:133)   |
| add_x_55       | DW01_add       | width=14   | add_134_G4 (sdf3.sv:134)   |
| add_x_56       | DW01_add       | width=14   | add_135_G4 (sdf3.sv:135)   |
| sub_x_57       | DW01_sub       | width=14   | sub_136_G4 (sdf3.sv:136)   |
| sub_x_58       | DW01_sub       | width=14   | sub_137_G4 (sdf3.sv:137)   |
| sub_x_59       | DW01_sub       | width=14   | sub_138_G4 (sdf3.sv:138)   |
| sub_x_60       | DW01_sub       | width=14   | sub_139_G4 (sdf3.sv:139)   |
| sub_x_61       | DW01_sub       | width=15   | sub_193_G4 (sdf3.sv:193)   |
| sub_x_62       | DW01_sub       | width=15   | sub_193_G12 (sdf3.sv:193)  |
| add_x_63       | DW01_add       | width=16   | add_217 (sdf3.sv:217)      |
| sub_x_64       | DW01_sub       | width=16   | sub_218 (sdf3.sv:218)      |
| add_x_65       | DW01_add       | width=16   | add_219 (sdf3.sv:219)      |
| sub_x_66       | DW01_sub       | width=16   | sub_220 (sdf3.sv:220)      |
| add_x_67       | DW01_add       | width=16   | add_217_G2 (sdf3.sv:217)   |
| sub_x_68       | DW01_sub       | width=16   | sub_218_G2 (sdf3.sv:218)   |
| add_x_69       | DW01_add       | width=16   | add_219_G2 (sdf3.sv:219)   |
| sub_x_70       | DW01_sub       | width=16   | sub_220_G2 (sdf3.sv:220)   |
| add_x_71       | DW01_add       | width=16   | add_217_G3 (sdf3.sv:217)   |
| sub_x_72       | DW01_sub       | width=16   | sub_218_G3 (sdf3.sv:218)   |
| add_x_73       | DW01_add       | width=16   | add_219_G3 (sdf3.sv:219)   |
| sub_x_74       | DW01_sub       | width=16   | sub_220_G3 (sdf3.sv:220)   |
| add_x_75       | DW01_add       | width=16   | add_217_G4 (sdf3.sv:217)   |
| sub_x_76       | DW01_sub       | width=16   | sub_218_G4 (sdf3.sv:218)   |
| add_x_77       | DW01_add       | width=16   | add_219_G4 (sdf3.sv:219)   |
| sub_x_78       | DW01_sub       | width=16   | sub_220_G4 (sdf3.sv:220)   |
| add_x_79       | DW01_add       | width=16   | add_217_G5 (sdf3.sv:217)   |
| sub_x_80       | DW01_sub       | width=16   | sub_218_G5 (sdf3.sv:218)   |
| add_x_81       | DW01_add       | width=16   | add_219_G5 (sdf3.sv:219)   |
| sub_x_82       | DW01_sub       | width=16   | sub_220_G5 (sdf3.sv:220)   |
| add_x_83       | DW01_add       | width=16   | add_217_G6 (sdf3.sv:217)   |
| sub_x_84       | DW01_sub       | width=16   | sub_218_G6 (sdf3.sv:218)   |
| add_x_85       | DW01_add       | width=16   | add_219_G6 (sdf3.sv:219)   |
| sub_x_86       | DW01_sub       | width=16   | sub_220_G6 (sdf3.sv:220)   |
| add_x_87       | DW01_add       | width=16   | add_217_G7 (sdf3.sv:217)   |
| sub_x_88       | DW01_sub       | width=16   | sub_218_G7 (sdf3.sv:218)   |
| add_x_89       | DW01_add       | width=16   | add_219_G7 (sdf3.sv:219)   |
| sub_x_90       | DW01_sub       | width=16   | sub_220_G7 (sdf3.sv:220)   |
| add_x_91       | DW01_add       | width=16   | add_217_G8 (sdf3.sv:217)   |
| sub_x_92       | DW01_sub       | width=16   | sub_218_G8 (sdf3.sv:218)   |
| add_x_93       | DW01_add       | width=16   | add_219_G8 (sdf3.sv:219)   |
| sub_x_94       | DW01_sub       | width=16   | sub_220_G8 (sdf3.sv:220)   |
| gte_x_95       | DW_cmp         | width=6    | gte_257 (sdf3.sv:257)      |
| gt_x_96        | DW_cmp         | width=6    | gt_261 (sdf3.sv:261)       |
| ashr_97        | DW_rightsh     | A_width=16 | sra_262 (sdf3.sv:262)      |
|                |                | SH_width=6 |                            |
| ashr_98        | DW_rightsh     | A_width=16 | sra_263 (sdf3.sv:263)      |
|                |                | SH_width=6 |                            |
| gt_x_102       | DW_cmp         | width=6    | gt_267 (sdf3.sv:267)       |
| sub_x_103      | DW01_sub       | width=6    | sub_267 (sdf3.sv:267)      |
| gte_x_105      | DW_cmp         | width=6    | gte_257_G2 (sdf3.sv:257)   |
| gt_x_106       | DW_cmp         | width=6    | gt_261_G2 (sdf3.sv:261)    |
| ashr_107       | DW_rightsh     | A_width=16 | sra_262_G2 (sdf3.sv:262)   |
|                |                | SH_width=6 |                            |
| ashr_108       | DW_rightsh     | A_width=16 | sra_263_G2 (sdf3.sv:263)   |
|                |                | SH_width=6 |                            |
| gt_x_112       | DW_cmp         | width=6    | gt_267_G2 (sdf3.sv:267)    |
| sub_x_113      | DW01_sub       | width=6    | sub_267_G2 (sdf3.sv:267)   |
| gte_x_115      | DW_cmp         | width=6    | gte_257_G3 (sdf3.sv:257)   |
| gt_x_116       | DW_cmp         | width=6    | gt_261_G3 (sdf3.sv:261)    |
| ashr_117       | DW_rightsh     | A_width=16 | sra_262_G3 (sdf3.sv:262)   |
|                |                | SH_width=6 |                            |
| ashr_118       | DW_rightsh     | A_width=16 | sra_263_G3 (sdf3.sv:263)   |
|                |                | SH_width=6 |                            |
| gt_x_122       | DW_cmp         | width=6    | gt_267_G3 (sdf3.sv:267)    |
| sub_x_123      | DW01_sub       | width=6    | sub_267_G3 (sdf3.sv:267)   |
| gte_x_125      | DW_cmp         | width=6    | gte_257_G4 (sdf3.sv:257)   |
| gt_x_126       | DW_cmp         | width=6    | gt_261_G4 (sdf3.sv:261)    |
| ashr_127       | DW_rightsh     | A_width=16 | sra_262_G4 (sdf3.sv:262)   |
|                |                | SH_width=6 |                            |
| ashr_128       | DW_rightsh     | A_width=16 | sra_263_G4 (sdf3.sv:263)   |
|                |                | SH_width=6 |                            |
| gt_x_132       | DW_cmp         | width=6    | gt_267_G4 (sdf3.sv:267)    |
| sub_x_133      | DW01_sub       | width=6    | sub_267_G4 (sdf3.sv:267)   |
| gte_x_135      | DW_cmp         | width=6    | gte_257_G5 (sdf3.sv:257)   |
| gt_x_136       | DW_cmp         | width=6    | gt_261_G5 (sdf3.sv:261)    |
| ashr_137       | DW_rightsh     | A_width=16 | sra_262_G5 (sdf3.sv:262)   |
|                |                | SH_width=6 |                            |
| ashr_138       | DW_rightsh     | A_width=16 | sra_263_G5 (sdf3.sv:263)   |
|                |                | SH_width=6 |                            |
| gt_x_142       | DW_cmp         | width=6    | gt_267_G5 (sdf3.sv:267)    |
| sub_x_143      | DW01_sub       | width=6    | sub_267_G5 (sdf3.sv:267)   |
| gte_x_145      | DW_cmp         | width=6    | gte_257_G6 (sdf3.sv:257)   |
| gt_x_146       | DW_cmp         | width=6    | gt_261_G6 (sdf3.sv:261)    |
| ashr_147       | DW_rightsh     | A_width=16 | sra_262_G6 (sdf3.sv:262)   |
|                |                | SH_width=6 |                            |
| ashr_148       | DW_rightsh     | A_width=16 | sra_263_G6 (sdf3.sv:263)   |
|                |                | SH_width=6 |                            |
| gt_x_152       | DW_cmp         | width=6    | gt_267_G6 (sdf3.sv:267)    |
| sub_x_153      | DW01_sub       | width=6    | sub_267_G6 (sdf3.sv:267)   |
| gte_x_155      | DW_cmp         | width=6    | gte_257_G7 (sdf3.sv:257)   |
| gt_x_156       | DW_cmp         | width=6    | gt_261_G7 (sdf3.sv:261)    |
| ashr_157       | DW_rightsh     | A_width=16 | sra_262_G7 (sdf3.sv:262)   |
|                |                | SH_width=6 |                            |
| ashr_158       | DW_rightsh     | A_width=16 | sra_263_G7 (sdf3.sv:263)   |
|                |                | SH_width=6 |                            |
| gt_x_162       | DW_cmp         | width=6    | gt_267_G7 (sdf3.sv:267)    |
| sub_x_163      | DW01_sub       | width=6    | sub_267_G7 (sdf3.sv:267)   |
| gte_x_165      | DW_cmp         | width=6    | gte_257_G8 (sdf3.sv:257)   |
| gt_x_166       | DW_cmp         | width=6    | gt_261_G8 (sdf3.sv:261)    |
| ashr_167       | DW_rightsh     | A_width=16 | sra_262_G8 (sdf3.sv:262)   |
|                |                | SH_width=6 |                            |
| ashr_168       | DW_rightsh     | A_width=16 | sra_263_G8 (sdf3.sv:263)   |
|                |                | SH_width=6 |                            |
| gt_x_172       | DW_cmp         | width=6    | gt_267_G8 (sdf3.sv:267)    |
| sub_x_173      | DW01_sub       | width=6    | sub_267_G8 (sdf3.sv:267)   |
| gte_x_175      | DW_cmp         | width=6    | gte_257_G9 (sdf3.sv:257)   |
| gt_x_176       | DW_cmp         | width=6    | gt_261_G9 (sdf3.sv:261)    |
| ashr_177       | DW_rightsh     | A_width=16 | sra_262_G9 (sdf3.sv:262)   |
|                |                | SH_width=6 |                            |
| ashr_178       | DW_rightsh     | A_width=16 | sra_263_G9 (sdf3.sv:263)   |
|                |                | SH_width=6 |                            |
| gt_x_182       | DW_cmp         | width=6    | gt_267_G9 (sdf3.sv:267)    |
| sub_x_183      | DW01_sub       | width=6    | sub_267_G9 (sdf3.sv:267)   |
| gte_x_185      | DW_cmp         | width=6    | gte_257_G10 (sdf3.sv:257)  |
| gt_x_186       | DW_cmp         | width=6    | gt_261_G10 (sdf3.sv:261)   |
| ashr_187       | DW_rightsh     | A_width=16 | sra_262_G10 (sdf3.sv:262)  |
|                |                | SH_width=6 |                            |
| ashr_188       | DW_rightsh     | A_width=16 | sra_263_G10 (sdf3.sv:263)  |
|                |                | SH_width=6 |                            |
| gt_x_192       | DW_cmp         | width=6    | gt_267_G10 (sdf3.sv:267)   |
| sub_x_193      | DW01_sub       | width=6    | sub_267_G10 (sdf3.sv:267)  |
| gte_x_195      | DW_cmp         | width=6    | gte_257_G11 (sdf3.sv:257)  |
| gt_x_196       | DW_cmp         | width=6    | gt_261_G11 (sdf3.sv:261)   |
| ashr_197       | DW_rightsh     | A_width=16 | sra_262_G11 (sdf3.sv:262)  |
|                |                | SH_width=6 |                            |
| ashr_198       | DW_rightsh     | A_width=16 | sra_263_G11 (sdf3.sv:263)  |
|                |                | SH_width=6 |                            |
| gt_x_202       | DW_cmp         | width=6    | gt_267_G11 (sdf3.sv:267)   |
| sub_x_203      | DW01_sub       | width=6    | sub_267_G11 (sdf3.sv:267)  |
| gte_x_205      | DW_cmp         | width=6    | gte_257_G12 (sdf3.sv:257)  |
| gt_x_206       | DW_cmp         | width=6    | gt_261_G12 (sdf3.sv:261)   |
| ashr_207       | DW_rightsh     | A_width=16 | sra_262_G12 (sdf3.sv:262)  |
|                |                | SH_width=6 |                            |
| ashr_208       | DW_rightsh     | A_width=16 | sra_263_G12 (sdf3.sv:263)  |
|                |                | SH_width=6 |                            |
| gt_x_212       | DW_cmp         | width=6    | gt_267_G12 (sdf3.sv:267)   |
| sub_x_213      | DW01_sub       | width=6    | sub_267_G12 (sdf3.sv:267)  |
| gte_x_215      | DW_cmp         | width=6    | gte_257_G13 (sdf3.sv:257)  |
| gt_x_216       | DW_cmp         | width=6    | gt_261_G13 (sdf3.sv:261)   |
| ashr_217       | DW_rightsh     | A_width=16 | sra_262_G13 (sdf3.sv:262)  |
|                |                | SH_width=6 |                            |
| ashr_218       | DW_rightsh     | A_width=16 | sra_263_G13 (sdf3.sv:263)  |
|                |                | SH_width=6 |                            |
| gt_x_222       | DW_cmp         | width=6    | gt_267_G13 (sdf3.sv:267)   |
| sub_x_223      | DW01_sub       | width=6    | sub_267_G13 (sdf3.sv:267)  |
| gte_x_225      | DW_cmp         | width=6    | gte_257_G14 (sdf3.sv:257)  |
| gt_x_226       | DW_cmp         | width=6    | gt_261_G14 (sdf3.sv:261)   |
| ashr_227       | DW_rightsh     | A_width=16 | sra_262_G14 (sdf3.sv:262)  |
|                |                | SH_width=6 |                            |
| ashr_228       | DW_rightsh     | A_width=16 | sra_263_G14 (sdf3.sv:263)  |
|                |                | SH_width=6 |                            |
| gt_x_232       | DW_cmp         | width=6    | gt_267_G14 (sdf3.sv:267)   |
| sub_x_233      | DW01_sub       | width=6    | sub_267_G14 (sdf3.sv:267)  |
| gte_x_235      | DW_cmp         | width=6    | gte_257_G15 (sdf3.sv:257)  |
| gt_x_236       | DW_cmp         | width=6    | gt_261_G15 (sdf3.sv:261)   |
| ashr_237       | DW_rightsh     | A_width=16 | sra_262_G15 (sdf3.sv:262)  |
|                |                | SH_width=6 |                            |
| ashr_238       | DW_rightsh     | A_width=16 | sra_263_G15 (sdf3.sv:263)  |
|                |                | SH_width=6 |                            |
| gt_x_242       | DW_cmp         | width=6    | gt_267_G15 (sdf3.sv:267)   |
| sub_x_243      | DW01_sub       | width=6    | sub_267_G15 (sdf3.sv:267)  |
| gte_x_245      | DW_cmp         | width=6    | gte_257_G16 (sdf3.sv:257)  |
| gt_x_246       | DW_cmp         | width=6    | gt_261_G16 (sdf3.sv:261)   |
| ashr_247       | DW_rightsh     | A_width=16 | sra_262_G16 (sdf3.sv:262)  |
|                |                | SH_width=6 |                            |
| ashr_248       | DW_rightsh     | A_width=16 | sra_263_G16 (sdf3.sv:263)  |
|                |                | SH_width=6 |                            |
| gt_x_252       | DW_cmp         | width=6    | gt_267_G16 (sdf3.sv:267)   |
| sub_x_253      | DW01_sub       | width=6    | sub_267_G16 (sdf3.sv:267)  |
| DP_OP_771J6_122_7190            |            |                            |
|                | DP_OP_771J6_122_7190 |      |                            |
| DP_OP_772J6_123_7190            |            |                            |
|                | DP_OP_772J6_123_7190 |      |                            |
| DP_OP_773J6_124_7190            |            |                            |
|                | DP_OP_773J6_124_7190 |      |                            |
| DP_OP_774J6_125_7190            |            |                            |
|                | DP_OP_774J6_125_7190 |      |                            |
| sub_x_255      | DW01_sub       | width=13   | sub_104_G3 (sdf3.sv:104)   |
|                |                |            | sub_114_G7 (sdf3.sv:114)   |
| sub_x_256      | DW01_sub       | width=13   | sub_104_G4 (sdf3.sv:104)   |
|                |                |            | sub_114_G8 (sdf3.sv:114)   |
| sub_x_257      | DW01_sub       | width=13   | sub_108_G3 (sdf3.sv:108)   |
|                |                |            | sub_114_G15 (sdf3.sv:114)  |
| sub_x_258      | DW01_sub       | width=13   | sub_108_G4 (sdf3.sv:108)   |
|                |                |            | sub_114_G16 (sdf3.sv:114)  |
=============================================================================

Datapath Report for DP_OP_771J6_122_7190
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_771J6_122_7190 | add_157 (sdf3.sv:157) add_157_2 (sdf3.sv:157)       |
|                      | add_157_3 (sdf3.sv:157) add_157_4 (sdf3.sv:157)     |
|                      | add_155 (sdf3.sv:155) add_155_2 (sdf3.sv:155)       |
|                      | add_155_3 (sdf3.sv:155) add_155_4 (sdf3.sv:155)     |
|                      | add_160_2 (sdf3.sv:160) sub_161_3 (sdf3.sv:161)     |
|                      | add_161 (sdf3.sv:161)                               |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 21    |                                          |
| I2    | PI   | Signed   | 19    |                                          |
| I3    | PI   | Signed   | 18    |                                          |
| I4    | PI   | Signed   | 16    |                                          |
| I5    | PI   | Signed   | 14    |                                          |
| I6    | PI   | Signed   | 21    |                                          |
| I7    | PI   | Signed   | 19    |                                          |
| I8    | PI   | Signed   | 18    |                                          |
| I9    | PI   | Signed   | 16    |                                          |
| I10   | PI   | Signed   | 14    |                                          |
| T728  | IFO  | Signed   | 22    | I1 + I2 + I3 + I4 + I5 ( sdf3.sv:155 sdf3.sv:157 sdf3.sv:160 sdf3.sv:161 ) |
| T752  | IFO  | Signed   | 22    | I6 + I7 + I8 + I9 + I10 ( sdf3.sv:155 sdf3.sv:157 sdf3.sv:160 sdf3.sv:161 ) |
| O1    | PO   | Signed   | 23    | T728 + T752 ( sdf3.sv:155 sdf3.sv:157 sdf3.sv:160 ) |
| O2    | PO   | Signed   | 23    | T728 - T752 ( sdf3.sv:155 sdf3.sv:157 sdf3.sv:161 ) |
==============================================================================

Datapath Report for DP_OP_772J6_123_7190
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_772J6_123_7190 | add_157_G2 (sdf3.sv:157) add_157_2_G2 (sdf3.sv:157) |
|                      | add_157_3_G2 (sdf3.sv:157)                          |
|                      | add_157_4_G2 (sdf3.sv:157) add_155_G2 (sdf3.sv:155) |
|                      | add_155_2_G2 (sdf3.sv:155)                          |
|                      | add_155_3_G2 (sdf3.sv:155)                          |
|                      | add_155_4_G2 (sdf3.sv:155) sub_161_G2 (sdf3.sv:161) |
|                      | sub_161_2_G2 (sdf3.sv:161) sub_160_G2 (sdf3.sv:160) |
|                      | add_160_G2 (sdf3.sv:160)                            |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 21    |                                          |
| I2    | PI   | Signed   | 19    |                                          |
| I3    | PI   | Signed   | 18    |                                          |
| I4    | PI   | Signed   | 16    |                                          |
| I5    | PI   | Signed   | 14    |                                          |
| I6    | PI   | Signed   | 21    |                                          |
| I7    | PI   | Signed   | 19    |                                          |
| I8    | PI   | Signed   | 18    |                                          |
| I9    | PI   | Signed   | 16    |                                          |
| I10   | PI   | Signed   | 14    |                                          |
| T734  | IFO  | Signed   | 22    | I1 + I2 + I3 + I4 + I5 ( sdf3.sv:155 sdf3.sv:157 sdf3.sv:160 sdf3.sv:161 ) |
| T758  | IFO  | Signed   | 22    | I6 + I7 + I8 + I9 + I10 ( sdf3.sv:155 sdf3.sv:157 sdf3.sv:160 sdf3.sv:161 ) |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T734 - T758 ( sdf3.sv:155 sdf3.sv:157 sdf3.sv:161 ) |
| O2    | PO   | Signed   | 23    | -T734 + T758 ( sdf3.sv:155 sdf3.sv:157 sdf3.sv:160 ) |
==============================================================================

Datapath Report for DP_OP_773J6_124_7190
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_773J6_124_7190 | add_157_G3 (sdf3.sv:157) add_157_2_G3 (sdf3.sv:157) |
|                      | add_157_3_G3 (sdf3.sv:157)                          |
|                      | add_157_4_G3 (sdf3.sv:157) add_155_G3 (sdf3.sv:155) |
|                      | add_155_2_G3 (sdf3.sv:155)                          |
|                      | add_155_3_G3 (sdf3.sv:155)                          |
|                      | add_155_4_G3 (sdf3.sv:155)                          |
|                      | add_160_2_G3 (sdf3.sv:160)                          |
|                      | sub_161_3_G3 (sdf3.sv:161) add_161_G3 (sdf3.sv:161) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 21    |                                          |
| I2    | PI   | Signed   | 19    |                                          |
| I3    | PI   | Signed   | 18    |                                          |
| I4    | PI   | Signed   | 16    |                                          |
| I5    | PI   | Signed   | 14    |                                          |
| I6    | PI   | Signed   | 21    |                                          |
| I7    | PI   | Signed   | 19    |                                          |
| I8    | PI   | Signed   | 18    |                                          |
| I9    | PI   | Signed   | 16    |                                          |
| I10   | PI   | Signed   | 14    |                                          |
| T740  | IFO  | Signed   | 22    | I1 + I2 + I3 + I4 + I5 ( sdf3.sv:155 sdf3.sv:157 sdf3.sv:160 sdf3.sv:161 ) |
| T764  | IFO  | Signed   | 22    | I6 + I7 + I8 + I9 + I10 ( sdf3.sv:155 sdf3.sv:157 sdf3.sv:160 sdf3.sv:161 ) |
| O1    | PO   | Signed   | 23    | T740 + T764 ( sdf3.sv:155 sdf3.sv:157 sdf3.sv:160 ) |
| O2    | PO   | Signed   | 23    | T740 - T764 ( sdf3.sv:155 sdf3.sv:157 sdf3.sv:161 ) |
==============================================================================

Datapath Report for DP_OP_774J6_125_7190
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_774J6_125_7190 | add_157_G4 (sdf3.sv:157) add_157_2_G4 (sdf3.sv:157) |
|                      | add_157_3_G4 (sdf3.sv:157)                          |
|                      | add_157_4_G4 (sdf3.sv:157) add_155_G4 (sdf3.sv:155) |
|                      | add_155_2_G4 (sdf3.sv:155)                          |
|                      | add_155_3_G4 (sdf3.sv:155)                          |
|                      | add_155_4_G4 (sdf3.sv:155) sub_161_G4 (sdf3.sv:161) |
|                      | sub_161_2_G4 (sdf3.sv:161) sub_160_G4 (sdf3.sv:160) |
|                      | add_160_G4 (sdf3.sv:160)                            |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 21    |                                          |
| I2    | PI   | Signed   | 19    |                                          |
| I3    | PI   | Signed   | 18    |                                          |
| I4    | PI   | Signed   | 16    |                                          |
| I5    | PI   | Signed   | 14    |                                          |
| I6    | PI   | Signed   | 21    |                                          |
| I7    | PI   | Signed   | 19    |                                          |
| I8    | PI   | Signed   | 18    |                                          |
| I9    | PI   | Signed   | 16    |                                          |
| I10   | PI   | Signed   | 14    |                                          |
| T746  | IFO  | Signed   | 22    | I1 + I2 + I3 + I4 + I5 ( sdf3.sv:155 sdf3.sv:157 sdf3.sv:160 sdf3.sv:161 ) |
| T770  | IFO  | Signed   | 22    | I6 + I7 + I8 + I9 + I10 ( sdf3.sv:155 sdf3.sv:157 sdf3.sv:160 sdf3.sv:161 ) |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T746 - T770 ( sdf3.sv:155 sdf3.sv:157 sdf3.sv:161 ) |
| O2    | PO   | Signed   | 23    | -T746 + T770 ( sdf3.sv:155 sdf3.sv:157 sdf3.sv:160 ) |
==============================================================================


Datapath Extraction Report

Information: Operator associated with resources 'sub_267 (sdf3.sv:267)' in design 'sdf3_N512_M512_WIDTH12_WIDTH_DO13' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C2628 (sdf3.sv:267)'.  (HDL-120)

Information: Operator associated with resources 'sub_267_G2 (sdf3.sv:267)' in design 'sdf3_N512_M512_WIDTH12_WIDTH_DO13' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C2632 (sdf3.sv:267)'.  (HDL-120)

Information: Operator associated with resources 'sub_267_G3 (sdf3.sv:267)' in design 'sdf3_N512_M512_WIDTH12_WIDTH_DO13' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C2636 (sdf3.sv:267)'.  (HDL-120)

Information: Operator associated with resources 'sub_267_G4 (sdf3.sv:267)' in design 'sdf3_N512_M512_WIDTH12_WIDTH_DO13' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C2640 (sdf3.sv:267)'.  (HDL-120)

Information: Operator associated with resources 'sub_267_G5 (sdf3.sv:267)' in design 'sdf3_N512_M512_WIDTH12_WIDTH_DO13' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C2644 (sdf3.sv:267)'.  (HDL-120)

Information: Operator associated with resources 'sub_267_G6 (sdf3.sv:267)' in design 'sdf3_N512_M512_WIDTH12_WIDTH_DO13' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C2648 (sdf3.sv:267)'.  (HDL-120)

Information: Operator associated with resources 'sub_267_G7 (sdf3.sv:267)' in design 'sdf3_N512_M512_WIDTH12_WIDTH_DO13' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C2652 (sdf3.sv:267)'.  (HDL-120)

Information: Operator associated with resources 'sub_267_G8 (sdf3.sv:267)' in design 'sdf3_N512_M512_WIDTH12_WIDTH_DO13' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C2656 (sdf3.sv:267)'.  (HDL-120)

Information: Operator associated with resources 'sub_267_G9 (sdf3.sv:267)' in design 'sdf3_N512_M512_WIDTH12_WIDTH_DO13' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C2660 (sdf3.sv:267)'.  (HDL-120)

Information: Operator associated with resources 'sub_267_G10 (sdf3.sv:267)' in design 'sdf3_N512_M512_WIDTH12_WIDTH_DO13' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C2664 (sdf3.sv:267)'.  (HDL-120)

Information: Operator associated with resources 'sub_267_G11 (sdf3.sv:267)' in design 'sdf3_N512_M512_WIDTH12_WIDTH_DO13' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C2668 (sdf3.sv:267)'.  (HDL-120)

Information: Operator associated with resources 'sub_267_G12 (sdf3.sv:267)' in design 'sdf3_N512_M512_WIDTH12_WIDTH_DO13' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C2672 (sdf3.sv:267)'.  (HDL-120)

Information: Operator associated with resources 'sub_267_G13 (sdf3.sv:267)' in design 'sdf3_N512_M512_WIDTH12_WIDTH_DO13' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C2676 (sdf3.sv:267)'.  (HDL-120)

Information: Operator associated with resources 'sub_267_G14 (sdf3.sv:267)' in design 'sdf3_N512_M512_WIDTH12_WIDTH_DO13' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C2680 (sdf3.sv:267)'.  (HDL-120)

Information: Operator associated with resources 'sub_267_G15 (sdf3.sv:267)' in design 'sdf3_N512_M512_WIDTH12_WIDTH_DO13' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C2684 (sdf3.sv:267)'.  (HDL-120)

Information: Operator associated with resources 'sub_267_G16 (sdf3.sv:267)' in design 'sdf3_N512_M512_WIDTH12_WIDTH_DO13' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C2688 (sdf3.sv:267)'.  (HDL-120)


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | pparch (area,speed)                 |
| add_x_2            | DW01_add         | pparch (area,speed)                 |
| sub_x_7            | DW01_sub         | pparch (area,speed)                 |
| sub_x_8            | DW01_sub         | pparch (area,speed)                 |
| add_x_9            | DW01_add         | pparch (area,speed)                 |
| add_x_10           | DW01_add         | pparch (area,speed)                 |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | pparch (area,speed)                 |
| sub_x_16           | DW01_sub         | pparch (area,speed)                 |
| add_x_17           | DW01_add         | pparch (area,speed)                 |
| add_x_18           | DW01_add         | pparch (area,speed)                 |
| sub_x_22           | DW01_sub         | pparch (area,speed)                 |
| add_x_23           | DW01_add         | pparch (area,speed)                 |
| add_x_24           | DW01_add         | pparch (area,speed)                 |
| sub_x_25           | DW01_sub         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | pparch (area,speed)                 |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| add_x_32           | DW01_add         | apparch (area)     |                |
| sub_x_57           | DW01_sub         | apparch (area)     |                |
| sub_x_58           | DW01_sub         | apparch (area)     |                |
| sub_x_59           | DW01_sub         | apparch (area)     |                |
| sub_x_60           | DW01_sub         | apparch (area)     |                |
| sub_x_61           | DW01_sub         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| add_x_65           | DW01_add         | apparch (area)     |                |
| sub_x_92           | DW01_sub         | apparch (area)     |                |
| sub_x_94           | DW01_sub         | apparch (area)     |                |
| gte_x_95           | DW_cmp           | apparch (area)     |                |
| gt_x_96            | DW_cmp           | apparch (area)     |                |
| ashr_97            | DW_rightsh       | astr (area)        |                |
| ashr_98            | DW_rightsh       | astr (area)        |                |
| gt_x_102           | DW_cmp           | apparch (area)     |                |
| sub_x_103          | DW01_sub         | apparch (area)     |                |
| gte_x_105          | DW_cmp           | apparch (area)     |                |
| gt_x_106           | DW_cmp           | apparch (area)     |                |
| ashr_107           | DW_rightsh       | astr (area)        |                |
| ashr_108           | DW_rightsh       | astr (area)        |                |
| gt_x_112           | DW_cmp           | apparch (area)     |                |
| sub_x_113          | DW01_sub         | apparch (area)     |                |
| gte_x_115          | DW_cmp           | apparch (area)     |                |
| gt_x_116           | DW_cmp           | apparch (area)     |                |
| ashr_117           | DW_rightsh       | astr (area)        |                |
| ashr_118           | DW_rightsh       | astr (area)        |                |
| gt_x_122           | DW_cmp           | apparch (area)     |                |
| sub_x_123          | DW01_sub         | apparch (area)     |                |
| gte_x_125          | DW_cmp           | apparch (area)     |                |
| gt_x_126           | DW_cmp           | apparch (area)     |                |
| ashr_127           | DW_rightsh       | astr (area)        |                |
| ashr_128           | DW_rightsh       | astr (area)        |                |
| gt_x_132           | DW_cmp           | apparch (area)     |                |
| sub_x_133          | DW01_sub         | apparch (area)     |                |
| gte_x_135          | DW_cmp           | apparch (area)     |                |
| gt_x_136           | DW_cmp           | apparch (area)     |                |
| ashr_137           | DW_rightsh       | astr (area)        |                |
| ashr_138           | DW_rightsh       | astr (area)        |                |
| gt_x_142           | DW_cmp           | apparch (area)     |                |
| sub_x_143          | DW01_sub         | apparch (area)     |                |
| gte_x_145          | DW_cmp           | apparch (area)     |                |
| gt_x_146           | DW_cmp           | apparch (area)     |                |
| ashr_147           | DW_rightsh       | astr (area)        |                |
| ashr_148           | DW_rightsh       | astr (area)        |                |
| gt_x_152           | DW_cmp           | apparch (area)     |                |
| sub_x_153          | DW01_sub         | apparch (area)     |                |
| gte_x_155          | DW_cmp           | apparch (area)     |                |
| gt_x_156           | DW_cmp           | apparch (area)     |                |
| ashr_157           | DW_rightsh       | astr (area)        |                |
| ashr_158           | DW_rightsh       | astr (area)        |                |
| gt_x_162           | DW_cmp           | apparch (area)     |                |
| sub_x_163          | DW01_sub         | apparch (area)     |                |
| gte_x_165          | DW_cmp           | apparch (area)     |                |
| gt_x_166           | DW_cmp           | apparch (area)     |                |
| ashr_167           | DW_rightsh       | astr (area)        |                |
| ashr_168           | DW_rightsh       | astr (area)        |                |
| gt_x_172           | DW_cmp           | apparch (area)     |                |
| sub_x_173          | DW01_sub         | apparch (area)     |                |
| gte_x_175          | DW_cmp           | apparch (area)     |                |
| gt_x_176           | DW_cmp           | apparch (area)     |                |
| ashr_177           | DW_rightsh       | astr (area)        |                |
| ashr_178           | DW_rightsh       | astr (area)        |                |
| gt_x_182           | DW_cmp           | apparch (area)     |                |
| sub_x_183          | DW01_sub         | apparch (area)     |                |
| gte_x_185          | DW_cmp           | apparch (area)     |                |
| gt_x_186           | DW_cmp           | apparch (area)     |                |
| ashr_187           | DW_rightsh       | astr (area)        |                |
| ashr_188           | DW_rightsh       | astr (area)        |                |
| gt_x_192           | DW_cmp           | apparch (area)     |                |
| sub_x_193          | DW01_sub         | apparch (area)     |                |
| gte_x_195          | DW_cmp           | apparch (area)     |                |
| gt_x_196           | DW_cmp           | apparch (area)     |                |
| ashr_197           | DW_rightsh       | astr (area)        |                |
| ashr_198           | DW_rightsh       | astr (area)        |                |
| gt_x_202           | DW_cmp           | apparch (area)     |                |
| sub_x_203          | DW01_sub         | apparch (area)     |                |
| gte_x_205          | DW_cmp           | apparch (area)     |                |
| gt_x_206           | DW_cmp           | apparch (area)     |                |
| ashr_207           | DW_rightsh       | astr (area)        |                |
| ashr_208           | DW_rightsh       | astr (area)        |                |
| gt_x_212           | DW_cmp           | apparch (area)     |                |
| sub_x_213          | DW01_sub         | apparch (area)     |                |
| gte_x_215          | DW_cmp           | apparch (area)     |                |
| gt_x_216           | DW_cmp           | apparch (area)     |                |
| ashr_217           | DW_rightsh       | astr (area)        |                |
| ashr_218           | DW_rightsh       | astr (area)        |                |
| gt_x_222           | DW_cmp           | apparch (area)     |                |
| sub_x_223          | DW01_sub         | apparch (area)     |                |
| gte_x_225          | DW_cmp           | apparch (area)     |                |
| gt_x_226           | DW_cmp           | apparch (area)     |                |
| ashr_227           | DW_rightsh       | astr (area)        |                |
| ashr_228           | DW_rightsh       | astr (area)        |                |
| gt_x_232           | DW_cmp           | apparch (area)     |                |
| sub_x_233          | DW01_sub         | apparch (area)     |                |
| gte_x_235          | DW_cmp           | apparch (area)     |                |
| gt_x_236           | DW_cmp           | apparch (area)     |                |
| ashr_237           | DW_rightsh       | astr (area)        |                |
| ashr_238           | DW_rightsh       | astr (area)        |                |
| gt_x_242           | DW_cmp           | apparch (area)     |                |
| sub_x_243          | DW01_sub         | apparch (area)     |                |
| gte_x_245          | DW_cmp           | apparch (area)     |                |
| gt_x_246           | DW_cmp           | apparch (area)     |                |
| ashr_247           | DW_rightsh       | astr (area)        |                |
| ashr_248           | DW_rightsh       | astr (area)        |                |
| gt_x_252           | DW_cmp           | apparch (area)     |                |
| sub_x_253          | DW01_sub         | apparch (area)     |                |
| sub_x_256          | DW01_sub         | apparch (area)     |                |
| sub_x_257          | DW01_sub         | pparch (area,speed)                 |
| sub_x_258          | DW01_sub         | pparch (area,speed)                 |
| DP_OP_774J6_125_7190                  |                    |                |
|                    | DP_OP_774J6_125_7190 | str (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delaybuffer_re_DEPTH80_WIDTH6
****************************************

No implementations to report
 
****************************************
Design : divide_round_WIDTH23_DIVIDE8_0
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/sdf3.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=23   | add_295 (sdf3.sv:295)      |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : divide_round_WIDTH23_DIVIDE8_1
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/sdf3.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=23   | add_295 (sdf3.sv:295)      |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delaybuffer_re_DEPTH176_WIDTH5
****************************************

No implementations to report
 
****************************************
Design : sdf2_N512_M512_WIDTH11_WIDTH_DO12
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/sdf2.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=7    | add_55 (sdf2.sv:55)        |
| gte_x_5        | DW_cmp         | width=7    | gte_83 (sdf2.sv:83)        |
| lte_x_6        | DW_cmp         | width=7    | lte_87 (sdf2.sv:87)        |
| lte_x_7        | DW_cmp         | width=7    | lte_87_2 (sdf2.sv:87)      |
| lte_x_8        | DW_cmp         | width=7    | lte_87_3 (sdf2.sv:87)      |
| lte_x_9        | DW_cmp         | width=7    | lte_122 (sdf2.sv:122)      |
| gte_x_10       | DW_cmp         | width=7    | gte_210 (sdf2.sv:210)      |
| lte_x_11       | DW_cmp         | width=7    | lte_210 (sdf2.sv:210)      |
| sub_x_23       | DW01_sub       | width=12   | sub_375 (sdf2.sv:375)      |
| sub_x_24       | DW01_sub       | width=12   | sub_376 (sdf2.sv:376)      |
| sub_x_25       | DW01_sub       | width=12   | sub_375_I2 (sdf2.sv:375)   |
| sub_x_26       | DW01_sub       | width=12   | sub_376_I2 (sdf2.sv:376)   |
| sub_x_27       | DW01_sub       | width=12   | sub_375_I3 (sdf2.sv:375)   |
| sub_x_28       | DW01_sub       | width=12   | sub_376_I3 (sdf2.sv:376)   |
| sub_x_29       | DW01_sub       | width=12   | sub_375_I4 (sdf2.sv:375)   |
| sub_x_30       | DW01_sub       | width=12   | sub_376_I4 (sdf2.sv:376)   |
| sub_x_31       | DW01_sub       | width=12   | sub_375_I5 (sdf2.sv:375)   |
| sub_x_32       | DW01_sub       | width=12   | sub_376_I5 (sdf2.sv:376)   |
| sub_x_33       | DW01_sub       | width=12   | sub_375_I6 (sdf2.sv:375)   |
| sub_x_34       | DW01_sub       | width=12   | sub_376_I6 (sdf2.sv:376)   |
| sub_x_35       | DW01_sub       | width=12   | sub_375_I7 (sdf2.sv:375)   |
| sub_x_36       | DW01_sub       | width=12   | sub_376_I7 (sdf2.sv:376)   |
| sub_x_37       | DW01_sub       | width=12   | sub_375_I8 (sdf2.sv:375)   |
| sub_x_38       | DW01_sub       | width=12   | sub_376_I8 (sdf2.sv:376)   |
| sub_x_39       | DW01_sub       | width=12   | sub_375_I9 (sdf2.sv:375)   |
| sub_x_40       | DW01_sub       | width=12   | sub_376_I9 (sdf2.sv:376)   |
| sub_x_41       | DW01_sub       | width=12   | sub_375_I10 (sdf2.sv:375)  |
| sub_x_42       | DW01_sub       | width=12   | sub_376_I10 (sdf2.sv:376)  |
| sub_x_43       | DW01_sub       | width=12   | sub_375_I11 (sdf2.sv:375)  |
| sub_x_44       | DW01_sub       | width=12   | sub_376_I11 (sdf2.sv:376)  |
| sub_x_45       | DW01_sub       | width=12   | sub_375_I12 (sdf2.sv:375)  |
| sub_x_46       | DW01_sub       | width=12   | sub_376_I12 (sdf2.sv:376)  |
| sub_x_47       | DW01_sub       | width=12   | sub_375_I13 (sdf2.sv:375)  |
| sub_x_48       | DW01_sub       | width=12   | sub_376_I13 (sdf2.sv:376)  |
| sub_x_49       | DW01_sub       | width=12   | sub_375_I14 (sdf2.sv:375)  |
| sub_x_50       | DW01_sub       | width=12   | sub_376_I14 (sdf2.sv:376)  |
| sub_x_51       | DW01_sub       | width=12   | sub_375_I15 (sdf2.sv:375)  |
| sub_x_52       | DW01_sub       | width=12   | sub_376_I15 (sdf2.sv:376)  |
| sub_x_53       | DW01_sub       | width=12   | sub_375_I16 (sdf2.sv:375)  |
| sub_x_54       | DW01_sub       | width=12   | sub_376_I16 (sdf2.sv:376)  |
| sub_x_87       | DW01_sub       | width=12   | sub_387 (sdf2.sv:387)      |
| sub_x_88       | DW01_sub       | width=12   | sub_387_I2 (sdf2.sv:387)   |
| sub_x_89       | DW01_sub       | width=12   | sub_387_I3 (sdf2.sv:387)   |
| sub_x_90       | DW01_sub       | width=12   | sub_387_I4 (sdf2.sv:387)   |
| sub_x_91       | DW01_sub       | width=12   | sub_387_I5 (sdf2.sv:387)   |
| sub_x_92       | DW01_sub       | width=12   | sub_387_I6 (sdf2.sv:387)   |
| sub_x_93       | DW01_sub       | width=12   | sub_387_I7 (sdf2.sv:387)   |
| sub_x_94       | DW01_sub       | width=12   | sub_387_I8 (sdf2.sv:387)   |
| sub_x_95       | DW01_sub       | width=12   | sub_387_I9 (sdf2.sv:387)   |
| sub_x_96       | DW01_sub       | width=12   | sub_387_I10 (sdf2.sv:387)  |
| sub_x_97       | DW01_sub       | width=12   | sub_387_I11 (sdf2.sv:387)  |
| sub_x_98       | DW01_sub       | width=12   | sub_387_I12 (sdf2.sv:387)  |
| sub_x_99       | DW01_sub       | width=12   | sub_387_I13 (sdf2.sv:387)  |
| sub_x_100      | DW01_sub       | width=12   | sub_387_I14 (sdf2.sv:387)  |
| sub_x_101      | DW01_sub       | width=12   | sub_387_I15 (sdf2.sv:387)  |
| sub_x_102      | DW01_sub       | width=12   | sub_387_I16 (sdf2.sv:387)  |
| sub_x_143      | DW01_sub       | width=13   | sub_515 (sdf2.sv:515)      |
| sub_x_144      | DW01_sub       | width=13   | sub_516 (sdf2.sv:516)      |
| sub_x_145      | DW01_sub       | width=13   | sub_515_I2 (sdf2.sv:515)   |
| sub_x_146      | DW01_sub       | width=13   | sub_516_I2 (sdf2.sv:516)   |
| sub_x_147      | DW01_sub       | width=13   | sub_515_I3 (sdf2.sv:515)   |
| sub_x_148      | DW01_sub       | width=13   | sub_516_I3 (sdf2.sv:516)   |
| sub_x_149      | DW01_sub       | width=13   | sub_515_I4 (sdf2.sv:515)   |
| sub_x_150      | DW01_sub       | width=13   | sub_516_I4 (sdf2.sv:516)   |
| sub_x_151      | DW01_sub       | width=13   | sub_515_I5 (sdf2.sv:515)   |
| sub_x_152      | DW01_sub       | width=13   | sub_516_I5 (sdf2.sv:516)   |
| sub_x_153      | DW01_sub       | width=13   | sub_515_I6 (sdf2.sv:515)   |
| sub_x_154      | DW01_sub       | width=13   | sub_516_I6 (sdf2.sv:516)   |
| sub_x_155      | DW01_sub       | width=13   | sub_515_I7 (sdf2.sv:515)   |
| sub_x_156      | DW01_sub       | width=13   | sub_516_I7 (sdf2.sv:516)   |
| sub_x_157      | DW01_sub       | width=13   | sub_515_I8 (sdf2.sv:515)   |
| sub_x_158      | DW01_sub       | width=13   | sub_516_I8 (sdf2.sv:516)   |
| sub_x_159      | DW01_sub       | width=13   | sub_515_I9 (sdf2.sv:515)   |
| sub_x_160      | DW01_sub       | width=13   | sub_516_I9 (sdf2.sv:516)   |
| sub_x_161      | DW01_sub       | width=13   | sub_515_I10 (sdf2.sv:515)  |
| sub_x_162      | DW01_sub       | width=13   | sub_516_I10 (sdf2.sv:516)  |
| sub_x_163      | DW01_sub       | width=13   | sub_515_I11 (sdf2.sv:515)  |
| sub_x_164      | DW01_sub       | width=13   | sub_516_I11 (sdf2.sv:516)  |
| sub_x_165      | DW01_sub       | width=13   | sub_515_I12 (sdf2.sv:515)  |
| sub_x_166      | DW01_sub       | width=13   | sub_516_I12 (sdf2.sv:516)  |
| sub_x_167      | DW01_sub       | width=13   | sub_515_I13 (sdf2.sv:515)  |
| sub_x_168      | DW01_sub       | width=13   | sub_516_I13 (sdf2.sv:516)  |
| sub_x_169      | DW01_sub       | width=13   | sub_515_I14 (sdf2.sv:515)  |
| sub_x_170      | DW01_sub       | width=13   | sub_516_I14 (sdf2.sv:516)  |
| sub_x_171      | DW01_sub       | width=13   | sub_515_I15 (sdf2.sv:515)  |
| sub_x_172      | DW01_sub       | width=13   | sub_516_I15 (sdf2.sv:516)  |
| sub_x_173      | DW01_sub       | width=13   | sub_515_I16 (sdf2.sv:515)  |
| sub_x_174      | DW01_sub       | width=13   | sub_516_I16 (sdf2.sv:516)  |
| sub_x_207      | DW01_sub       | width=22   | sub_mult_537 (sdf2.sv:537) |
| sub_x_208      | DW01_sub       | width=22   | sub_mult_537_I2 (sdf2.sv:537) |
| sub_x_209      | DW01_sub       | width=22   | sub_mult_537_I3 (sdf2.sv:537) |
| sub_x_210      | DW01_sub       | width=22   | sub_mult_537_I4 (sdf2.sv:537) |
| sub_x_211      | DW01_sub       | width=22   | sub_mult_537_I5 (sdf2.sv:537) |
| sub_x_212      | DW01_sub       | width=22   | sub_mult_537_I6 (sdf2.sv:537) |
| sub_x_213      | DW01_sub       | width=22   | sub_mult_537_I7 (sdf2.sv:537) |
| sub_x_214      | DW01_sub       | width=22   | sub_mult_537_I8 (sdf2.sv:537) |
| add_x_247      | DW01_add       | width=23   | add_566_I9 (sdf2.sv:566)   |
| add_x_248      | DW01_add       | width=23   | add_567_I9 (sdf2.sv:567)   |
| add_x_249      | DW01_add       | width=23   | add_566_I10 (sdf2.sv:566)  |
| add_x_250      | DW01_add       | width=23   | add_567_I10 (sdf2.sv:567)  |
| add_x_251      | DW01_add       | width=23   | add_566_I11 (sdf2.sv:566)  |
| add_x_252      | DW01_add       | width=23   | add_567_I11 (sdf2.sv:567)  |
| add_x_253      | DW01_add       | width=23   | add_566_I12 (sdf2.sv:566)  |
| add_x_254      | DW01_add       | width=23   | add_567_I12 (sdf2.sv:567)  |
| add_x_255      | DW01_add       | width=23   | add_566_I13 (sdf2.sv:566)  |
| add_x_256      | DW01_add       | width=23   | add_567_I13 (sdf2.sv:567)  |
| add_x_257      | DW01_add       | width=23   | add_566_I14 (sdf2.sv:566)  |
| add_x_258      | DW01_add       | width=23   | add_567_I14 (sdf2.sv:567)  |
| add_x_259      | DW01_add       | width=23   | add_566_I15 (sdf2.sv:566)  |
| add_x_260      | DW01_add       | width=23   | add_567_I15 (sdf2.sv:567)  |
| add_x_261      | DW01_add       | width=23   | add_566_I16 (sdf2.sv:566)  |
| add_x_262      | DW01_add       | width=23   | add_567_I16 (sdf2.sv:567)  |
| lte_x_263      | DW_cmp         | width=7    | lte_79 (sdf2.sv:79)        |
|                |                |            | lte_87_4 (sdf2.sv:87)      |
| lte_x_264      | DW_cmp         | width=7    | lte_105_4 (sdf2.sv:105)    |
|                |                |            | lte_163_8 (sdf2.sv:163)    |
|                |                |            | lte_83 (sdf2.sv:83)        |
| gte_x_265      | DW_cmp         | width=7    | gte_163 (sdf2.sv:163)      |
|                |                |            | gte_87 (sdf2.sv:87)        |
|                |                |            | gte_99 (sdf2.sv:99)        |
| gte_x_266      | DW_cmp         | width=7    | gte_163_2 (sdf2.sv:163)    |
|                |                |            | gte_87_2 (sdf2.sv:87)      |
|                |                |            | gte_99_2 (sdf2.sv:99)      |
| gte_x_267      | DW_cmp         | width=7    | gte_163_3 (sdf2.sv:163)    |
|                |                |            | gte_87_3 (sdf2.sv:87)      |
|                |                |            | gte_99_3 (sdf2.sv:99)      |
| gte_x_268      | DW_cmp         | width=7    | gte_163_4 (sdf2.sv:163)    |
|                |                |            | gte_87_4 (sdf2.sv:87)      |
|                |                |            | gte_99_4 (sdf2.sv:99)      |
| lte_x_269      | DW_cmp         | width=7    | lte_163 (sdf2.sv:163)      |
|                |                |            | lte_99 (sdf2.sv:99)        |
| lte_x_270      | DW_cmp         | width=7    | lte_163_2 (sdf2.sv:163)    |
|                |                |            | lte_99_2 (sdf2.sv:99)      |
| lte_x_271      | DW_cmp         | width=7    | lte_163_3 (sdf2.sv:163)    |
|                |                |            | lte_99_3 (sdf2.sv:99)      |
| lte_x_272      | DW_cmp         | width=7    | lte_163_4 (sdf2.sv:163)    |
|                |                |            | lte_99_4 (sdf2.sv:99)      |
| gte_x_273      | DW_cmp         | width=7    | gte_105 (sdf2.sv:105)      |
|                |                |            | gte_163_5 (sdf2.sv:163)    |
| lte_x_274      | DW_cmp         | width=7    | lte_105 (sdf2.sv:105)      |
|                |                |            | lte_163_5 (sdf2.sv:163)    |
| gte_x_275      | DW_cmp         | width=7    | gte_105_2 (sdf2.sv:105)    |
|                |                |            | gte_163_6 (sdf2.sv:163)    |
| lte_x_276      | DW_cmp         | width=7    | lte_105_2 (sdf2.sv:105)    |
|                |                |            | lte_163_6 (sdf2.sv:163)    |
| gte_x_277      | DW_cmp         | width=7    | gte_105_3 (sdf2.sv:105)    |
|                |                |            | gte_163_7 (sdf2.sv:163)    |
| lte_x_278      | DW_cmp         | width=7    | lte_105_3 (sdf2.sv:105)    |
|                |                |            | lte_163_7 (sdf2.sv:163)    |
| gte_x_279      | DW_cmp         | width=7    | gte_105_4 (sdf2.sv:105)    |
|                |                |            | gte_163_8 (sdf2.sv:163)    |
| DP_OP_1035J5_122_1888           |            |                            |
|                | DP_OP_1035J5_122_1888 |     |                            |
| DP_OP_1036J5_123_1888           |            |                            |
|                | DP_OP_1036J5_123_1888 |     |                            |
| DP_OP_1037J5_124_1888           |            |                            |
|                | DP_OP_1037J5_124_1888 |     |                            |
| DP_OP_1038J5_125_9872           |            |                            |
|                | DP_OP_1038J5_125_9872 |     |                            |
| DP_OP_1039J5_126_1888           |            |                            |
|                | DP_OP_1039J5_126_1888 |     |                            |
| DP_OP_1040J5_127_1888           |            |                            |
|                | DP_OP_1040J5_127_1888 |     |                            |
| DP_OP_1041J5_128_1888           |            |                            |
|                | DP_OP_1041J5_128_1888 |     |                            |
| DP_OP_1042J5_129_1888           |            |                            |
|                | DP_OP_1042J5_129_1888 |     |                            |
| DP_OP_1043J5_130_9872           |            |                            |
|                | DP_OP_1043J5_130_9872 |     |                            |
| DP_OP_1044J5_131_1888           |            |                            |
|                | DP_OP_1044J5_131_1888 |     |                            |
| DP_OP_1045J5_132_1888           |            |                            |
|                | DP_OP_1045J5_132_1888 |     |                            |
| DP_OP_1046J5_133_1888           |            |                            |
|                | DP_OP_1046J5_133_1888 |     |                            |
| DP_OP_1047J5_134_1888           |            |                            |
|                | DP_OP_1047J5_134_1888 |     |                            |
| DP_OP_1048J5_135_9872           |            |                            |
|                | DP_OP_1048J5_135_9872 |     |                            |
| DP_OP_1049J5_136_1888           |            |                            |
|                | DP_OP_1049J5_136_1888 |     |                            |
| DP_OP_1050J5_137_1888           |            |                            |
|                | DP_OP_1050J5_137_1888 |     |                            |
| DP_OP_1051J5_138_1888           |            |                            |
|                | DP_OP_1051J5_138_1888 |     |                            |
| DP_OP_1052J5_139_1888           |            |                            |
|                | DP_OP_1052J5_139_1888 |     |                            |
| DP_OP_1053J5_140_9872           |            |                            |
|                | DP_OP_1053J5_140_9872 |     |                            |
| DP_OP_1054J5_141_1888           |            |                            |
|                | DP_OP_1054J5_141_1888 |     |                            |
| DP_OP_1055J5_142_1888           |            |                            |
|                | DP_OP_1055J5_142_1888 |     |                            |
| DP_OP_1056J5_143_1888           |            |                            |
|                | DP_OP_1056J5_143_1888 |     |                            |
| DP_OP_1057J5_144_1888           |            |                            |
|                | DP_OP_1057J5_144_1888 |     |                            |
| DP_OP_1058J5_145_9872           |            |                            |
|                | DP_OP_1058J5_145_9872 |     |                            |
| DP_OP_1059J5_146_1888           |            |                            |
|                | DP_OP_1059J5_146_1888 |     |                            |
| DP_OP_1060J5_147_1888           |            |                            |
|                | DP_OP_1060J5_147_1888 |     |                            |
| DP_OP_1061J5_148_1888           |            |                            |
|                | DP_OP_1061J5_148_1888 |     |                            |
| DP_OP_1062J5_149_1888           |            |                            |
|                | DP_OP_1062J5_149_1888 |     |                            |
| DP_OP_1063J5_150_9872           |            |                            |
|                | DP_OP_1063J5_150_9872 |     |                            |
| DP_OP_1064J5_151_1888           |            |                            |
|                | DP_OP_1064J5_151_1888 |     |                            |
| DP_OP_1065J5_152_1888           |            |                            |
|                | DP_OP_1065J5_152_1888 |     |                            |
| DP_OP_1066J5_153_1888           |            |                            |
|                | DP_OP_1066J5_153_1888 |     |                            |
| DP_OP_1067J5_154_1888           |            |                            |
|                | DP_OP_1067J5_154_1888 |     |                            |
| DP_OP_1068J5_155_9872           |            |                            |
|                | DP_OP_1068J5_155_9872 |     |                            |
| DP_OP_1069J5_156_1888           |            |                            |
|                | DP_OP_1069J5_156_1888 |     |                            |
| DP_OP_1070J5_157_1888           |            |                            |
|                | DP_OP_1070J5_157_1888 |     |                            |
| DP_OP_1071J5_158_1888           |            |                            |
|                | DP_OP_1071J5_158_1888 |     |                            |
| DP_OP_1072J5_159_1888           |            |                            |
|                | DP_OP_1072J5_159_1888 |     |                            |
| DP_OP_1073J5_160_9872           |            |                            |
|                | DP_OP_1073J5_160_9872 |     |                            |
| DP_OP_1074J5_161_1888           |            |                            |
|                | DP_OP_1074J5_161_1888 |     |                            |
=============================================================================

Datapath Report for DP_OP_1035J5_122_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1035J5_122_1888 | sub_528 (sdf2.sv:528) sub_534 (sdf2.sv:534)        |
|                      | sub_540 (sdf2.sv:540) sub_546 (sdf2.sv:546)         |
|                      | sub_mult_528 (sdf2.sv:528)                          |
|                      | sub_mult_534 (sdf2.sv:534)                          |
|                      | sub_mult_540 (sdf2.sv:540)                          |
|                      | sub_mult_546 (sdf2.sv:546)                          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T245  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:528 sdf2.sv:534 sdf2.sv:540 sdf2.sv:546 ) |
| T643  | IFO  | Signed   | 22    | T245 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T643 ( sdf2.sv:528 sdf2.sv:534 sdf2.sv:540 sdf2.sv:546 ) |
==============================================================================

Datapath Report for DP_OP_1036J5_123_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1036J5_123_1888 | sub_530 (sdf2.sv:530) sub_mult_530 (sdf2.sv:530)   |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T249  | IFO  | Signed   | 14    | $signed(1'b0) - I1 (sdf2.sv:530)         |
| T645  | IFO  | Signed   | 22    | T249 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T645 (sdf2.sv:530)       |
==============================================================================

Datapath Report for DP_OP_1037J5_124_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1037J5_124_1888 | sub_531 (sdf2.sv:531) sub_536 (sdf2.sv:536)        |
|                      | sub_mult_531 (sdf2.sv:531)                          |
|                      | sub_mult_536 (sdf2.sv:536)                          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T251  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:531 sdf2.sv:536 ) |
| T646  | IFO  | Signed   | 22    | T251 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T646 ( sdf2.sv:531 sdf2.sv:536 ) |
==============================================================================

Datapath Report for DP_OP_1038J5_125_9872
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1038J5_125_9872 | mult_542 (sdf2.sv:542) mult_543_2 (sdf2.sv:543)    |
|                      | add_542_4 (sdf2.sv:542) mult_542_2 (sdf2.sv:542)    |
|                      | mult_543 (sdf2.sv:543) mult_548_2 (sdf2.sv:548)     |
|                      | mult_549_2 (sdf2.sv:549) sub_543 (sdf2.sv:543)      |
|                      | add_548_4 (sdf2.sv:548) mult_548 (sdf2.sv:548)      |
|                      | mult_549 (sdf2.sv:549) sub_549 (sdf2.sv:549)        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 13    |                                          |
| T264  | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I1 ( sdf2.sv:542 sdf2.sv:543 ) |
| T265  | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I2 ( sdf2.sv:542 sdf2.sv:543 sdf2.sv:548 sdf2.sv:549 ) |
| T274  | IFO  | Signed   | 22    | $signed(9'b101001011) * I1 ( sdf2.sv:548 sdf2.sv:549 ) |
| O1    | PO   | Signed   | 23    | T264 + T265 (sdf2.sv:542)                |
| O2    | PO   | Signed   | 23    | T265 - T264 (sdf2.sv:543)                |
| O3    | PO   | Signed   | 23    | T274 + T265 (sdf2.sv:548)                |
| O4    | PO   | Signed   | 23    | T274 - T265 (sdf2.sv:549)                |
==============================================================================

Datapath Report for DP_OP_1039J5_126_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1039J5_126_1888 | sub_529 (sdf2.sv:529) sub_535 (sdf2.sv:535)        |
|                      | sub_541 (sdf2.sv:541) sub_547 (sdf2.sv:547)         |
|                      | sub_mult_529 (sdf2.sv:529)                          |
|                      | sub_mult_535 (sdf2.sv:535)                          |
|                      | sub_mult_541 (sdf2.sv:541)                          |
|                      | sub_mult_547 (sdf2.sv:547)                          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T247  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:529 sdf2.sv:535 sdf2.sv:541 sdf2.sv:547 ) |
| T644  | IFO  | Signed   | 22    | T247 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T644 ( sdf2.sv:529 sdf2.sv:535 sdf2.sv:541 sdf2.sv:547 ) |
==============================================================================

Datapath Report for DP_OP_1040J5_127_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1040J5_127_1888 | sub_528_I2 (sdf2.sv:528) sub_534_I2 (sdf2.sv:534)  |
|                      | sub_540_I2 (sdf2.sv:540) sub_546_I2 (sdf2.sv:546)   |
|                      | sub_mult_528_I2 (sdf2.sv:528)                       |
|                      | sub_mult_534_I2 (sdf2.sv:534)                       |
|                      | sub_mult_540_I2 (sdf2.sv:540)                       |
|                      | sub_mult_546_I2 (sdf2.sv:546)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T280  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:528 sdf2.sv:534 sdf2.sv:540 sdf2.sv:546 ) |
| T655  | IFO  | Signed   | 22    | T280 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T655 ( sdf2.sv:528 sdf2.sv:534 sdf2.sv:540 sdf2.sv:546 ) |
==============================================================================

Datapath Report for DP_OP_1041J5_128_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1041J5_128_1888 | sub_530_I2 (sdf2.sv:530)                           |
|                      | sub_mult_530_I2 (sdf2.sv:530)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T284  | IFO  | Signed   | 14    | $signed(1'b0) - I1 (sdf2.sv:530)         |
| T657  | IFO  | Signed   | 22    | T284 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T657 (sdf2.sv:530)       |
==============================================================================

Datapath Report for DP_OP_1042J5_129_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1042J5_129_1888 | sub_531_I2 (sdf2.sv:531) sub_536_I2 (sdf2.sv:536)  |
|                      | sub_mult_531_I2 (sdf2.sv:531)                       |
|                      | sub_mult_536_I2 (sdf2.sv:536)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T286  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:531 sdf2.sv:536 ) |
| T658  | IFO  | Signed   | 22    | T286 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T658 ( sdf2.sv:531 sdf2.sv:536 ) |
==============================================================================

Datapath Report for DP_OP_1043J5_130_9872
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1043J5_130_9872 | mult_542_I2 (sdf2.sv:542)                          |
|                      | mult_543_2_I2 (sdf2.sv:543)                         |
|                      | add_542_4_I2 (sdf2.sv:542)                          |
|                      | mult_542_2_I2 (sdf2.sv:542)                         |
|                      | mult_543_I2 (sdf2.sv:543)                           |
|                      | mult_548_2_I2 (sdf2.sv:548)                         |
|                      | mult_549_2_I2 (sdf2.sv:549)                         |
|                      | sub_543_I2 (sdf2.sv:543) add_548_4_I2 (sdf2.sv:548) |
|                      | mult_548_I2 (sdf2.sv:548) mult_549_I2 (sdf2.sv:549) |
|                      | sub_549_I2 (sdf2.sv:549)                            |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 13    |                                          |
| T299  | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I1 ( sdf2.sv:542 sdf2.sv:543 ) |
| T300  | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I2 ( sdf2.sv:542 sdf2.sv:543 sdf2.sv:548 sdf2.sv:549 ) |
| T309  | IFO  | Signed   | 22    | $signed(9'b101001011) * I1 ( sdf2.sv:548 sdf2.sv:549 ) |
| O1    | PO   | Signed   | 23    | T299 + T300 (sdf2.sv:542)                |
| O2    | PO   | Signed   | 23    | T300 - T299 (sdf2.sv:543)                |
| O3    | PO   | Signed   | 23    | T309 + T300 (sdf2.sv:548)                |
| O4    | PO   | Signed   | 23    | T309 - T300 (sdf2.sv:549)                |
==============================================================================

Datapath Report for DP_OP_1044J5_131_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1044J5_131_1888 | sub_529_I2 (sdf2.sv:529) sub_535_I2 (sdf2.sv:535)  |
|                      | sub_541_I2 (sdf2.sv:541) sub_547_I2 (sdf2.sv:547)   |
|                      | sub_mult_529_I2 (sdf2.sv:529)                       |
|                      | sub_mult_535_I2 (sdf2.sv:535)                       |
|                      | sub_mult_541_I2 (sdf2.sv:541)                       |
|                      | sub_mult_547_I2 (sdf2.sv:547)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T282  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:529 sdf2.sv:535 sdf2.sv:541 sdf2.sv:547 ) |
| T656  | IFO  | Signed   | 22    | T282 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T656 ( sdf2.sv:529 sdf2.sv:535 sdf2.sv:541 sdf2.sv:547 ) |
==============================================================================

Datapath Report for DP_OP_1045J5_132_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1045J5_132_1888 | sub_528_I3 (sdf2.sv:528) sub_534_I3 (sdf2.sv:534)  |
|                      | sub_540_I3 (sdf2.sv:540) sub_546_I3 (sdf2.sv:546)   |
|                      | sub_mult_528_I3 (sdf2.sv:528)                       |
|                      | sub_mult_534_I3 (sdf2.sv:534)                       |
|                      | sub_mult_540_I3 (sdf2.sv:540)                       |
|                      | sub_mult_546_I3 (sdf2.sv:546)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T315  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:528 sdf2.sv:534 sdf2.sv:540 sdf2.sv:546 ) |
| T667  | IFO  | Signed   | 22    | T315 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T667 ( sdf2.sv:528 sdf2.sv:534 sdf2.sv:540 sdf2.sv:546 ) |
==============================================================================

Datapath Report for DP_OP_1046J5_133_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1046J5_133_1888 | sub_530_I3 (sdf2.sv:530)                           |
|                      | sub_mult_530_I3 (sdf2.sv:530)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T319  | IFO  | Signed   | 14    | $signed(1'b0) - I1 (sdf2.sv:530)         |
| T669  | IFO  | Signed   | 22    | T319 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T669 (sdf2.sv:530)       |
==============================================================================

Datapath Report for DP_OP_1047J5_134_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1047J5_134_1888 | sub_531_I3 (sdf2.sv:531) sub_536_I3 (sdf2.sv:536)  |
|                      | sub_mult_531_I3 (sdf2.sv:531)                       |
|                      | sub_mult_536_I3 (sdf2.sv:536)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T321  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:531 sdf2.sv:536 ) |
| T670  | IFO  | Signed   | 22    | T321 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T670 ( sdf2.sv:531 sdf2.sv:536 ) |
==============================================================================

Datapath Report for DP_OP_1048J5_135_9872
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1048J5_135_9872 | mult_542_I3 (sdf2.sv:542)                          |
|                      | mult_543_2_I3 (sdf2.sv:543)                         |
|                      | add_542_4_I3 (sdf2.sv:542)                          |
|                      | mult_542_2_I3 (sdf2.sv:542)                         |
|                      | mult_543_I3 (sdf2.sv:543)                           |
|                      | mult_548_2_I3 (sdf2.sv:548)                         |
|                      | mult_549_2_I3 (sdf2.sv:549)                         |
|                      | sub_543_I3 (sdf2.sv:543) add_548_4_I3 (sdf2.sv:548) |
|                      | mult_548_I3 (sdf2.sv:548) mult_549_I3 (sdf2.sv:549) |
|                      | sub_549_I3 (sdf2.sv:549)                            |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 13    |                                          |
| T334  | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I1 ( sdf2.sv:542 sdf2.sv:543 ) |
| T335  | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I2 ( sdf2.sv:542 sdf2.sv:543 sdf2.sv:548 sdf2.sv:549 ) |
| T344  | IFO  | Signed   | 22    | $signed(9'b101001011) * I1 ( sdf2.sv:548 sdf2.sv:549 ) |
| O1    | PO   | Signed   | 23    | T334 + T335 (sdf2.sv:542)                |
| O2    | PO   | Signed   | 23    | T335 - T334 (sdf2.sv:543)                |
| O3    | PO   | Signed   | 23    | T344 + T335 (sdf2.sv:548)                |
| O4    | PO   | Signed   | 23    | T344 - T335 (sdf2.sv:549)                |
==============================================================================

Datapath Report for DP_OP_1049J5_136_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1049J5_136_1888 | sub_529_I3 (sdf2.sv:529) sub_535_I3 (sdf2.sv:535)  |
|                      | sub_541_I3 (sdf2.sv:541) sub_547_I3 (sdf2.sv:547)   |
|                      | sub_mult_529_I3 (sdf2.sv:529)                       |
|                      | sub_mult_535_I3 (sdf2.sv:535)                       |
|                      | sub_mult_541_I3 (sdf2.sv:541)                       |
|                      | sub_mult_547_I3 (sdf2.sv:547)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T317  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:529 sdf2.sv:535 sdf2.sv:541 sdf2.sv:547 ) |
| T668  | IFO  | Signed   | 22    | T317 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T668 ( sdf2.sv:529 sdf2.sv:535 sdf2.sv:541 sdf2.sv:547 ) |
==============================================================================

Datapath Report for DP_OP_1050J5_137_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1050J5_137_1888 | sub_528_I4 (sdf2.sv:528) sub_534_I4 (sdf2.sv:534)  |
|                      | sub_540_I4 (sdf2.sv:540) sub_546_I4 (sdf2.sv:546)   |
|                      | sub_mult_528_I4 (sdf2.sv:528)                       |
|                      | sub_mult_534_I4 (sdf2.sv:534)                       |
|                      | sub_mult_540_I4 (sdf2.sv:540)                       |
|                      | sub_mult_546_I4 (sdf2.sv:546)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T350  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:528 sdf2.sv:534 sdf2.sv:540 sdf2.sv:546 ) |
| T679  | IFO  | Signed   | 22    | T350 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T679 ( sdf2.sv:528 sdf2.sv:534 sdf2.sv:540 sdf2.sv:546 ) |
==============================================================================

Datapath Report for DP_OP_1051J5_138_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1051J5_138_1888 | sub_530_I4 (sdf2.sv:530)                           |
|                      | sub_mult_530_I4 (sdf2.sv:530)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T354  | IFO  | Signed   | 14    | $signed(1'b0) - I1 (sdf2.sv:530)         |
| T681  | IFO  | Signed   | 22    | T354 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T681 (sdf2.sv:530)       |
==============================================================================

Datapath Report for DP_OP_1052J5_139_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1052J5_139_1888 | sub_531_I4 (sdf2.sv:531) sub_536_I4 (sdf2.sv:536)  |
|                      | sub_mult_531_I4 (sdf2.sv:531)                       |
|                      | sub_mult_536_I4 (sdf2.sv:536)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T356  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:531 sdf2.sv:536 ) |
| T682  | IFO  | Signed   | 22    | T356 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T682 ( sdf2.sv:531 sdf2.sv:536 ) |
==============================================================================

Datapath Report for DP_OP_1053J5_140_9872
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1053J5_140_9872 | mult_542_I4 (sdf2.sv:542)                          |
|                      | mult_543_2_I4 (sdf2.sv:543)                         |
|                      | add_542_4_I4 (sdf2.sv:542)                          |
|                      | mult_542_2_I4 (sdf2.sv:542)                         |
|                      | mult_543_I4 (sdf2.sv:543)                           |
|                      | mult_548_2_I4 (sdf2.sv:548)                         |
|                      | mult_549_2_I4 (sdf2.sv:549)                         |
|                      | sub_543_I4 (sdf2.sv:543) add_548_4_I4 (sdf2.sv:548) |
|                      | mult_548_I4 (sdf2.sv:548) mult_549_I4 (sdf2.sv:549) |
|                      | sub_549_I4 (sdf2.sv:549)                            |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 13    |                                          |
| T369  | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I1 ( sdf2.sv:542 sdf2.sv:543 ) |
| T370  | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I2 ( sdf2.sv:542 sdf2.sv:543 sdf2.sv:548 sdf2.sv:549 ) |
| T379  | IFO  | Signed   | 22    | $signed(9'b101001011) * I1 ( sdf2.sv:548 sdf2.sv:549 ) |
| O1    | PO   | Signed   | 23    | T369 + T370 (sdf2.sv:542)                |
| O2    | PO   | Signed   | 23    | T370 - T369 (sdf2.sv:543)                |
| O3    | PO   | Signed   | 23    | T379 + T370 (sdf2.sv:548)                |
| O4    | PO   | Signed   | 23    | T379 - T370 (sdf2.sv:549)                |
==============================================================================

Datapath Report for DP_OP_1054J5_141_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1054J5_141_1888 | sub_529_I4 (sdf2.sv:529) sub_535_I4 (sdf2.sv:535)  |
|                      | sub_541_I4 (sdf2.sv:541) sub_547_I4 (sdf2.sv:547)   |
|                      | sub_mult_529_I4 (sdf2.sv:529)                       |
|                      | sub_mult_535_I4 (sdf2.sv:535)                       |
|                      | sub_mult_541_I4 (sdf2.sv:541)                       |
|                      | sub_mult_547_I4 (sdf2.sv:547)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T352  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:529 sdf2.sv:535 sdf2.sv:541 sdf2.sv:547 ) |
| T680  | IFO  | Signed   | 22    | T352 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T680 ( sdf2.sv:529 sdf2.sv:535 sdf2.sv:541 sdf2.sv:547 ) |
==============================================================================

Datapath Report for DP_OP_1055J5_142_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1055J5_142_1888 | sub_528_I5 (sdf2.sv:528) sub_534_I5 (sdf2.sv:534)  |
|                      | sub_540_I5 (sdf2.sv:540) sub_546_I5 (sdf2.sv:546)   |
|                      | sub_mult_528_I5 (sdf2.sv:528)                       |
|                      | sub_mult_534_I5 (sdf2.sv:534)                       |
|                      | sub_mult_540_I5 (sdf2.sv:540)                       |
|                      | sub_mult_546_I5 (sdf2.sv:546)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T385  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:528 sdf2.sv:534 sdf2.sv:540 sdf2.sv:546 ) |
| T691  | IFO  | Signed   | 22    | T385 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T691 ( sdf2.sv:528 sdf2.sv:534 sdf2.sv:540 sdf2.sv:546 ) |
==============================================================================

Datapath Report for DP_OP_1056J5_143_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1056J5_143_1888 | sub_530_I5 (sdf2.sv:530)                           |
|                      | sub_mult_530_I5 (sdf2.sv:530)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T389  | IFO  | Signed   | 14    | $signed(1'b0) - I1 (sdf2.sv:530)         |
| T693  | IFO  | Signed   | 22    | T389 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T693 (sdf2.sv:530)       |
==============================================================================

Datapath Report for DP_OP_1057J5_144_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1057J5_144_1888 | sub_531_I5 (sdf2.sv:531) sub_536_I5 (sdf2.sv:536)  |
|                      | sub_mult_531_I5 (sdf2.sv:531)                       |
|                      | sub_mult_536_I5 (sdf2.sv:536)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T391  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:531 sdf2.sv:536 ) |
| T694  | IFO  | Signed   | 22    | T391 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T694 ( sdf2.sv:531 sdf2.sv:536 ) |
==============================================================================

Datapath Report for DP_OP_1058J5_145_9872
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1058J5_145_9872 | mult_542_I5 (sdf2.sv:542)                          |
|                      | mult_543_2_I5 (sdf2.sv:543)                         |
|                      | add_542_4_I5 (sdf2.sv:542)                          |
|                      | mult_542_2_I5 (sdf2.sv:542)                         |
|                      | mult_543_I5 (sdf2.sv:543)                           |
|                      | mult_548_2_I5 (sdf2.sv:548)                         |
|                      | mult_549_2_I5 (sdf2.sv:549)                         |
|                      | sub_543_I5 (sdf2.sv:543) add_548_4_I5 (sdf2.sv:548) |
|                      | mult_548_I5 (sdf2.sv:548) mult_549_I5 (sdf2.sv:549) |
|                      | sub_549_I5 (sdf2.sv:549)                            |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 13    |                                          |
| T404  | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I1 ( sdf2.sv:542 sdf2.sv:543 ) |
| T405  | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I2 ( sdf2.sv:542 sdf2.sv:543 sdf2.sv:548 sdf2.sv:549 ) |
| T414  | IFO  | Signed   | 22    | $signed(9'b101001011) * I1 ( sdf2.sv:548 sdf2.sv:549 ) |
| O1    | PO   | Signed   | 23    | T404 + T405 (sdf2.sv:542)                |
| O2    | PO   | Signed   | 23    | T405 - T404 (sdf2.sv:543)                |
| O3    | PO   | Signed   | 23    | T414 + T405 (sdf2.sv:548)                |
| O4    | PO   | Signed   | 23    | T414 - T405 (sdf2.sv:549)                |
==============================================================================

Datapath Report for DP_OP_1059J5_146_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1059J5_146_1888 | sub_529_I5 (sdf2.sv:529) sub_535_I5 (sdf2.sv:535)  |
|                      | sub_541_I5 (sdf2.sv:541) sub_547_I5 (sdf2.sv:547)   |
|                      | sub_mult_529_I5 (sdf2.sv:529)                       |
|                      | sub_mult_535_I5 (sdf2.sv:535)                       |
|                      | sub_mult_541_I5 (sdf2.sv:541)                       |
|                      | sub_mult_547_I5 (sdf2.sv:547)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T387  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:529 sdf2.sv:535 sdf2.sv:541 sdf2.sv:547 ) |
| T692  | IFO  | Signed   | 22    | T387 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T692 ( sdf2.sv:529 sdf2.sv:535 sdf2.sv:541 sdf2.sv:547 ) |
==============================================================================

Datapath Report for DP_OP_1060J5_147_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1060J5_147_1888 | sub_528_I6 (sdf2.sv:528) sub_534_I6 (sdf2.sv:534)  |
|                      | sub_540_I6 (sdf2.sv:540) sub_546_I6 (sdf2.sv:546)   |
|                      | sub_mult_528_I6 (sdf2.sv:528)                       |
|                      | sub_mult_534_I6 (sdf2.sv:534)                       |
|                      | sub_mult_540_I6 (sdf2.sv:540)                       |
|                      | sub_mult_546_I6 (sdf2.sv:546)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T420  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:528 sdf2.sv:534 sdf2.sv:540 sdf2.sv:546 ) |
| T703  | IFO  | Signed   | 22    | T420 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T703 ( sdf2.sv:528 sdf2.sv:534 sdf2.sv:540 sdf2.sv:546 ) |
==============================================================================

Datapath Report for DP_OP_1061J5_148_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1061J5_148_1888 | sub_530_I6 (sdf2.sv:530)                           |
|                      | sub_mult_530_I6 (sdf2.sv:530)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T424  | IFO  | Signed   | 14    | $signed(1'b0) - I1 (sdf2.sv:530)         |
| T705  | IFO  | Signed   | 22    | T424 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T705 (sdf2.sv:530)       |
==============================================================================

Datapath Report for DP_OP_1062J5_149_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1062J5_149_1888 | sub_531_I6 (sdf2.sv:531) sub_536_I6 (sdf2.sv:536)  |
|                      | sub_mult_531_I6 (sdf2.sv:531)                       |
|                      | sub_mult_536_I6 (sdf2.sv:536)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T426  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:531 sdf2.sv:536 ) |
| T706  | IFO  | Signed   | 22    | T426 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T706 ( sdf2.sv:531 sdf2.sv:536 ) |
==============================================================================

Datapath Report for DP_OP_1063J5_150_9872
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1063J5_150_9872 | mult_542_I6 (sdf2.sv:542)                          |
|                      | mult_543_2_I6 (sdf2.sv:543)                         |
|                      | add_542_4_I6 (sdf2.sv:542)                          |
|                      | mult_542_2_I6 (sdf2.sv:542)                         |
|                      | mult_543_I6 (sdf2.sv:543)                           |
|                      | mult_548_2_I6 (sdf2.sv:548)                         |
|                      | mult_549_2_I6 (sdf2.sv:549)                         |
|                      | sub_543_I6 (sdf2.sv:543) add_548_4_I6 (sdf2.sv:548) |
|                      | mult_548_I6 (sdf2.sv:548) mult_549_I6 (sdf2.sv:549) |
|                      | sub_549_I6 (sdf2.sv:549)                            |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 13    |                                          |
| T439  | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I1 ( sdf2.sv:542 sdf2.sv:543 ) |
| T440  | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I2 ( sdf2.sv:542 sdf2.sv:543 sdf2.sv:548 sdf2.sv:549 ) |
| T449  | IFO  | Signed   | 22    | $signed(9'b101001011) * I1 ( sdf2.sv:548 sdf2.sv:549 ) |
| O1    | PO   | Signed   | 23    | T439 + T440 (sdf2.sv:542)                |
| O2    | PO   | Signed   | 23    | T440 - T439 (sdf2.sv:543)                |
| O3    | PO   | Signed   | 23    | T449 + T440 (sdf2.sv:548)                |
| O4    | PO   | Signed   | 23    | T449 - T440 (sdf2.sv:549)                |
==============================================================================

Datapath Report for DP_OP_1064J5_151_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1064J5_151_1888 | sub_529_I6 (sdf2.sv:529) sub_535_I6 (sdf2.sv:535)  |
|                      | sub_541_I6 (sdf2.sv:541) sub_547_I6 (sdf2.sv:547)   |
|                      | sub_mult_529_I6 (sdf2.sv:529)                       |
|                      | sub_mult_535_I6 (sdf2.sv:535)                       |
|                      | sub_mult_541_I6 (sdf2.sv:541)                       |
|                      | sub_mult_547_I6 (sdf2.sv:547)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T422  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:529 sdf2.sv:535 sdf2.sv:541 sdf2.sv:547 ) |
| T704  | IFO  | Signed   | 22    | T422 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T704 ( sdf2.sv:529 sdf2.sv:535 sdf2.sv:541 sdf2.sv:547 ) |
==============================================================================

Datapath Report for DP_OP_1065J5_152_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1065J5_152_1888 | sub_528_I7 (sdf2.sv:528) sub_534_I7 (sdf2.sv:534)  |
|                      | sub_540_I7 (sdf2.sv:540) sub_546_I7 (sdf2.sv:546)   |
|                      | sub_mult_528_I7 (sdf2.sv:528)                       |
|                      | sub_mult_534_I7 (sdf2.sv:534)                       |
|                      | sub_mult_540_I7 (sdf2.sv:540)                       |
|                      | sub_mult_546_I7 (sdf2.sv:546)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T455  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:528 sdf2.sv:534 sdf2.sv:540 sdf2.sv:546 ) |
| T715  | IFO  | Signed   | 22    | T455 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T715 ( sdf2.sv:528 sdf2.sv:534 sdf2.sv:540 sdf2.sv:546 ) |
==============================================================================

Datapath Report for DP_OP_1066J5_153_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1066J5_153_1888 | sub_530_I7 (sdf2.sv:530)                           |
|                      | sub_mult_530_I7 (sdf2.sv:530)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T459  | IFO  | Signed   | 14    | $signed(1'b0) - I1 (sdf2.sv:530)         |
| T717  | IFO  | Signed   | 22    | T459 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T717 (sdf2.sv:530)       |
==============================================================================

Datapath Report for DP_OP_1067J5_154_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1067J5_154_1888 | sub_531_I7 (sdf2.sv:531) sub_536_I7 (sdf2.sv:536)  |
|                      | sub_mult_531_I7 (sdf2.sv:531)                       |
|                      | sub_mult_536_I7 (sdf2.sv:536)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T461  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:531 sdf2.sv:536 ) |
| T718  | IFO  | Signed   | 22    | T461 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T718 ( sdf2.sv:531 sdf2.sv:536 ) |
==============================================================================

Datapath Report for DP_OP_1068J5_155_9872
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1068J5_155_9872 | mult_542_I7 (sdf2.sv:542)                          |
|                      | mult_543_2_I7 (sdf2.sv:543)                         |
|                      | add_542_4_I7 (sdf2.sv:542)                          |
|                      | mult_542_2_I7 (sdf2.sv:542)                         |
|                      | mult_543_I7 (sdf2.sv:543)                           |
|                      | mult_548_2_I7 (sdf2.sv:548)                         |
|                      | mult_549_2_I7 (sdf2.sv:549)                         |
|                      | sub_543_I7 (sdf2.sv:543) add_548_4_I7 (sdf2.sv:548) |
|                      | mult_548_I7 (sdf2.sv:548) mult_549_I7 (sdf2.sv:549) |
|                      | sub_549_I7 (sdf2.sv:549)                            |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 13    |                                          |
| T474  | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I1 ( sdf2.sv:542 sdf2.sv:543 ) |
| T475  | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I2 ( sdf2.sv:542 sdf2.sv:543 sdf2.sv:548 sdf2.sv:549 ) |
| T484  | IFO  | Signed   | 22    | $signed(9'b101001011) * I1 ( sdf2.sv:548 sdf2.sv:549 ) |
| O1    | PO   | Signed   | 23    | T474 + T475 (sdf2.sv:542)                |
| O2    | PO   | Signed   | 23    | T475 - T474 (sdf2.sv:543)                |
| O3    | PO   | Signed   | 23    | T484 + T475 (sdf2.sv:548)                |
| O4    | PO   | Signed   | 23    | T484 - T475 (sdf2.sv:549)                |
==============================================================================

Datapath Report for DP_OP_1069J5_156_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1069J5_156_1888 | sub_529_I7 (sdf2.sv:529) sub_535_I7 (sdf2.sv:535)  |
|                      | sub_541_I7 (sdf2.sv:541) sub_547_I7 (sdf2.sv:547)   |
|                      | sub_mult_529_I7 (sdf2.sv:529)                       |
|                      | sub_mult_535_I7 (sdf2.sv:535)                       |
|                      | sub_mult_541_I7 (sdf2.sv:541)                       |
|                      | sub_mult_547_I7 (sdf2.sv:547)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T457  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:529 sdf2.sv:535 sdf2.sv:541 sdf2.sv:547 ) |
| T716  | IFO  | Signed   | 22    | T457 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T716 ( sdf2.sv:529 sdf2.sv:535 sdf2.sv:541 sdf2.sv:547 ) |
==============================================================================

Datapath Report for DP_OP_1070J5_157_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1070J5_157_1888 | sub_528_I8 (sdf2.sv:528) sub_534_I8 (sdf2.sv:534)  |
|                      | sub_540_I8 (sdf2.sv:540) sub_546_I8 (sdf2.sv:546)   |
|                      | sub_mult_528_I8 (sdf2.sv:528)                       |
|                      | sub_mult_534_I8 (sdf2.sv:534)                       |
|                      | sub_mult_540_I8 (sdf2.sv:540)                       |
|                      | sub_mult_546_I8 (sdf2.sv:546)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T490  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:528 sdf2.sv:534 sdf2.sv:540 sdf2.sv:546 ) |
| T727  | IFO  | Signed   | 22    | T490 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T727 ( sdf2.sv:528 sdf2.sv:534 sdf2.sv:540 sdf2.sv:546 ) |
==============================================================================

Datapath Report for DP_OP_1071J5_158_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1071J5_158_1888 | sub_530_I8 (sdf2.sv:530)                           |
|                      | sub_mult_530_I8 (sdf2.sv:530)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T494  | IFO  | Signed   | 14    | $signed(1'b0) - I1 (sdf2.sv:530)         |
| T729  | IFO  | Signed   | 22    | T494 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T729 (sdf2.sv:530)       |
==============================================================================

Datapath Report for DP_OP_1072J5_159_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1072J5_159_1888 | sub_531_I8 (sdf2.sv:531) sub_536_I8 (sdf2.sv:536)  |
|                      | sub_mult_531_I8 (sdf2.sv:531)                       |
|                      | sub_mult_536_I8 (sdf2.sv:536)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T496  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:531 sdf2.sv:536 ) |
| T730  | IFO  | Signed   | 22    | T496 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T730 ( sdf2.sv:531 sdf2.sv:536 ) |
==============================================================================

Datapath Report for DP_OP_1073J5_160_9872
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1073J5_160_9872 | mult_542_I8 (sdf2.sv:542)                          |
|                      | mult_543_2_I8 (sdf2.sv:543)                         |
|                      | add_542_4_I8 (sdf2.sv:542)                          |
|                      | mult_542_2_I8 (sdf2.sv:542)                         |
|                      | mult_543_I8 (sdf2.sv:543)                           |
|                      | mult_548_2_I8 (sdf2.sv:548)                         |
|                      | mult_549_2_I8 (sdf2.sv:549)                         |
|                      | sub_543_I8 (sdf2.sv:543) add_548_4_I8 (sdf2.sv:548) |
|                      | mult_548_I8 (sdf2.sv:548) mult_549_I8 (sdf2.sv:549) |
|                      | sub_549_I8 (sdf2.sv:549)                            |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 13    |                                          |
| T509  | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I1 ( sdf2.sv:542 sdf2.sv:543 ) |
| T510  | IFO  | Signed   | 22    | $unsigned(8'b10110101) * I2 ( sdf2.sv:542 sdf2.sv:543 sdf2.sv:548 sdf2.sv:549 ) |
| T519  | IFO  | Signed   | 22    | $signed(9'b101001011) * I1 ( sdf2.sv:548 sdf2.sv:549 ) |
| O1    | PO   | Signed   | 23    | T509 + T510 (sdf2.sv:542)                |
| O2    | PO   | Signed   | 23    | T510 - T509 (sdf2.sv:543)                |
| O3    | PO   | Signed   | 23    | T519 + T510 (sdf2.sv:548)                |
| O4    | PO   | Signed   | 23    | T519 - T510 (sdf2.sv:549)                |
==============================================================================

Datapath Report for DP_OP_1074J5_161_1888
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1074J5_161_1888 | sub_529_I8 (sdf2.sv:529) sub_535_I8 (sdf2.sv:535)  |
|                      | sub_541_I8 (sdf2.sv:541) sub_547_I8 (sdf2.sv:547)   |
|                      | sub_mult_529_I8 (sdf2.sv:529)                       |
|                      | sub_mult_535_I8 (sdf2.sv:535)                       |
|                      | sub_mult_541_I8 (sdf2.sv:541)                       |
|                      | sub_mult_547_I8 (sdf2.sv:547)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| T492  | IFO  | Signed   | 14    | $signed(1'b0) - I1 ( sdf2.sv:529 sdf2.sv:535 sdf2.sv:541 sdf2.sv:547 ) |
| T728  | IFO  | Signed   | 22    | T492 << 8                                |
| O1    | PO   | Signed   | 23    | $signed(1'b0) - T728 ( sdf2.sv:529 sdf2.sv:535 sdf2.sv:541 sdf2.sv:547 ) |
==============================================================================


Datapath Extraction Report

Information: Operator associated with resources 'sub_515 (sdf2.sv:515)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6344 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_515_I9 (sdf2.sv:515)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6360 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_516_I9 (sdf2.sv:516)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6361 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_516 (sdf2.sv:516)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6345 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_515_I2 (sdf2.sv:515)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6346 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_515_I10 (sdf2.sv:515)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6362 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_516_I10 (sdf2.sv:516)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6363 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_516_I2 (sdf2.sv:516)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6347 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_515_I3 (sdf2.sv:515)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6348 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_515_I11 (sdf2.sv:515)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6364 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_516_I11 (sdf2.sv:516)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6365 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_516_I3 (sdf2.sv:516)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6349 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_515_I4 (sdf2.sv:515)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6350 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_515_I12 (sdf2.sv:515)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6366 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_516_I12 (sdf2.sv:516)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6367 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_516_I4 (sdf2.sv:516)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6351 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_515_I5 (sdf2.sv:515)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6352 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_515_I13 (sdf2.sv:515)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6368 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_516_I13 (sdf2.sv:516)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6369 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_516_I5 (sdf2.sv:516)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6353 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_515_I6 (sdf2.sv:515)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6354 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_515_I14 (sdf2.sv:515)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6370 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_516_I14 (sdf2.sv:516)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6371 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_516_I6 (sdf2.sv:516)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6355 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_515_I7 (sdf2.sv:515)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6356 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_515_I15 (sdf2.sv:515)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6372 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_516_I15 (sdf2.sv:516)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6373 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_516_I7 (sdf2.sv:516)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6357 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_515_I8 (sdf2.sv:515)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6358 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_515_I16 (sdf2.sv:515)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6374 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_516_I16 (sdf2.sv:516)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6375 (sdf2.sv:514)'.  (HDL-120)

Information: Operator associated with resources 'sub_516_I8 (sdf2.sv:516)' in design 'sdf2_N512_M512_WIDTH11_WIDTH_DO12' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6359 (sdf2.sv:514)'.  (HDL-120)


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| gte_x_5            | DW_cmp           | apparch (area)     |                |
| lte_x_6            | DW_cmp           | apparch (area)     |                |
| lte_x_7            | DW_cmp           | apparch (area)     |                |
| lte_x_8            | DW_cmp           | apparch (area)     |                |
| lte_x_9            | DW_cmp           | apparch (area)     |                |
| gte_x_10           | DW_cmp           | apparch (area)     |                |
| lte_x_11           | DW_cmp           | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| sub_x_25           | DW01_sub         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| sub_x_33           | DW01_sub         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| sub_x_35           | DW01_sub         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| sub_x_37           | DW01_sub         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| sub_x_39           | DW01_sub         | apparch (area)     |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| sub_x_41           | DW01_sub         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| sub_x_43           | DW01_sub         | apparch (area)     |                |
| sub_x_44           | DW01_sub         | apparch (area)     |                |
| sub_x_45           | DW01_sub         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| sub_x_47           | DW01_sub         | apparch (area)     |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| sub_x_49           | DW01_sub         | apparch (area)     |                |
| sub_x_50           | DW01_sub         | apparch (area)     |                |
| sub_x_51           | DW01_sub         | apparch (area)     |                |
| sub_x_52           | DW01_sub         | apparch (area)     |                |
| sub_x_53           | DW01_sub         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| sub_x_87           | DW01_sub         | apparch (area)     |                |
| sub_x_88           | DW01_sub         | apparch (area)     |                |
| sub_x_89           | DW01_sub         | apparch (area)     |                |
| sub_x_90           | DW01_sub         | apparch (area)     |                |
| sub_x_91           | DW01_sub         | apparch (area)     |                |
| sub_x_92           | DW01_sub         | apparch (area)     |                |
| sub_x_93           | DW01_sub         | apparch (area)     |                |
| sub_x_94           | DW01_sub         | apparch (area)     |                |
| sub_x_95           | DW01_sub         | apparch (area)     |                |
| sub_x_96           | DW01_sub         | apparch (area)     |                |
| sub_x_97           | DW01_sub         | apparch (area)     |                |
| sub_x_98           | DW01_sub         | apparch (area)     |                |
| sub_x_99           | DW01_sub         | apparch (area)     |                |
| sub_x_100          | DW01_sub         | apparch (area)     |                |
| sub_x_101          | DW01_sub         | apparch (area)     |                |
| sub_x_102          | DW01_sub         | apparch (area)     |                |
| sub_x_143          | DW01_sub         | apparch (area)     |                |
| sub_x_144          | DW01_sub         | apparch (area)     |                |
| sub_x_145          | DW01_sub         | apparch (area)     |                |
| sub_x_146          | DW01_sub         | apparch (area)     |                |
| sub_x_147          | DW01_sub         | apparch (area)     |                |
| sub_x_148          | DW01_sub         | apparch (area)     |                |
| sub_x_149          | DW01_sub         | apparch (area)     |                |
| sub_x_150          | DW01_sub         | apparch (area)     |                |
| sub_x_151          | DW01_sub         | apparch (area)     |                |
| sub_x_152          | DW01_sub         | apparch (area)     |                |
| sub_x_153          | DW01_sub         | apparch (area)     |                |
| sub_x_154          | DW01_sub         | apparch (area)     |                |
| sub_x_155          | DW01_sub         | apparch (area)     |                |
| sub_x_156          | DW01_sub         | apparch (area)     |                |
| sub_x_157          | DW01_sub         | apparch (area)     |                |
| sub_x_158          | DW01_sub         | apparch (area)     |                |
| sub_x_159          | DW01_sub         | apparch (area)     |                |
| sub_x_160          | DW01_sub         | apparch (area)     |                |
| sub_x_161          | DW01_sub         | apparch (area)     |                |
| sub_x_162          | DW01_sub         | apparch (area)     |                |
| sub_x_163          | DW01_sub         | apparch (area)     |                |
| sub_x_164          | DW01_sub         | apparch (area)     |                |
| sub_x_165          | DW01_sub         | apparch (area)     |                |
| sub_x_166          | DW01_sub         | apparch (area)     |                |
| sub_x_167          | DW01_sub         | apparch (area)     |                |
| sub_x_168          | DW01_sub         | apparch (area)     |                |
| sub_x_169          | DW01_sub         | apparch (area)     |                |
| sub_x_170          | DW01_sub         | apparch (area)     |                |
| sub_x_171          | DW01_sub         | apparch (area)     |                |
| sub_x_172          | DW01_sub         | apparch (area)     |                |
| sub_x_173          | DW01_sub         | apparch (area)     |                |
| sub_x_174          | DW01_sub         | apparch (area)     |                |
| sub_x_207          | DW01_sub         | apparch (area)     |                |
| sub_x_208          | DW01_sub         | apparch (area)     |                |
| sub_x_209          | DW01_sub         | apparch (area)     |                |
| sub_x_210          | DW01_sub         | apparch (area)     |                |
| sub_x_211          | DW01_sub         | apparch (area)     |                |
| sub_x_212          | DW01_sub         | apparch (area)     |                |
| sub_x_213          | DW01_sub         | apparch (area)     |                |
| sub_x_214          | DW01_sub         | apparch (area)     |                |
| add_x_247          | DW01_add         | apparch (area)     |                |
| add_x_248          | DW01_add         | apparch (area)     |                |
| add_x_249          | DW01_add         | apparch (area)     |                |
| add_x_250          | DW01_add         | apparch (area)     |                |
| add_x_251          | DW01_add         | apparch (area)     |                |
| add_x_252          | DW01_add         | apparch (area)     |                |
| add_x_253          | DW01_add         | apparch (area)     |                |
| add_x_254          | DW01_add         | apparch (area)     |                |
| add_x_255          | DW01_add         | apparch (area)     |                |
| add_x_256          | DW01_add         | apparch (area)     |                |
| add_x_257          | DW01_add         | apparch (area)     |                |
| add_x_258          | DW01_add         | apparch (area)     |                |
| add_x_259          | DW01_add         | apparch (area)     |                |
| add_x_260          | DW01_add         | apparch (area)     |                |
| add_x_261          | DW01_add         | apparch (area)     |                |
| add_x_262          | DW01_add         | apparch (area)     |                |
| lte_x_263          | DW_cmp           | apparch (area)     |                |
| lte_x_264          | DW_cmp           | apparch (area)     |                |
| gte_x_265          | DW_cmp           | apparch (area)     |                |
| gte_x_266          | DW_cmp           | apparch (area)     |                |
| gte_x_267          | DW_cmp           | apparch (area)     |                |
| gte_x_268          | DW_cmp           | apparch (area)     |                |
| lte_x_269          | DW_cmp           | apparch (area)     |                |
| lte_x_270          | DW_cmp           | apparch (area)     |                |
| lte_x_271          | DW_cmp           | apparch (area)     |                |
| lte_x_272          | DW_cmp           | apparch (area)     |                |
| gte_x_273          | DW_cmp           | apparch (area)     |                |
| lte_x_274          | DW_cmp           | apparch (area)     |                |
| gte_x_275          | DW_cmp           | apparch (area)     |                |
| lte_x_276          | DW_cmp           | apparch (area)     |                |
| gte_x_277          | DW_cmp           | apparch (area)     |                |
| lte_x_278          | DW_cmp           | apparch (area)     |                |
| gte_x_279          | DW_cmp           | apparch (area)     |                |
| DP_OP_1035J5_122_1888                 |                    |                |
|                    | DP_OP_1035J5_122_1888 | str (area)    |                |
| DP_OP_1036J5_123_1888                 |                    |                |
|                    | DP_OP_1036J5_123_1888 | str (area)    |                |
| DP_OP_1037J5_124_1888                 |                    |                |
|                    | DP_OP_1037J5_124_1888 | str (area)    |                |
| DP_OP_1038J5_125_9872                 |                    |                |
|                    | DP_OP_1038J5_125_9872 | str (area,speed)               |
| DP_OP_1039J5_126_1888                 |                    |                |
|                    | DP_OP_1039J5_126_1888 | str (area)    |                |
| DP_OP_1040J5_127_1888                 |                    |                |
|                    | DP_OP_1040J5_127_1888 | str (area)    |                |
| DP_OP_1041J5_128_1888                 |                    |                |
|                    | DP_OP_1041J5_128_1888 | str (area)    |                |
| DP_OP_1042J5_129_1888                 |                    |                |
|                    | DP_OP_1042J5_129_1888 | str (area)    |                |
| DP_OP_1043J5_130_9872                 |                    |                |
|                    | DP_OP_1043J5_130_9872 | str (area,speed)               |
| DP_OP_1044J5_131_1888                 |                    |                |
|                    | DP_OP_1044J5_131_1888 | str (area)    |                |
| DP_OP_1045J5_132_1888                 |                    |                |
|                    | DP_OP_1045J5_132_1888 | str (area)    |                |
| DP_OP_1046J5_133_1888                 |                    |                |
|                    | DP_OP_1046J5_133_1888 | str (area)    |                |
| DP_OP_1047J5_134_1888                 |                    |                |
|                    | DP_OP_1047J5_134_1888 | str (area)    |                |
| DP_OP_1048J5_135_9872                 |                    |                |
|                    | DP_OP_1048J5_135_9872 | str (area,speed)               |
| DP_OP_1049J5_136_1888                 |                    |                |
|                    | DP_OP_1049J5_136_1888 | str (area)    |                |
| DP_OP_1050J5_137_1888                 |                    |                |
|                    | DP_OP_1050J5_137_1888 | str (area)    |                |
| DP_OP_1051J5_138_1888                 |                    |                |
|                    | DP_OP_1051J5_138_1888 | str (area)    |                |
| DP_OP_1052J5_139_1888                 |                    |                |
|                    | DP_OP_1052J5_139_1888 | str (area)    |                |
| DP_OP_1053J5_140_9872                 |                    |                |
|                    | DP_OP_1053J5_140_9872 | str (area,speed)               |
| DP_OP_1054J5_141_1888                 |                    |                |
|                    | DP_OP_1054J5_141_1888 | str (area)    |                |
| DP_OP_1055J5_142_1888                 |                    |                |
|                    | DP_OP_1055J5_142_1888 | str (area)    |                |
| DP_OP_1056J5_143_1888                 |                    |                |
|                    | DP_OP_1056J5_143_1888 | str (area)    |                |
| DP_OP_1057J5_144_1888                 |                    |                |
|                    | DP_OP_1057J5_144_1888 | str (area)    |                |
| DP_OP_1058J5_145_9872                 |                    |                |
|                    | DP_OP_1058J5_145_9872 | str (area,speed)               |
| DP_OP_1059J5_146_1888                 |                    |                |
|                    | DP_OP_1059J5_146_1888 | str (area)    |                |
| DP_OP_1060J5_147_1888                 |                    |                |
|                    | DP_OP_1060J5_147_1888 | str (area)    |                |
| DP_OP_1061J5_148_1888                 |                    |                |
|                    | DP_OP_1061J5_148_1888 | str (area)    |                |
| DP_OP_1062J5_149_1888                 |                    |                |
|                    | DP_OP_1062J5_149_1888 | str (area)    |                |
| DP_OP_1063J5_150_9872                 |                    |                |
|                    | DP_OP_1063J5_150_9872 | str (area,speed)               |
| DP_OP_1064J5_151_1888                 |                    |                |
|                    | DP_OP_1064J5_151_1888 | str (area)    |                |
| DP_OP_1065J5_152_1888                 |                    |                |
|                    | DP_OP_1065J5_152_1888 | str (area)    |                |
| DP_OP_1066J5_153_1888                 |                    |                |
|                    | DP_OP_1066J5_153_1888 | str (area)    |                |
| DP_OP_1067J5_154_1888                 |                    |                |
|                    | DP_OP_1067J5_154_1888 | str (area)    |                |
| DP_OP_1068J5_155_9872                 |                    |                |
|                    | DP_OP_1068J5_155_9872 | str (area,speed)               |
| DP_OP_1069J5_156_1888                 |                    |                |
|                    | DP_OP_1069J5_156_1888 | str (area)    |                |
| DP_OP_1070J5_157_1888                 |                    |                |
|                    | DP_OP_1070J5_157_1888 | str (area)    |                |
| DP_OP_1071J5_158_1888                 |                    |                |
|                    | DP_OP_1071J5_158_1888 | str (area)    |                |
| DP_OP_1072J5_159_1888                 |                    |                |
|                    | DP_OP_1072J5_159_1888 | str (area)    |                |
| DP_OP_1073J5_160_9872                 |                    |                |
|                    | DP_OP_1073J5_160_9872 | str (area,speed)               |
| DP_OP_1074J5_161_1888                 |                    |                |
|                    | DP_OP_1074J5_161_1888 | str (area)    |                |
===============================================================================

 
****************************************
Design : top_module_12_cbfp_NUM_PARALLEL_PATHS16_OWIDTH12_BLOCK_SIZE512_DATA_IN_WIDTH15_TW_WIDTH9_TW_TABLE_DEPTH64
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft_v3/top_module_12_cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=5    | add_68 (top_module_12_cbfp.sv:68) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : cbfp1_WIDTH25_OWIDTH12
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/cbfp1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=5    | add_60 (cbfp1.sv:60)       |
| lt_x_36        | DW_cmp         | width=5    | lt_290 (cbfp1.sv:290)      |
| lt_x_37        | DW_cmp         | width=5    | lt_288_I2 (cbfp1.sv:288)   |
| lt_x_38        | DW_cmp         | width=5    | lt_290_I2 (cbfp1.sv:290)   |
| lt_x_39        | DW_cmp         | width=5    | lt_288_I3 (cbfp1.sv:288)   |
| lt_x_40        | DW_cmp         | width=5    | lt_290_I3 (cbfp1.sv:290)   |
| lt_x_41        | DW_cmp         | width=5    | lt_288_I4 (cbfp1.sv:288)   |
| lt_x_42        | DW_cmp         | width=5    | lt_290_I4 (cbfp1.sv:290)   |
| lt_x_43        | DW_cmp         | width=5    | lt_288_I5 (cbfp1.sv:288)   |
| lt_x_44        | DW_cmp         | width=5    | lt_290_I5 (cbfp1.sv:290)   |
| lt_x_45        | DW_cmp         | width=5    | lt_288_I6 (cbfp1.sv:288)   |
| lt_x_46        | DW_cmp         | width=5    | lt_290_I6 (cbfp1.sv:290)   |
| lt_x_47        | DW_cmp         | width=5    | lt_288_I7 (cbfp1.sv:288)   |
| lt_x_48        | DW_cmp         | width=5    | lt_290_I7 (cbfp1.sv:290)   |
| lt_x_49        | DW_cmp         | width=5    | lt_288_I8 (cbfp1.sv:288)   |
| lt_x_50        | DW_cmp         | width=5    | lt_290_I8 (cbfp1.sv:290)   |
| lt_x_51        | DW_cmp         | width=5    | lt_299 (cbfp1.sv:299)      |
| lt_x_52        | DW_cmp         | width=5    | lt_297_I2 (cbfp1.sv:297)   |
| lt_x_53        | DW_cmp         | width=5    | lt_299_I2 (cbfp1.sv:299)   |
| lt_x_54        | DW_cmp         | width=5    | lt_297_I3 (cbfp1.sv:297)   |
| lt_x_55        | DW_cmp         | width=5    | lt_299_I3 (cbfp1.sv:299)   |
| lt_x_56        | DW_cmp         | width=5    | lt_297_I4 (cbfp1.sv:297)   |
| lt_x_57        | DW_cmp         | width=5    | lt_299_I4 (cbfp1.sv:299)   |
| lt_x_58        | DW_cmp         | width=5    | lt_297_I5 (cbfp1.sv:297)   |
| lt_x_59        | DW_cmp         | width=5    | lt_299_I5 (cbfp1.sv:299)   |
| lt_x_60        | DW_cmp         | width=5    | lt_297_I6 (cbfp1.sv:297)   |
| lt_x_61        | DW_cmp         | width=5    | lt_299_I6 (cbfp1.sv:299)   |
| lt_x_62        | DW_cmp         | width=5    | lt_297_I7 (cbfp1.sv:297)   |
| lt_x_63        | DW_cmp         | width=5    | lt_299_I7 (cbfp1.sv:299)   |
| lt_x_64        | DW_cmp         | width=5    | lt_297_I8 (cbfp1.sv:297)   |
| lt_x_65        | DW_cmp         | width=5    | lt_299_I8 (cbfp1.sv:299)   |
| ash_96         | DW_leftsh      | A_width=25 | sla_314 (cbfp1.sv:314)     |
|                |                | SH_width=5 |                            |
| ash_97         | DW_leftsh      | A_width=25 | sla_315 (cbfp1.sv:315)     |
|                |                | SH_width=5 |                            |
| ashr_99        | DW_rightsh     | A_width=25 | sra_320 (cbfp1.sv:320)     |
|                |                | SH_width=5 |                            |
| ashr_100       | DW_rightsh     | A_width=25 | sra_321 (cbfp1.sv:321)     |
|                |                | SH_width=5 |                            |
| ash_103        | DW_leftsh      | A_width=25 | sla_314_G2 (cbfp1.sv:314)  |
|                |                | SH_width=5 |                            |
| ash_104        | DW_leftsh      | A_width=25 | sla_315_G2 (cbfp1.sv:315)  |
|                |                | SH_width=5 |                            |
| ashr_105       | DW_rightsh     | A_width=25 | sra_320_G2 (cbfp1.sv:320)  |
|                |                | SH_width=5 |                            |
| ashr_106       | DW_rightsh     | A_width=25 | sra_321_G2 (cbfp1.sv:321)  |
|                |                | SH_width=5 |                            |
| ash_109        | DW_leftsh      | A_width=25 | sla_314_G3 (cbfp1.sv:314)  |
|                |                | SH_width=5 |                            |
| ash_110        | DW_leftsh      | A_width=25 | sla_315_G3 (cbfp1.sv:315)  |
|                |                | SH_width=5 |                            |
| ashr_111       | DW_rightsh     | A_width=25 | sra_320_G3 (cbfp1.sv:320)  |
|                |                | SH_width=5 |                            |
| ashr_112       | DW_rightsh     | A_width=25 | sra_321_G3 (cbfp1.sv:321)  |
|                |                | SH_width=5 |                            |
| ash_115        | DW_leftsh      | A_width=25 | sla_314_G4 (cbfp1.sv:314)  |
|                |                | SH_width=5 |                            |
| ash_116        | DW_leftsh      | A_width=25 | sla_315_G4 (cbfp1.sv:315)  |
|                |                | SH_width=5 |                            |
| ashr_117       | DW_rightsh     | A_width=25 | sra_320_G4 (cbfp1.sv:320)  |
|                |                | SH_width=5 |                            |
| ashr_118       | DW_rightsh     | A_width=25 | sra_321_G4 (cbfp1.sv:321)  |
|                |                | SH_width=5 |                            |
| ash_121        | DW_leftsh      | A_width=25 | sla_314_G5 (cbfp1.sv:314)  |
|                |                | SH_width=5 |                            |
| ash_122        | DW_leftsh      | A_width=25 | sla_315_G5 (cbfp1.sv:315)  |
|                |                | SH_width=5 |                            |
| ashr_123       | DW_rightsh     | A_width=25 | sra_320_G5 (cbfp1.sv:320)  |
|                |                | SH_width=5 |                            |
| ashr_124       | DW_rightsh     | A_width=25 | sra_321_G5 (cbfp1.sv:321)  |
|                |                | SH_width=5 |                            |
| ash_127        | DW_leftsh      | A_width=25 | sla_314_G6 (cbfp1.sv:314)  |
|                |                | SH_width=5 |                            |
| ash_128        | DW_leftsh      | A_width=25 | sla_315_G6 (cbfp1.sv:315)  |
|                |                | SH_width=5 |                            |
| ashr_129       | DW_rightsh     | A_width=25 | sra_320_G6 (cbfp1.sv:320)  |
|                |                | SH_width=5 |                            |
| ashr_130       | DW_rightsh     | A_width=25 | sra_321_G6 (cbfp1.sv:321)  |
|                |                | SH_width=5 |                            |
| ash_133        | DW_leftsh      | A_width=25 | sla_314_G7 (cbfp1.sv:314)  |
|                |                | SH_width=5 |                            |
| ash_134        | DW_leftsh      | A_width=25 | sla_315_G7 (cbfp1.sv:315)  |
|                |                | SH_width=5 |                            |
| ashr_135       | DW_rightsh     | A_width=25 | sra_320_G7 (cbfp1.sv:320)  |
|                |                | SH_width=5 |                            |
| ashr_136       | DW_rightsh     | A_width=25 | sra_321_G7 (cbfp1.sv:321)  |
|                |                | SH_width=5 |                            |
| ash_139        | DW_leftsh      | A_width=25 | sla_314_G8 (cbfp1.sv:314)  |
|                |                | SH_width=5 |                            |
| ash_140        | DW_leftsh      | A_width=25 | sla_315_G8 (cbfp1.sv:315)  |
|                |                | SH_width=5 |                            |
| ashr_141       | DW_rightsh     | A_width=25 | sra_320_G8 (cbfp1.sv:320)  |
|                |                | SH_width=5 |                            |
| ashr_142       | DW_rightsh     | A_width=25 | sra_321_G8 (cbfp1.sv:321)  |
|                |                | SH_width=5 |                            |
| ash_145        | DW_leftsh      | A_width=25 | sla_337 (cbfp1.sv:337)     |
|                |                | SH_width=5 |                            |
| ash_146        | DW_leftsh      | A_width=25 | sla_338 (cbfp1.sv:338)     |
|                |                | SH_width=5 |                            |
| ashr_148       | DW_rightsh     | A_width=25 | sra_343 (cbfp1.sv:343)     |
|                |                | SH_width=5 |                            |
| ashr_149       | DW_rightsh     | A_width=25 | sra_344 (cbfp1.sv:344)     |
|                |                | SH_width=5 |                            |
| ash_152        | DW_leftsh      | A_width=25 | sla_337_G2 (cbfp1.sv:337)  |
|                |                | SH_width=5 |                            |
| ash_153        | DW_leftsh      | A_width=25 | sla_338_G2 (cbfp1.sv:338)  |
|                |                | SH_width=5 |                            |
| ashr_154       | DW_rightsh     | A_width=25 | sra_343_G2 (cbfp1.sv:343)  |
|                |                | SH_width=5 |                            |
| ashr_155       | DW_rightsh     | A_width=25 | sra_344_G2 (cbfp1.sv:344)  |
|                |                | SH_width=5 |                            |
| ash_158        | DW_leftsh      | A_width=25 | sla_337_G3 (cbfp1.sv:337)  |
|                |                | SH_width=5 |                            |
| ash_159        | DW_leftsh      | A_width=25 | sla_338_G3 (cbfp1.sv:338)  |
|                |                | SH_width=5 |                            |
| ashr_160       | DW_rightsh     | A_width=25 | sra_343_G3 (cbfp1.sv:343)  |
|                |                | SH_width=5 |                            |
| ashr_161       | DW_rightsh     | A_width=25 | sra_344_G3 (cbfp1.sv:344)  |
|                |                | SH_width=5 |                            |
| ash_164        | DW_leftsh      | A_width=25 | sla_337_G4 (cbfp1.sv:337)  |
|                |                | SH_width=5 |                            |
| ash_165        | DW_leftsh      | A_width=25 | sla_338_G4 (cbfp1.sv:338)  |
|                |                | SH_width=5 |                            |
| ashr_166       | DW_rightsh     | A_width=25 | sra_343_G4 (cbfp1.sv:343)  |
|                |                | SH_width=5 |                            |
| ashr_167       | DW_rightsh     | A_width=25 | sra_344_G4 (cbfp1.sv:344)  |
|                |                | SH_width=5 |                            |
| ash_170        | DW_leftsh      | A_width=25 | sla_337_G5 (cbfp1.sv:337)  |
|                |                | SH_width=5 |                            |
| ash_171        | DW_leftsh      | A_width=25 | sla_338_G5 (cbfp1.sv:338)  |
|                |                | SH_width=5 |                            |
| ashr_172       | DW_rightsh     | A_width=25 | sra_343_G5 (cbfp1.sv:343)  |
|                |                | SH_width=5 |                            |
| ashr_173       | DW_rightsh     | A_width=25 | sra_344_G5 (cbfp1.sv:344)  |
|                |                | SH_width=5 |                            |
| ash_176        | DW_leftsh      | A_width=25 | sla_337_G6 (cbfp1.sv:337)  |
|                |                | SH_width=5 |                            |
| ash_177        | DW_leftsh      | A_width=25 | sla_338_G6 (cbfp1.sv:338)  |
|                |                | SH_width=5 |                            |
| ashr_178       | DW_rightsh     | A_width=25 | sra_343_G6 (cbfp1.sv:343)  |
|                |                | SH_width=5 |                            |
| ashr_179       | DW_rightsh     | A_width=25 | sra_344_G6 (cbfp1.sv:344)  |
|                |                | SH_width=5 |                            |
| ash_182        | DW_leftsh      | A_width=25 | sla_337_G7 (cbfp1.sv:337)  |
|                |                | SH_width=5 |                            |
| ash_183        | DW_leftsh      | A_width=25 | sla_338_G7 (cbfp1.sv:338)  |
|                |                | SH_width=5 |                            |
| ashr_184       | DW_rightsh     | A_width=25 | sra_343_G7 (cbfp1.sv:343)  |
|                |                | SH_width=5 |                            |
| ashr_185       | DW_rightsh     | A_width=25 | sra_344_G7 (cbfp1.sv:344)  |
|                |                | SH_width=5 |                            |
| ash_188        | DW_leftsh      | A_width=25 | sla_337_G8 (cbfp1.sv:337)  |
|                |                | SH_width=5 |                            |
| ash_189        | DW_leftsh      | A_width=25 | sla_338_G8 (cbfp1.sv:338)  |
|                |                | SH_width=5 |                            |
| ashr_190       | DW_rightsh     | A_width=25 | sra_343_G8 (cbfp1.sv:343)  |
|                |                | SH_width=5 |                            |
| ashr_191       | DW_rightsh     | A_width=25 | sra_344_G8 (cbfp1.sv:344)  |
|                |                | SH_width=5 |                            |
| add_x_194      | DW01_inc       | width=5    | add_379 (cbfp1.sv:379)     |
| gt_x_197       | DW_cmp         | width=5    | gt_313 (cbfp1.sv:313)      |
|                |                |            | gt_313_G2 (cbfp1.sv:313)   |
|                |                |            | gt_313_G3 (cbfp1.sv:313)   |
|                |                |            | gt_313_G4 (cbfp1.sv:313)   |
|                |                |            | gt_313_G5 (cbfp1.sv:313)   |
|                |                |            | gt_313_G6 (cbfp1.sv:313)   |
|                |                |            | gt_313_G7 (cbfp1.sv:313)   |
|                |                |            | gt_313_G8 (cbfp1.sv:313)   |
| gt_x_198       | DW_cmp         | width=5    | gt_336 (cbfp1.sv:336)      |
|                |                |            | gt_336_G2 (cbfp1.sv:336)   |
|                |                |            | gt_336_G3 (cbfp1.sv:336)   |
|                |                |            | gt_336_G4 (cbfp1.sv:336)   |
|                |                |            | gt_336_G5 (cbfp1.sv:336)   |
|                |                |            | gt_336_G6 (cbfp1.sv:336)   |
|                |                |            | gt_336_G7 (cbfp1.sv:336)   |
|                |                |            | gt_336_G8 (cbfp1.sv:336)   |
| sub_x_98       | DW01_sub       | width=5    | sub_320 (cbfp1.sv:320)     |
|                |                |            | sub_320_G2 (cbfp1.sv:320)  |
|                |                |            | sub_320_G3 (cbfp1.sv:320)  |
|                |                |            | sub_320_G4 (cbfp1.sv:320)  |
|                |                |            | sub_320_G5 (cbfp1.sv:320)  |
|                |                |            | sub_320_G6 (cbfp1.sv:320)  |
|                |                |            | sub_320_G7 (cbfp1.sv:320)  |
|                |                |            | sub_320_G8 (cbfp1.sv:320)  |
|                |                |            | sub_321 (cbfp1.sv:321)     |
|                |                |            | sub_321_G2 (cbfp1.sv:321)  |
|                |                |            | sub_321_G3 (cbfp1.sv:321)  |
|                |                |            | sub_321_G4 (cbfp1.sv:321)  |
|                |                |            | sub_321_G5 (cbfp1.sv:321)  |
|                |                |            | sub_321_G6 (cbfp1.sv:321)  |
|                |                |            | sub_321_G7 (cbfp1.sv:321)  |
|                |                |            | sub_321_G8 (cbfp1.sv:321)  |
| sub_x_147      | DW01_sub       | width=5    | sub_343 (cbfp1.sv:343)     |
|                |                |            | sub_343_G2 (cbfp1.sv:343)  |
|                |                |            | sub_343_G3 (cbfp1.sv:343)  |
|                |                |            | sub_343_G4 (cbfp1.sv:343)  |
|                |                |            | sub_343_G5 (cbfp1.sv:343)  |
|                |                |            | sub_343_G6 (cbfp1.sv:343)  |
|                |                |            | sub_343_G7 (cbfp1.sv:343)  |
|                |                |            | sub_343_G8 (cbfp1.sv:343)  |
|                |                |            | sub_344 (cbfp1.sv:344)     |
|                |                |            | sub_344_G2 (cbfp1.sv:344)  |
|                |                |            | sub_344_G3 (cbfp1.sv:344)  |
|                |                |            | sub_344_G4 (cbfp1.sv:344)  |
|                |                |            | sub_344_G5 (cbfp1.sv:344)  |
|                |                |            | sub_344_G6 (cbfp1.sv:344)  |
|                |                |            | sub_344_G7 (cbfp1.sv:344)  |
|                |                |            | sub_344_G8 (cbfp1.sv:344)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| lt_x_36            | DW_cmp           | apparch (area)     |                |
| lt_x_37            | DW_cmp           | apparch (area)     |                |
| lt_x_38            | DW_cmp           | apparch (area)     |                |
| lt_x_39            | DW_cmp           | apparch (area)     |                |
| lt_x_40            | DW_cmp           | apparch (area)     |                |
| lt_x_41            | DW_cmp           | apparch (area)     |                |
| lt_x_42            | DW_cmp           | apparch (area)     |                |
| lt_x_43            | DW_cmp           | apparch (area)     |                |
| lt_x_44            | DW_cmp           | apparch (area)     |                |
| lt_x_45            | DW_cmp           | apparch (area)     |                |
| lt_x_46            | DW_cmp           | apparch (area)     |                |
| lt_x_47            | DW_cmp           | apparch (area)     |                |
| lt_x_48            | DW_cmp           | apparch (area)     |                |
| lt_x_49            | DW_cmp           | apparch (area)     |                |
| lt_x_50            | DW_cmp           | apparch (area)     |                |
| lt_x_51            | DW_cmp           | apparch (area)     |                |
| lt_x_52            | DW_cmp           | apparch (area)     |                |
| lt_x_53            | DW_cmp           | apparch (area)     |                |
| lt_x_54            | DW_cmp           | apparch (area)     |                |
| lt_x_55            | DW_cmp           | apparch (area)     |                |
| lt_x_56            | DW_cmp           | apparch (area)     |                |
| lt_x_57            | DW_cmp           | apparch (area)     |                |
| lt_x_58            | DW_cmp           | apparch (area)     |                |
| lt_x_59            | DW_cmp           | apparch (area)     |                |
| lt_x_60            | DW_cmp           | apparch (area)     |                |
| lt_x_61            | DW_cmp           | apparch (area)     |                |
| lt_x_62            | DW_cmp           | apparch (area)     |                |
| lt_x_63            | DW_cmp           | apparch (area)     |                |
| lt_x_64            | DW_cmp           | apparch (area)     |                |
| lt_x_65            | DW_cmp           | apparch (area)     |                |
| ash_96             | DW_leftsh        | astr (area)        |                |
| ash_97             | DW_leftsh        | astr (area)        |                |
| ashr_99            | DW_rightsh       | astr (area)        |                |
| ashr_100           | DW_rightsh       | astr (area)        |                |
| ash_103            | DW_leftsh        | astr (area)        |                |
| ash_104            | DW_leftsh        | astr (area)        |                |
| ashr_105           | DW_rightsh       | astr (area)        |                |
| ashr_106           | DW_rightsh       | astr (area)        |                |
| ash_109            | DW_leftsh        | astr (area)        |                |
| ash_110            | DW_leftsh        | astr (area)        |                |
| ashr_111           | DW_rightsh       | astr (area)        |                |
| ashr_112           | DW_rightsh       | astr (area)        |                |
| ash_115            | DW_leftsh        | astr (area)        |                |
| ash_116            | DW_leftsh        | astr (area)        |                |
| ashr_117           | DW_rightsh       | astr (area)        |                |
| ashr_118           | DW_rightsh       | astr (area)        |                |
| ash_121            | DW_leftsh        | astr (area)        |                |
| ash_122            | DW_leftsh        | astr (area)        |                |
| ashr_123           | DW_rightsh       | astr (area)        |                |
| ashr_124           | DW_rightsh       | astr (area)        |                |
| ash_127            | DW_leftsh        | astr (area)        |                |
| ash_128            | DW_leftsh        | astr (area)        |                |
| ashr_129           | DW_rightsh       | astr (area)        |                |
| ashr_130           | DW_rightsh       | astr (area)        |                |
| ash_133            | DW_leftsh        | astr (area)        |                |
| ash_134            | DW_leftsh        | astr (area)        |                |
| ashr_135           | DW_rightsh       | astr (area)        |                |
| ashr_136           | DW_rightsh       | astr (area)        |                |
| ash_139            | DW_leftsh        | astr (area)        |                |
| ash_140            | DW_leftsh        | astr (area)        |                |
| ashr_141           | DW_rightsh       | astr (area)        |                |
| ashr_142           | DW_rightsh       | astr (area)        |                |
| ash_145            | DW_leftsh        | astr (area)        |                |
| ash_146            | DW_leftsh        | astr (area)        |                |
| ashr_148           | DW_rightsh       | astr (area)        |                |
| ashr_149           | DW_rightsh       | astr (area)        |                |
| ash_152            | DW_leftsh        | astr (area)        |                |
| ash_153            | DW_leftsh        | astr (area)        |                |
| ashr_154           | DW_rightsh       | astr (area)        |                |
| ashr_155           | DW_rightsh       | astr (area)        |                |
| ash_158            | DW_leftsh        | astr (area)        |                |
| ash_159            | DW_leftsh        | astr (area)        |                |
| ashr_160           | DW_rightsh       | astr (area)        |                |
| ashr_161           | DW_rightsh       | astr (area)        |                |
| ash_164            | DW_leftsh        | astr (area)        |                |
| ash_165            | DW_leftsh        | astr (area)        |                |
| ashr_166           | DW_rightsh       | astr (area)        |                |
| ashr_167           | DW_rightsh       | astr (area)        |                |
| ash_170            | DW_leftsh        | astr (area)        |                |
| ash_171            | DW_leftsh        | astr (area)        |                |
| ashr_172           | DW_rightsh       | astr (area)        |                |
| ashr_173           | DW_rightsh       | astr (area)        |                |
| ash_176            | DW_leftsh        | astr (area)        |                |
| ash_177            | DW_leftsh        | astr (area)        |                |
| ashr_178           | DW_rightsh       | astr (area)        |                |
| ashr_179           | DW_rightsh       | astr (area)        |                |
| ash_182            | DW_leftsh        | astr (area)        |                |
| ash_183            | DW_leftsh        | astr (area)        |                |
| ashr_184           | DW_rightsh       | astr (area)        |                |
| ashr_185           | DW_rightsh       | astr (area)        |                |
| ash_188            | DW_leftsh        | astr (area)        |                |
| ash_189            | DW_leftsh        | astr (area)        |                |
| ashr_190           | DW_rightsh       | astr (area)        |                |
| ashr_191           | DW_rightsh       | astr (area)        |                |
| add_x_194          | DW01_inc         | apparch (area)     |                |
| gt_x_197           | DW_cmp           | apparch (area)     |                |
| gt_x_198           | DW_cmp           | apparch (area)     |                |
| sub_x_98           | DW01_sub         | apparch (area)     |                |
| sub_x_147          | DW01_sub         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : complex_multiplier_12_NUM_PARALLEL_PATHS16_DATA_IN_WIDTH16_TW_WIDTH9
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft_v3/complex_multiplier_12.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| mult_x_1       | DW_mult_tc     | a_width=16 | mult_42 (complex_multiplier_12.sv:42) |
      |                | b_width=9  |                            |
| mult_x_2       | DW_mult_tc     | a_width=16 | mult_43 (complex_multiplier_12.sv:43) |
      |                | b_width=9  |                            |
| mult_x_3       | DW_mult_tc     | a_width=16 | mult_44 (complex_multiplier_12.sv:44) |
      |                | b_width=9  |                            |
| mult_x_4       | DW_mult_tc     | a_width=16 | mult_45 (complex_multiplier_12.sv:45) |
      |                | b_width=9  |                            |
| add_x_6        | DW01_add       | width=25   | add_51 (complex_multiplier_12.sv:51) |
| mult_x_7       | DW_mult_tc     | a_width=16 | mult_42_G2 (complex_multiplier_12.sv:42) |
   |                | b_width=9  |                            |
| mult_x_8       | DW_mult_tc     | a_width=16 | mult_43_G2 (complex_multiplier_12.sv:43) |
   |                | b_width=9  |                            |
| mult_x_9       | DW_mult_tc     | a_width=16 | mult_44_G2 (complex_multiplier_12.sv:44) |
   |                | b_width=9  |                            |
| mult_x_10      | DW_mult_tc     | a_width=16 | mult_45_G2 (complex_multiplier_12.sv:45) |
   |                | b_width=9  |                            |
| sub_x_11       | DW01_sub       | width=25   | sub_50_G2 (complex_multiplier_12.sv:50) |
| add_x_12       | DW01_add       | width=25   | add_51_G2 (complex_multiplier_12.sv:51) |
| mult_x_13      | DW_mult_tc     | a_width=16 | mult_42_G3 (complex_multiplier_12.sv:42) |
   |                | b_width=9  |                            |
| mult_x_14      | DW_mult_tc     | a_width=16 | mult_43_G3 (complex_multiplier_12.sv:43) |
   |                | b_width=9  |                            |
| mult_x_15      | DW_mult_tc     | a_width=16 | mult_44_G3 (complex_multiplier_12.sv:44) |
   |                | b_width=9  |                            |
| mult_x_16      | DW_mult_tc     | a_width=16 | mult_45_G3 (complex_multiplier_12.sv:45) |
   |                | b_width=9  |                            |
| sub_x_17       | DW01_sub       | width=25   | sub_50_G3 (complex_multiplier_12.sv:50) |
| add_x_18       | DW01_add       | width=25   | add_51_G3 (complex_multiplier_12.sv:51) |
| mult_x_19      | DW_mult_tc     | a_width=16 | mult_42_G4 (complex_multiplier_12.sv:42) |
   |                | b_width=9  |                            |
| mult_x_20      | DW_mult_tc     | a_width=16 | mult_43_G4 (complex_multiplier_12.sv:43) |
   |                | b_width=9  |                            |
| mult_x_21      | DW_mult_tc     | a_width=16 | mult_44_G4 (complex_multiplier_12.sv:44) |
   |                | b_width=9  |                            |
| mult_x_22      | DW_mult_tc     | a_width=16 | mult_45_G4 (complex_multiplier_12.sv:45) |
   |                | b_width=9  |                            |
| sub_x_23       | DW01_sub       | width=25   | sub_50_G4 (complex_multiplier_12.sv:50) |
| add_x_24       | DW01_add       | width=25   | add_51_G4 (complex_multiplier_12.sv:51) |
| mult_x_25      | DW_mult_tc     | a_width=16 | mult_42_G5 (complex_multiplier_12.sv:42) |
   |                | b_width=9  |                            |
| mult_x_26      | DW_mult_tc     | a_width=16 | mult_43_G5 (complex_multiplier_12.sv:43) |
   |                | b_width=9  |                            |
| mult_x_27      | DW_mult_tc     | a_width=16 | mult_44_G5 (complex_multiplier_12.sv:44) |
   |                | b_width=9  |                            |
| mult_x_28      | DW_mult_tc     | a_width=16 | mult_45_G5 (complex_multiplier_12.sv:45) |
   |                | b_width=9  |                            |
| sub_x_29       | DW01_sub       | width=25   | sub_50_G5 (complex_multiplier_12.sv:50) |
| add_x_30       | DW01_add       | width=25   | add_51_G5 (complex_multiplier_12.sv:51) |
| mult_x_31      | DW_mult_tc     | a_width=16 | mult_42_G6 (complex_multiplier_12.sv:42) |
   |                | b_width=9  |                            |
| mult_x_32      | DW_mult_tc     | a_width=16 | mult_43_G6 (complex_multiplier_12.sv:43) |
   |                | b_width=9  |                            |
| mult_x_33      | DW_mult_tc     | a_width=16 | mult_44_G6 (complex_multiplier_12.sv:44) |
   |                | b_width=9  |                            |
| mult_x_34      | DW_mult_tc     | a_width=16 | mult_45_G6 (complex_multiplier_12.sv:45) |
   |                | b_width=9  |                            |
| sub_x_35       | DW01_sub       | width=25   | sub_50_G6 (complex_multiplier_12.sv:50) |
| add_x_36       | DW01_add       | width=25   | add_51_G6 (complex_multiplier_12.sv:51) |
| mult_x_37      | DW_mult_tc     | a_width=16 | mult_42_G7 (complex_multiplier_12.sv:42) |
   |                | b_width=9  |                            |
| mult_x_38      | DW_mult_tc     | a_width=16 | mult_43_G7 (complex_multiplier_12.sv:43) |
   |                | b_width=9  |                            |
| mult_x_39      | DW_mult_tc     | a_width=16 | mult_44_G7 (complex_multiplier_12.sv:44) |
   |                | b_width=9  |                            |
| mult_x_40      | DW_mult_tc     | a_width=16 | mult_45_G7 (complex_multiplier_12.sv:45) |
   |                | b_width=9  |                            |
| sub_x_41       | DW01_sub       | width=25   | sub_50_G7 (complex_multiplier_12.sv:50) |
| add_x_42       | DW01_add       | width=25   | add_51_G7 (complex_multiplier_12.sv:51) |
| mult_x_43      | DW_mult_tc     | a_width=16 | mult_42_G8 (complex_multiplier_12.sv:42) |
   |                | b_width=9  |                            |
| mult_x_44      | DW_mult_tc     | a_width=16 | mult_43_G8 (complex_multiplier_12.sv:43) |
   |                | b_width=9  |                            |
| mult_x_45      | DW_mult_tc     | a_width=16 | mult_44_G8 (complex_multiplier_12.sv:44) |
   |                | b_width=9  |                            |
| mult_x_46      | DW_mult_tc     | a_width=16 | mult_45_G8 (complex_multiplier_12.sv:45) |
   |                | b_width=9  |                            |
| sub_x_47       | DW01_sub       | width=25   | sub_50_G8 (complex_multiplier_12.sv:50) |
| add_x_48       | DW01_add       | width=25   | add_51_G8 (complex_multiplier_12.sv:51) |
| mult_x_49      | DW_mult_tc     | a_width=16 | mult_42_G9 (complex_multiplier_12.sv:42) |
   |                | b_width=9  |                            |
| mult_x_50      | DW_mult_tc     | a_width=16 | mult_43_G9 (complex_multiplier_12.sv:43) |
   |                | b_width=9  |                            |
| mult_x_51      | DW_mult_tc     | a_width=16 | mult_44_G9 (complex_multiplier_12.sv:44) |
   |                | b_width=9  |                            |
| mult_x_52      | DW_mult_tc     | a_width=16 | mult_45_G9 (complex_multiplier_12.sv:45) |
   |                | b_width=9  |                            |
| add_x_54       | DW01_add       | width=25   | add_51_G9 (complex_multiplier_12.sv:51) |
| mult_x_55      | DW_mult_tc     | a_width=16 | mult_42_G10 (complex_multiplier_12.sv:42) |
  |                | b_width=9  |                            |
| mult_x_56      | DW_mult_tc     | a_width=16 | mult_43_G10 (complex_multiplier_12.sv:43) |
  |                | b_width=9  |                            |
| mult_x_57      | DW_mult_tc     | a_width=16 | mult_44_G10 (complex_multiplier_12.sv:44) |
  |                | b_width=9  |                            |
| mult_x_58      | DW_mult_tc     | a_width=16 | mult_45_G10 (complex_multiplier_12.sv:45) |
  |                | b_width=9  |                            |
| sub_x_59       | DW01_sub       | width=25   | sub_50_G10 (complex_multiplier_12.sv:50) |
| add_x_60       | DW01_add       | width=25   | add_51_G10 (complex_multiplier_12.sv:51) |
| mult_x_61      | DW_mult_tc     | a_width=16 | mult_42_G11 (complex_multiplier_12.sv:42) |
  |                | b_width=9  |                            |
| mult_x_62      | DW_mult_tc     | a_width=16 | mult_43_G11 (complex_multiplier_12.sv:43) |
  |                | b_width=9  |                            |
| mult_x_63      | DW_mult_tc     | a_width=16 | mult_44_G11 (complex_multiplier_12.sv:44) |
  |                | b_width=9  |                            |
| mult_x_64      | DW_mult_tc     | a_width=16 | mult_45_G11 (complex_multiplier_12.sv:45) |
  |                | b_width=9  |                            |
| sub_x_65       | DW01_sub       | width=25   | sub_50_G11 (complex_multiplier_12.sv:50) |
| add_x_66       | DW01_add       | width=25   | add_51_G11 (complex_multiplier_12.sv:51) |
| mult_x_67      | DW_mult_tc     | a_width=16 | mult_42_G12 (complex_multiplier_12.sv:42) |
  |                | b_width=9  |                            |
| mult_x_68      | DW_mult_tc     | a_width=16 | mult_43_G12 (complex_multiplier_12.sv:43) |
  |                | b_width=9  |                            |
| mult_x_69      | DW_mult_tc     | a_width=16 | mult_44_G12 (complex_multiplier_12.sv:44) |
  |                | b_width=9  |                            |
| mult_x_70      | DW_mult_tc     | a_width=16 | mult_45_G12 (complex_multiplier_12.sv:45) |
  |                | b_width=9  |                            |
| sub_x_71       | DW01_sub       | width=25   | sub_50_G12 (complex_multiplier_12.sv:50) |
| add_x_72       | DW01_add       | width=25   | add_51_G12 (complex_multiplier_12.sv:51) |
| mult_x_73      | DW_mult_tc     | a_width=16 | mult_42_G13 (complex_multiplier_12.sv:42) |
  |                | b_width=9  |                            |
| mult_x_74      | DW_mult_tc     | a_width=16 | mult_43_G13 (complex_multiplier_12.sv:43) |
  |                | b_width=9  |                            |
| mult_x_75      | DW_mult_tc     | a_width=16 | mult_44_G13 (complex_multiplier_12.sv:44) |
  |                | b_width=9  |                            |
| mult_x_76      | DW_mult_tc     | a_width=16 | mult_45_G13 (complex_multiplier_12.sv:45) |
  |                | b_width=9  |                            |
| sub_x_77       | DW01_sub       | width=25   | sub_50_G13 (complex_multiplier_12.sv:50) |
| add_x_78       | DW01_add       | width=25   | add_51_G13 (complex_multiplier_12.sv:51) |
| mult_x_79      | DW_mult_tc     | a_width=16 | mult_42_G14 (complex_multiplier_12.sv:42) |
  |                | b_width=9  |                            |
| mult_x_80      | DW_mult_tc     | a_width=16 | mult_43_G14 (complex_multiplier_12.sv:43) |
  |                | b_width=9  |                            |
| mult_x_81      | DW_mult_tc     | a_width=16 | mult_44_G14 (complex_multiplier_12.sv:44) |
  |                | b_width=9  |                            |
| mult_x_82      | DW_mult_tc     | a_width=16 | mult_45_G14 (complex_multiplier_12.sv:45) |
  |                | b_width=9  |                            |
| sub_x_83       | DW01_sub       | width=25   | sub_50_G14 (complex_multiplier_12.sv:50) |
| add_x_84       | DW01_add       | width=25   | add_51_G14 (complex_multiplier_12.sv:51) |
| mult_x_85      | DW_mult_tc     | a_width=16 | mult_42_G15 (complex_multiplier_12.sv:42) |
  |                | b_width=9  |                            |
| mult_x_86      | DW_mult_tc     | a_width=16 | mult_43_G15 (complex_multiplier_12.sv:43) |
  |                | b_width=9  |                            |
| mult_x_87      | DW_mult_tc     | a_width=16 | mult_44_G15 (complex_multiplier_12.sv:44) |
  |                | b_width=9  |                            |
| mult_x_88      | DW_mult_tc     | a_width=16 | mult_45_G15 (complex_multiplier_12.sv:45) |
  |                | b_width=9  |                            |
| sub_x_89       | DW01_sub       | width=25   | sub_50_G15 (complex_multiplier_12.sv:50) |
| add_x_90       | DW01_add       | width=25   | add_51_G15 (complex_multiplier_12.sv:51) |
| mult_x_91      | DW_mult_tc     | a_width=16 | mult_42_G16 (complex_multiplier_12.sv:42) |
  |                | b_width=9  |                            |
| mult_x_92      | DW_mult_tc     | a_width=16 | mult_43_G16 (complex_multiplier_12.sv:43) |
  |                | b_width=9  |                            |
| mult_x_93      | DW_mult_tc     | a_width=16 | mult_44_G16 (complex_multiplier_12.sv:44) |
  |                | b_width=9  |                            |
| mult_x_94      | DW_mult_tc     | a_width=16 | mult_45_G16 (complex_multiplier_12.sv:45) |
  |                | b_width=9  |                            |
| sub_x_95       | DW01_sub       | width=25   | sub_50_G16 (complex_multiplier_12.sv:50) |
| add_x_96       | DW01_add       | width=25   | add_51_G16 (complex_multiplier_12.sv:51) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| mult_x_1           | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_4           | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| mult_x_7           | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_8           | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_9           | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_10          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| mult_x_13          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_14          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_15          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_16          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_17           | DW01_sub         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| mult_x_19          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_20          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_21          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_22          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| mult_x_25          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_26          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_27          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_28          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| mult_x_31          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_32          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_33          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_34          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_35           | DW01_sub         | apparch (area)     |                |
| add_x_36           | DW01_add         | apparch (area)     |                |
| mult_x_37          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_38          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_39          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_40          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_41           | DW01_sub         | apparch (area)     |                |
| add_x_42           | DW01_add         | apparch (area)     |                |
| mult_x_43          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_44          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_45          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_46          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_47           | DW01_sub         | apparch (area)     |                |
| add_x_48           | DW01_add         | apparch (area)     |                |
| mult_x_49          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_52          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| add_x_54           | DW01_add         | apparch (area)     |                |
| mult_x_55          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_56          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_57          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_58          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_59           | DW01_sub         | apparch (area)     |                |
| add_x_60           | DW01_add         | apparch (area)     |                |
| mult_x_61          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_62          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_63          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_64          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_65           | DW01_sub         | apparch (area)     |                |
| add_x_66           | DW01_add         | apparch (area)     |                |
| mult_x_67          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_68          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_69          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_70          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_71           | DW01_sub         | apparch (area)     |                |
| add_x_72           | DW01_add         | apparch (area)     |                |
| mult_x_73          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_74          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_75          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_76          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_77           | DW01_sub         | apparch (area)     |                |
| add_x_78           | DW01_add         | apparch (area)     |                |
| mult_x_79          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_80          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_81          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_82          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_83           | DW01_sub         | apparch (area)     |                |
| add_x_84           | DW01_add         | apparch (area)     |                |
| mult_x_85          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_86          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_87          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_88          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_89           | DW01_sub         | apparch (area)     |                |
| add_x_90           | DW01_add         | apparch (area)     |                |
| mult_x_91          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_92          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_93          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_94          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_95           | DW01_sub         | apparch (area)     |                |
| add_x_96           | DW01_add         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_64_WIDTH9_TW_TABLE_DEPTH64_TW_FF1_NUM_PARALLEL_PATHS16_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : delaybuffer_cbfp_DEPTH32_WIDTH16
****************************************

No implementations to report
 
****************************************
Design : butterfly_16bit
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft_v3/butterfly_16bit.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=16   | add_31_2 (butterfly_16bit.sv:31) |
| sub_x_2        | DW01_sub       | width=16   | sub_32 (butterfly_16bit.sv:32) |
| add_x_3        | DW01_add       | width=16   | add_33_2 (butterfly_16bit.sv:33) |
| sub_x_4        | DW01_sub       | width=16   | sub_34 (butterfly_16bit.sv:34) |
| add_x_5        | DW01_add       | width=16   | add_31_2_I2 (butterfly_16bit.sv:31) |
| sub_x_6        | DW01_sub       | width=16   | sub_32_I2 (butterfly_16bit.sv:32) |
| add_x_7        | DW01_add       | width=16   | add_33_2_I2 (butterfly_16bit.sv:33) |
| sub_x_8        | DW01_sub       | width=16   | sub_34_I2 (butterfly_16bit.sv:34) |
| add_x_9        | DW01_add       | width=16   | add_31_2_I3 (butterfly_16bit.sv:31) |
| sub_x_10       | DW01_sub       | width=16   | sub_32_I3 (butterfly_16bit.sv:32) |
| add_x_11       | DW01_add       | width=16   | add_33_2_I3 (butterfly_16bit.sv:33) |
| sub_x_12       | DW01_sub       | width=16   | sub_34_I3 (butterfly_16bit.sv:34) |
| add_x_13       | DW01_add       | width=16   | add_31_2_I4 (butterfly_16bit.sv:31) |
| sub_x_14       | DW01_sub       | width=16   | sub_32_I4 (butterfly_16bit.sv:32) |
| add_x_15       | DW01_add       | width=16   | add_33_2_I4 (butterfly_16bit.sv:33) |
| sub_x_16       | DW01_sub       | width=16   | sub_34_I4 (butterfly_16bit.sv:34) |
| add_x_17       | DW01_add       | width=16   | add_31_2_I5 (butterfly_16bit.sv:31) |
| sub_x_18       | DW01_sub       | width=16   | sub_32_I5 (butterfly_16bit.sv:32) |
| add_x_19       | DW01_add       | width=16   | add_33_2_I5 (butterfly_16bit.sv:33) |
| sub_x_20       | DW01_sub       | width=16   | sub_34_I5 (butterfly_16bit.sv:34) |
| add_x_21       | DW01_add       | width=16   | add_31_2_I6 (butterfly_16bit.sv:31) |
| sub_x_22       | DW01_sub       | width=16   | sub_32_I6 (butterfly_16bit.sv:32) |
| add_x_23       | DW01_add       | width=16   | add_33_2_I6 (butterfly_16bit.sv:33) |
| sub_x_24       | DW01_sub       | width=16   | sub_34_I6 (butterfly_16bit.sv:34) |
| add_x_25       | DW01_add       | width=16   | add_31_2_I7 (butterfly_16bit.sv:31) |
| sub_x_26       | DW01_sub       | width=16   | sub_32_I7 (butterfly_16bit.sv:32) |
| add_x_27       | DW01_add       | width=16   | add_33_2_I7 (butterfly_16bit.sv:33) |
| sub_x_28       | DW01_sub       | width=16   | sub_34_I7 (butterfly_16bit.sv:34) |
| add_x_29       | DW01_add       | width=16   | add_31_2_I8 (butterfly_16bit.sv:31) |
| sub_x_30       | DW01_sub       | width=16   | sub_32_I8 (butterfly_16bit.sv:32) |
| add_x_31       | DW01_add       | width=16   | add_33_2_I8 (butterfly_16bit.sv:33) |
| sub_x_32       | DW01_sub       | width=16   | sub_34_I8 (butterfly_16bit.sv:34) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | pparch (area,speed)                 |
| sub_x_2            | DW01_sub         | pparch (area,speed)                 |
| add_x_3            | DW01_add         | pparch (area,speed)                 |
| sub_x_4            | DW01_sub         | pparch (area,speed)                 |
| add_x_5            | DW01_add         | pparch (area,speed)                 |
| sub_x_6            | DW01_sub         | pparch (area,speed)                 |
| add_x_7            | DW01_add         | pparch (area,speed)                 |
| sub_x_8            | DW01_sub         | pparch (area,speed)                 |
| add_x_9            | DW01_add         | pparch (area,speed)                 |
| sub_x_10           | DW01_sub         | pparch (area,speed)                 |
| add_x_11           | DW01_add         | pparch (area,speed)                 |
| sub_x_12           | DW01_sub         | pparch (area,speed)                 |
| add_x_13           | DW01_add         | pparch (area,speed)                 |
| sub_x_14           | DW01_sub         | pparch (area,speed)                 |
| add_x_15           | DW01_add         | pparch (area,speed)                 |
| sub_x_16           | DW01_sub         | pparch (area,speed)                 |
| add_x_17           | DW01_add         | pparch (area,speed)                 |
| sub_x_18           | DW01_sub         | pparch (area,speed)                 |
| add_x_19           | DW01_add         | pparch (area,speed)                 |
| sub_x_20           | DW01_sub         | pparch (area,speed)                 |
| add_x_21           | DW01_add         | pparch (area,speed)                 |
| sub_x_22           | DW01_sub         | pparch (area,speed)                 |
| add_x_23           | DW01_add         | pparch (area,speed)                 |
| sub_x_24           | DW01_sub         | pparch (area,speed)                 |
| add_x_25           | DW01_add         | pparch (area,speed)                 |
| sub_x_26           | DW01_sub         | pparch (area,speed)                 |
| add_x_27           | DW01_add         | pparch (area,speed)                 |
| sub_x_28           | DW01_sub         | pparch (area,speed)                 |
| add_x_29           | DW01_add         | pparch (area,speed)                 |
| sub_x_30           | DW01_sub         | pparch (area,speed)                 |
| add_x_31           | DW01_add         | pparch (area,speed)                 |
| sub_x_32           | DW01_sub         | pparch (area,speed)                 |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delaybuffer_cbfp_DEPTH16_WIDTH12_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : delaybuffer_cbfp_DEPTH16_WIDTH12_1
****************************************

No implementations to report
 
****************************************
Design : butterfly_WIDTH12
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/butterfly.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_add       | width=13   | add_34 (butterfly.sv:34)   |
| add_x_4        | DW01_add       | width=13   | add_35 (butterfly.sv:35)   |
| sub_x_5        | DW01_sub       | width=12   | sub_36 (butterfly.sv:36)   |
| sub_x_6        | DW01_sub       | width=12   | sub_37 (butterfly.sv:37)   |
| add_x_11       | DW01_add       | width=13   | add_34_G2 (butterfly.sv:34) |
| add_x_12       | DW01_add       | width=13   | add_35_G2 (butterfly.sv:35) |
| sub_x_13       | DW01_sub       | width=12   | sub_36_G2 (butterfly.sv:36) |
| sub_x_14       | DW01_sub       | width=12   | sub_37_G2 (butterfly.sv:37) |
| add_x_19       | DW01_add       | width=13   | add_34_G3 (butterfly.sv:34) |
| add_x_20       | DW01_add       | width=13   | add_35_G3 (butterfly.sv:35) |
| sub_x_21       | DW01_sub       | width=12   | sub_36_G3 (butterfly.sv:36) |
| sub_x_22       | DW01_sub       | width=12   | sub_37_G3 (butterfly.sv:37) |
| add_x_27       | DW01_add       | width=13   | add_34_G4 (butterfly.sv:34) |
| add_x_28       | DW01_add       | width=13   | add_35_G4 (butterfly.sv:35) |
| sub_x_29       | DW01_sub       | width=12   | sub_36_G4 (butterfly.sv:36) |
| sub_x_30       | DW01_sub       | width=12   | sub_37_G4 (butterfly.sv:37) |
| add_x_35       | DW01_add       | width=13   | add_34_G5 (butterfly.sv:34) |
| add_x_36       | DW01_add       | width=13   | add_35_G5 (butterfly.sv:35) |
| sub_x_37       | DW01_sub       | width=12   | sub_36_G5 (butterfly.sv:36) |
| sub_x_38       | DW01_sub       | width=12   | sub_37_G5 (butterfly.sv:37) |
| add_x_43       | DW01_add       | width=13   | add_34_G6 (butterfly.sv:34) |
| add_x_44       | DW01_add       | width=13   | add_35_G6 (butterfly.sv:35) |
| sub_x_45       | DW01_sub       | width=12   | sub_36_G6 (butterfly.sv:36) |
| sub_x_46       | DW01_sub       | width=12   | sub_37_G6 (butterfly.sv:37) |
| add_x_51       | DW01_add       | width=13   | add_34_G7 (butterfly.sv:34) |
| add_x_52       | DW01_add       | width=13   | add_35_G7 (butterfly.sv:35) |
| sub_x_53       | DW01_sub       | width=12   | sub_36_G7 (butterfly.sv:36) |
| sub_x_54       | DW01_sub       | width=12   | sub_37_G7 (butterfly.sv:37) |
| add_x_59       | DW01_add       | width=13   | add_34_G8 (butterfly.sv:34) |
| add_x_60       | DW01_add       | width=13   | add_35_G8 (butterfly.sv:35) |
| sub_x_61       | DW01_sub       | width=12   | sub_36_G8 (butterfly.sv:36) |
| sub_x_62       | DW01_sub       | width=12   | sub_37_G8 (butterfly.sv:37) |
| add_x_67       | DW01_add       | width=13   | add_34_G9 (butterfly.sv:34) |
| add_x_68       | DW01_add       | width=13   | add_35_G9 (butterfly.sv:35) |
| sub_x_69       | DW01_sub       | width=12   | sub_36_G9 (butterfly.sv:36) |
| sub_x_70       | DW01_sub       | width=12   | sub_37_G9 (butterfly.sv:37) |
| add_x_75       | DW01_add       | width=13   | add_34_G10 (butterfly.sv:34) |
| add_x_76       | DW01_add       | width=13   | add_35_G10 (butterfly.sv:35) |
| sub_x_77       | DW01_sub       | width=12   | sub_36_G10 (butterfly.sv:36) |
| sub_x_78       | DW01_sub       | width=12   | sub_37_G10 (butterfly.sv:37) |
| add_x_83       | DW01_add       | width=13   | add_34_G11 (butterfly.sv:34) |
| add_x_84       | DW01_add       | width=13   | add_35_G11 (butterfly.sv:35) |
| sub_x_85       | DW01_sub       | width=12   | sub_36_G11 (butterfly.sv:36) |
| sub_x_86       | DW01_sub       | width=12   | sub_37_G11 (butterfly.sv:37) |
| add_x_91       | DW01_add       | width=13   | add_34_G12 (butterfly.sv:34) |
| add_x_92       | DW01_add       | width=13   | add_35_G12 (butterfly.sv:35) |
| sub_x_93       | DW01_sub       | width=12   | sub_36_G12 (butterfly.sv:36) |
| sub_x_94       | DW01_sub       | width=12   | sub_37_G12 (butterfly.sv:37) |
| add_x_99       | DW01_add       | width=13   | add_34_G13 (butterfly.sv:34) |
| add_x_100      | DW01_add       | width=13   | add_35_G13 (butterfly.sv:35) |
| sub_x_101      | DW01_sub       | width=12   | sub_36_G13 (butterfly.sv:36) |
| sub_x_102      | DW01_sub       | width=12   | sub_37_G13 (butterfly.sv:37) |
| add_x_107      | DW01_add       | width=13   | add_34_G14 (butterfly.sv:34) |
| add_x_108      | DW01_add       | width=13   | add_35_G14 (butterfly.sv:35) |
| sub_x_109      | DW01_sub       | width=12   | sub_36_G14 (butterfly.sv:36) |
| sub_x_110      | DW01_sub       | width=12   | sub_37_G14 (butterfly.sv:37) |
| add_x_115      | DW01_add       | width=13   | add_34_G15 (butterfly.sv:34) |
| add_x_116      | DW01_add       | width=13   | add_35_G15 (butterfly.sv:35) |
| sub_x_117      | DW01_sub       | width=12   | sub_36_G15 (butterfly.sv:36) |
| sub_x_118      | DW01_sub       | width=12   | sub_37_G15 (butterfly.sv:37) |
| add_x_123      | DW01_add       | width=13   | add_34_G16 (butterfly.sv:34) |
| add_x_124      | DW01_add       | width=13   | add_35_G16 (butterfly.sv:35) |
| sub_x_125      | DW01_sub       | width=12   | sub_36_G16 (butterfly.sv:36) |
| sub_x_126      | DW01_sub       | width=12   | sub_37_G16 (butterfly.sv:37) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_add         | apparch (area)     |                |
| sub_x_5            | DW01_sub         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| sub_x_13           | DW01_sub         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| add_x_35           | DW01_add         | apparch (area)     |                |
| add_x_36           | DW01_add         | apparch (area)     |                |
| sub_x_37           | DW01_sub         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| add_x_43           | DW01_add         | apparch (area)     |                |
| add_x_44           | DW01_add         | apparch (area)     |                |
| sub_x_45           | DW01_sub         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| add_x_52           | DW01_add         | apparch (area)     |                |
| sub_x_53           | DW01_sub         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| add_x_59           | DW01_add         | apparch (area)     |                |
| add_x_60           | DW01_add         | apparch (area)     |                |
| sub_x_61           | DW01_sub         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| add_x_67           | DW01_add         | pparch (area,speed)                 |
| add_x_68           | DW01_add         | pparch (area,speed)                 |
| sub_x_69           | DW01_sub         | apparch (area)     |                |
| sub_x_70           | DW01_sub         | apparch (area)     |                |
| add_x_75           | DW01_add         | pparch (area,speed)                 |
| add_x_76           | DW01_add         | pparch (area,speed)                 |
| sub_x_77           | DW01_sub         | apparch (area)     |                |
| sub_x_78           | DW01_sub         | apparch (area)     |                |
| add_x_83           | DW01_add         | pparch (area,speed)                 |
| add_x_84           | DW01_add         | pparch (area,speed)                 |
| sub_x_85           | DW01_sub         | apparch (area)     |                |
| sub_x_86           | DW01_sub         | apparch (area)     |                |
| add_x_91           | DW01_add         | pparch (area,speed)                 |
| add_x_92           | DW01_add         | pparch (area,speed)                 |
| sub_x_93           | DW01_sub         | apparch (area)     |                |
| sub_x_94           | DW01_sub         | apparch (area)     |                |
| add_x_99           | DW01_add         | pparch (area,speed)                 |
| add_x_100          | DW01_add         | pparch (area,speed)                 |
| sub_x_101          | DW01_sub         | apparch (area)     |                |
| sub_x_102          | DW01_sub         | apparch (area)     |                |
| add_x_107          | DW01_add         | pparch (area,speed)                 |
| add_x_108          | DW01_add         | pparch (area,speed)                 |
| sub_x_109          | DW01_sub         | apparch (area)     |                |
| sub_x_110          | DW01_sub         | apparch (area)     |                |
| add_x_115          | DW01_add         | pparch (area,speed)                 |
| add_x_116          | DW01_add         | pparch (area,speed)                 |
| sub_x_117          | DW01_sub         | apparch (area)     |                |
| sub_x_118          | DW01_sub         | apparch (area)     |                |
| add_x_123          | DW01_add         | pparch (area,speed)                 |
| add_x_124          | DW01_add         | pparch (area,speed)                 |
| sub_x_125          | DW01_sub         | apparch (area)     |                |
| sub_x_126          | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_reg_WIDTH12_DELAY_LENGTH2_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_reg_WIDTH12_DELAY_LENGTH2_1
****************************************

No implementations to report
 
****************************************
Design : saturation_LENGTH11_NUM_PARALLEL_PATHS16_0
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/saturation.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gte_x_1        | DW_cmp         | width=12   | gte_25 (saturation.sv:25)  |
| lte_x_2        | DW_cmp         | width=12   | lte_27 (saturation.sv:27)  |
| gte_x_4        | DW_cmp         | width=12   | gte_36 (saturation.sv:36)  |
| lte_x_5        | DW_cmp         | width=12   | lte_38 (saturation.sv:38)  |
| gte_x_7        | DW_cmp         | width=12   | gte_25_G2 (saturation.sv:25) |
| lte_x_8        | DW_cmp         | width=12   | lte_27_G2 (saturation.sv:27) |
| gte_x_10       | DW_cmp         | width=12   | gte_36_G2 (saturation.sv:36) |
| lte_x_11       | DW_cmp         | width=12   | lte_38_G2 (saturation.sv:38) |
| gte_x_13       | DW_cmp         | width=12   | gte_25_G3 (saturation.sv:25) |
| lte_x_14       | DW_cmp         | width=12   | lte_27_G3 (saturation.sv:27) |
| gte_x_16       | DW_cmp         | width=12   | gte_36_G3 (saturation.sv:36) |
| lte_x_17       | DW_cmp         | width=12   | lte_38_G3 (saturation.sv:38) |
| gte_x_19       | DW_cmp         | width=12   | gte_25_G4 (saturation.sv:25) |
| lte_x_20       | DW_cmp         | width=12   | lte_27_G4 (saturation.sv:27) |
| gte_x_22       | DW_cmp         | width=12   | gte_36_G4 (saturation.sv:36) |
| lte_x_23       | DW_cmp         | width=12   | lte_38_G4 (saturation.sv:38) |
| gte_x_25       | DW_cmp         | width=12   | gte_25_G5 (saturation.sv:25) |
| lte_x_26       | DW_cmp         | width=12   | lte_27_G5 (saturation.sv:27) |
| gte_x_28       | DW_cmp         | width=12   | gte_36_G5 (saturation.sv:36) |
| lte_x_29       | DW_cmp         | width=12   | lte_38_G5 (saturation.sv:38) |
| gte_x_31       | DW_cmp         | width=12   | gte_25_G6 (saturation.sv:25) |
| lte_x_32       | DW_cmp         | width=12   | lte_27_G6 (saturation.sv:27) |
| gte_x_34       | DW_cmp         | width=12   | gte_36_G6 (saturation.sv:36) |
| lte_x_35       | DW_cmp         | width=12   | lte_38_G6 (saturation.sv:38) |
| gte_x_37       | DW_cmp         | width=12   | gte_25_G7 (saturation.sv:25) |
| lte_x_38       | DW_cmp         | width=12   | lte_27_G7 (saturation.sv:27) |
| gte_x_40       | DW_cmp         | width=12   | gte_36_G7 (saturation.sv:36) |
| lte_x_41       | DW_cmp         | width=12   | lte_38_G7 (saturation.sv:38) |
| gte_x_43       | DW_cmp         | width=12   | gte_25_G8 (saturation.sv:25) |
| lte_x_44       | DW_cmp         | width=12   | lte_27_G8 (saturation.sv:27) |
| gte_x_46       | DW_cmp         | width=12   | gte_36_G8 (saturation.sv:36) |
| lte_x_47       | DW_cmp         | width=12   | lte_38_G8 (saturation.sv:38) |
| gte_x_49       | DW_cmp         | width=12   | gte_25_G9 (saturation.sv:25) |
| lte_x_50       | DW_cmp         | width=12   | lte_27_G9 (saturation.sv:27) |
| gte_x_52       | DW_cmp         | width=12   | gte_36_G9 (saturation.sv:36) |
| lte_x_53       | DW_cmp         | width=12   | lte_38_G9 (saturation.sv:38) |
| gte_x_55       | DW_cmp         | width=12   | gte_25_G10 (saturation.sv:25) |
| lte_x_56       | DW_cmp         | width=12   | lte_27_G10 (saturation.sv:27) |
| gte_x_58       | DW_cmp         | width=12   | gte_36_G10 (saturation.sv:36) |
| lte_x_59       | DW_cmp         | width=12   | lte_38_G10 (saturation.sv:38) |
| gte_x_61       | DW_cmp         | width=12   | gte_25_G11 (saturation.sv:25) |
| lte_x_62       | DW_cmp         | width=12   | lte_27_G11 (saturation.sv:27) |
| gte_x_64       | DW_cmp         | width=12   | gte_36_G11 (saturation.sv:36) |
| lte_x_65       | DW_cmp         | width=12   | lte_38_G11 (saturation.sv:38) |
| gte_x_67       | DW_cmp         | width=12   | gte_25_G12 (saturation.sv:25) |
| lte_x_68       | DW_cmp         | width=12   | lte_27_G12 (saturation.sv:27) |
| gte_x_70       | DW_cmp         | width=12   | gte_36_G12 (saturation.sv:36) |
| lte_x_71       | DW_cmp         | width=12   | lte_38_G12 (saturation.sv:38) |
| gte_x_73       | DW_cmp         | width=12   | gte_25_G13 (saturation.sv:25) |
| lte_x_74       | DW_cmp         | width=12   | lte_27_G13 (saturation.sv:27) |
| gte_x_76       | DW_cmp         | width=12   | gte_36_G13 (saturation.sv:36) |
| lte_x_77       | DW_cmp         | width=12   | lte_38_G13 (saturation.sv:38) |
| gte_x_79       | DW_cmp         | width=12   | gte_25_G14 (saturation.sv:25) |
| lte_x_80       | DW_cmp         | width=12   | lte_27_G14 (saturation.sv:27) |
| gte_x_82       | DW_cmp         | width=12   | gte_36_G14 (saturation.sv:36) |
| lte_x_83       | DW_cmp         | width=12   | lte_38_G14 (saturation.sv:38) |
| gte_x_85       | DW_cmp         | width=12   | gte_25_G15 (saturation.sv:25) |
| lte_x_86       | DW_cmp         | width=12   | lte_27_G15 (saturation.sv:27) |
| gte_x_88       | DW_cmp         | width=12   | gte_36_G15 (saturation.sv:36) |
| lte_x_89       | DW_cmp         | width=12   | lte_38_G15 (saturation.sv:38) |
| gte_x_91       | DW_cmp         | width=12   | gte_25_G16 (saturation.sv:25) |
| lte_x_92       | DW_cmp         | width=12   | lte_27_G16 (saturation.sv:27) |
| gte_x_94       | DW_cmp         | width=12   | gte_36_G16 (saturation.sv:36) |
| lte_x_95       | DW_cmp         | width=12   | lte_38_G16 (saturation.sv:38) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gte_x_1            | DW_cmp           | apparch (area)     |                |
| lte_x_2            | DW_cmp           | apparch (area)     |                |
| gte_x_4            | DW_cmp           | apparch (area)     |                |
| lte_x_5            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| lte_x_8            | DW_cmp           | apparch (area)     |                |
| gte_x_10           | DW_cmp           | apparch (area)     |                |
| lte_x_11           | DW_cmp           | apparch (area)     |                |
| gte_x_13           | DW_cmp           | apparch (area)     |                |
| lte_x_14           | DW_cmp           | apparch (area)     |                |
| gte_x_16           | DW_cmp           | apparch (area)     |                |
| lte_x_17           | DW_cmp           | apparch (area)     |                |
| gte_x_19           | DW_cmp           | apparch (area)     |                |
| lte_x_20           | DW_cmp           | apparch (area)     |                |
| gte_x_22           | DW_cmp           | apparch (area)     |                |
| lte_x_23           | DW_cmp           | apparch (area)     |                |
| gte_x_25           | DW_cmp           | apparch (area)     |                |
| lte_x_26           | DW_cmp           | apparch (area)     |                |
| gte_x_28           | DW_cmp           | apparch (area)     |                |
| lte_x_29           | DW_cmp           | apparch (area)     |                |
| gte_x_31           | DW_cmp           | apparch (area)     |                |
| lte_x_32           | DW_cmp           | apparch (area)     |                |
| gte_x_34           | DW_cmp           | apparch (area)     |                |
| lte_x_35           | DW_cmp           | apparch (area)     |                |
| gte_x_37           | DW_cmp           | apparch (area)     |                |
| lte_x_38           | DW_cmp           | apparch (area)     |                |
| gte_x_40           | DW_cmp           | apparch (area)     |                |
| lte_x_41           | DW_cmp           | apparch (area)     |                |
| gte_x_43           | DW_cmp           | apparch (area)     |                |
| lte_x_44           | DW_cmp           | apparch (area)     |                |
| gte_x_46           | DW_cmp           | apparch (area)     |                |
| lte_x_47           | DW_cmp           | apparch (area)     |                |
| gte_x_49           | DW_cmp           | apparch (area)     |                |
| lte_x_50           | DW_cmp           | apparch (area)     |                |
| gte_x_52           | DW_cmp           | apparch (area)     |                |
| lte_x_53           | DW_cmp           | apparch (area)     |                |
| gte_x_55           | DW_cmp           | apparch (area)     |                |
| lte_x_56           | DW_cmp           | apparch (area)     |                |
| gte_x_58           | DW_cmp           | apparch (area)     |                |
| lte_x_59           | DW_cmp           | apparch (area)     |                |
| gte_x_61           | DW_cmp           | apparch (area)     |                |
| lte_x_62           | DW_cmp           | apparch (area)     |                |
| gte_x_64           | DW_cmp           | apparch (area)     |                |
| lte_x_65           | DW_cmp           | apparch (area)     |                |
| gte_x_67           | DW_cmp           | apparch (area)     |                |
| lte_x_68           | DW_cmp           | apparch (area)     |                |
| gte_x_70           | DW_cmp           | apparch (area)     |                |
| lte_x_71           | DW_cmp           | apparch (area)     |                |
| gte_x_73           | DW_cmp           | apparch (area)     |                |
| lte_x_74           | DW_cmp           | apparch (area)     |                |
| gte_x_76           | DW_cmp           | apparch (area)     |                |
| lte_x_77           | DW_cmp           | apparch (area)     |                |
| gte_x_79           | DW_cmp           | apparch (area)     |                |
| lte_x_80           | DW_cmp           | apparch (area)     |                |
| gte_x_82           | DW_cmp           | apparch (area)     |                |
| lte_x_83           | DW_cmp           | apparch (area)     |                |
| gte_x_85           | DW_cmp           | apparch (area)     |                |
| lte_x_86           | DW_cmp           | apparch (area)     |                |
| gte_x_88           | DW_cmp           | apparch (area)     |                |
| lte_x_89           | DW_cmp           | apparch (area)     |                |
| gte_x_91           | DW_cmp           | apparch (area)     |                |
| lte_x_92           | DW_cmp           | apparch (area)     |                |
| gte_x_94           | DW_cmp           | apparch (area)     |                |
| lte_x_95           | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : saturation_LENGTH11_NUM_PARALLEL_PATHS16_1
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/saturation.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gte_x_1        | DW_cmp         | width=12   | gte_25 (saturation.sv:25)  |
| lte_x_2        | DW_cmp         | width=12   | lte_27 (saturation.sv:27)  |
| gte_x_4        | DW_cmp         | width=12   | gte_36 (saturation.sv:36)  |
| lte_x_5        | DW_cmp         | width=12   | lte_38 (saturation.sv:38)  |
| gte_x_7        | DW_cmp         | width=12   | gte_25_G2 (saturation.sv:25) |
| lte_x_8        | DW_cmp         | width=12   | lte_27_G2 (saturation.sv:27) |
| gte_x_10       | DW_cmp         | width=12   | gte_36_G2 (saturation.sv:36) |
| lte_x_11       | DW_cmp         | width=12   | lte_38_G2 (saturation.sv:38) |
| gte_x_13       | DW_cmp         | width=12   | gte_25_G3 (saturation.sv:25) |
| lte_x_14       | DW_cmp         | width=12   | lte_27_G3 (saturation.sv:27) |
| gte_x_16       | DW_cmp         | width=12   | gte_36_G3 (saturation.sv:36) |
| lte_x_17       | DW_cmp         | width=12   | lte_38_G3 (saturation.sv:38) |
| gte_x_19       | DW_cmp         | width=12   | gte_25_G4 (saturation.sv:25) |
| lte_x_20       | DW_cmp         | width=12   | lte_27_G4 (saturation.sv:27) |
| gte_x_22       | DW_cmp         | width=12   | gte_36_G4 (saturation.sv:36) |
| lte_x_23       | DW_cmp         | width=12   | lte_38_G4 (saturation.sv:38) |
| gte_x_25       | DW_cmp         | width=12   | gte_25_G5 (saturation.sv:25) |
| lte_x_26       | DW_cmp         | width=12   | lte_27_G5 (saturation.sv:27) |
| gte_x_28       | DW_cmp         | width=12   | gte_36_G5 (saturation.sv:36) |
| lte_x_29       | DW_cmp         | width=12   | lte_38_G5 (saturation.sv:38) |
| gte_x_31       | DW_cmp         | width=12   | gte_25_G6 (saturation.sv:25) |
| lte_x_32       | DW_cmp         | width=12   | lte_27_G6 (saturation.sv:27) |
| gte_x_34       | DW_cmp         | width=12   | gte_36_G6 (saturation.sv:36) |
| lte_x_35       | DW_cmp         | width=12   | lte_38_G6 (saturation.sv:38) |
| gte_x_37       | DW_cmp         | width=12   | gte_25_G7 (saturation.sv:25) |
| lte_x_38       | DW_cmp         | width=12   | lte_27_G7 (saturation.sv:27) |
| gte_x_40       | DW_cmp         | width=12   | gte_36_G7 (saturation.sv:36) |
| lte_x_41       | DW_cmp         | width=12   | lte_38_G7 (saturation.sv:38) |
| gte_x_43       | DW_cmp         | width=12   | gte_25_G8 (saturation.sv:25) |
| lte_x_44       | DW_cmp         | width=12   | lte_27_G8 (saturation.sv:27) |
| gte_x_46       | DW_cmp         | width=12   | gte_36_G8 (saturation.sv:36) |
| lte_x_47       | DW_cmp         | width=12   | lte_38_G8 (saturation.sv:38) |
| gte_x_49       | DW_cmp         | width=12   | gte_25_G9 (saturation.sv:25) |
| lte_x_50       | DW_cmp         | width=12   | lte_27_G9 (saturation.sv:27) |
| gte_x_52       | DW_cmp         | width=12   | gte_36_G9 (saturation.sv:36) |
| lte_x_53       | DW_cmp         | width=12   | lte_38_G9 (saturation.sv:38) |
| gte_x_55       | DW_cmp         | width=12   | gte_25_G10 (saturation.sv:25) |
| lte_x_56       | DW_cmp         | width=12   | lte_27_G10 (saturation.sv:27) |
| gte_x_58       | DW_cmp         | width=12   | gte_36_G10 (saturation.sv:36) |
| lte_x_59       | DW_cmp         | width=12   | lte_38_G10 (saturation.sv:38) |
| gte_x_61       | DW_cmp         | width=12   | gte_25_G11 (saturation.sv:25) |
| lte_x_62       | DW_cmp         | width=12   | lte_27_G11 (saturation.sv:27) |
| gte_x_64       | DW_cmp         | width=12   | gte_36_G11 (saturation.sv:36) |
| lte_x_65       | DW_cmp         | width=12   | lte_38_G11 (saturation.sv:38) |
| gte_x_67       | DW_cmp         | width=12   | gte_25_G12 (saturation.sv:25) |
| lte_x_68       | DW_cmp         | width=12   | lte_27_G12 (saturation.sv:27) |
| gte_x_70       | DW_cmp         | width=12   | gte_36_G12 (saturation.sv:36) |
| lte_x_71       | DW_cmp         | width=12   | lte_38_G12 (saturation.sv:38) |
| gte_x_73       | DW_cmp         | width=12   | gte_25_G13 (saturation.sv:25) |
| lte_x_74       | DW_cmp         | width=12   | lte_27_G13 (saturation.sv:27) |
| gte_x_76       | DW_cmp         | width=12   | gte_36_G13 (saturation.sv:36) |
| lte_x_77       | DW_cmp         | width=12   | lte_38_G13 (saturation.sv:38) |
| gte_x_79       | DW_cmp         | width=12   | gte_25_G14 (saturation.sv:25) |
| lte_x_80       | DW_cmp         | width=12   | lte_27_G14 (saturation.sv:27) |
| gte_x_82       | DW_cmp         | width=12   | gte_36_G14 (saturation.sv:36) |
| lte_x_83       | DW_cmp         | width=12   | lte_38_G14 (saturation.sv:38) |
| gte_x_85       | DW_cmp         | width=12   | gte_25_G15 (saturation.sv:25) |
| lte_x_86       | DW_cmp         | width=12   | lte_27_G15 (saturation.sv:27) |
| gte_x_88       | DW_cmp         | width=12   | gte_36_G15 (saturation.sv:36) |
| lte_x_89       | DW_cmp         | width=12   | lte_38_G15 (saturation.sv:38) |
| gte_x_91       | DW_cmp         | width=12   | gte_25_G16 (saturation.sv:25) |
| lte_x_92       | DW_cmp         | width=12   | lte_27_G16 (saturation.sv:27) |
| gte_x_94       | DW_cmp         | width=12   | gte_36_G16 (saturation.sv:36) |
| lte_x_95       | DW_cmp         | width=12   | lte_38_G16 (saturation.sv:38) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gte_x_1            | DW_cmp           | apparch (area)     |                |
| lte_x_2            | DW_cmp           | apparch (area)     |                |
| gte_x_4            | DW_cmp           | apparch (area)     |                |
| lte_x_5            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| lte_x_8            | DW_cmp           | apparch (area)     |                |
| gte_x_10           | DW_cmp           | apparch (area)     |                |
| lte_x_11           | DW_cmp           | apparch (area)     |                |
| gte_x_13           | DW_cmp           | apparch (area)     |                |
| lte_x_14           | DW_cmp           | apparch (area)     |                |
| gte_x_16           | DW_cmp           | apparch (area)     |                |
| lte_x_17           | DW_cmp           | apparch (area)     |                |
| gte_x_19           | DW_cmp           | apparch (area)     |                |
| lte_x_20           | DW_cmp           | apparch (area)     |                |
| gte_x_22           | DW_cmp           | apparch (area)     |                |
| lte_x_23           | DW_cmp           | apparch (area)     |                |
| gte_x_25           | DW_cmp           | apparch (area)     |                |
| lte_x_26           | DW_cmp           | apparch (area)     |                |
| gte_x_28           | DW_cmp           | apparch (area)     |                |
| lte_x_29           | DW_cmp           | apparch (area)     |                |
| gte_x_31           | DW_cmp           | apparch (area)     |                |
| lte_x_32           | DW_cmp           | apparch (area)     |                |
| gte_x_34           | DW_cmp           | apparch (area)     |                |
| lte_x_35           | DW_cmp           | apparch (area)     |                |
| gte_x_37           | DW_cmp           | apparch (area)     |                |
| lte_x_38           | DW_cmp           | apparch (area)     |                |
| gte_x_40           | DW_cmp           | apparch (area)     |                |
| lte_x_41           | DW_cmp           | apparch (area)     |                |
| gte_x_43           | DW_cmp           | apparch (area)     |                |
| lte_x_44           | DW_cmp           | apparch (area)     |                |
| gte_x_46           | DW_cmp           | apparch (area)     |                |
| lte_x_47           | DW_cmp           | apparch (area)     |                |
| gte_x_49           | DW_cmp           | apparch (area)     |                |
| lte_x_50           | DW_cmp           | apparch (area)     |                |
| gte_x_52           | DW_cmp           | apparch (area)     |                |
| lte_x_53           | DW_cmp           | apparch (area)     |                |
| gte_x_55           | DW_cmp           | apparch (area)     |                |
| lte_x_56           | DW_cmp           | apparch (area)     |                |
| gte_x_58           | DW_cmp           | apparch (area)     |                |
| lte_x_59           | DW_cmp           | apparch (area)     |                |
| gte_x_61           | DW_cmp           | apparch (area)     |                |
| lte_x_62           | DW_cmp           | apparch (area)     |                |
| gte_x_64           | DW_cmp           | apparch (area)     |                |
| lte_x_65           | DW_cmp           | apparch (area)     |                |
| gte_x_67           | DW_cmp           | apparch (area)     |                |
| lte_x_68           | DW_cmp           | apparch (area)     |                |
| gte_x_70           | DW_cmp           | apparch (area)     |                |
| lte_x_71           | DW_cmp           | apparch (area)     |                |
| gte_x_73           | DW_cmp           | apparch (area)     |                |
| lte_x_74           | DW_cmp           | apparch (area)     |                |
| gte_x_76           | DW_cmp           | apparch (area)     |                |
| lte_x_77           | DW_cmp           | apparch (area)     |                |
| gte_x_79           | DW_cmp           | apparch (area)     |                |
| lte_x_80           | DW_cmp           | apparch (area)     |                |
| gte_x_82           | DW_cmp           | apparch (area)     |                |
| lte_x_83           | DW_cmp           | apparch (area)     |                |
| gte_x_85           | DW_cmp           | apparch (area)     |                |
| lte_x_86           | DW_cmp           | apparch (area)     |                |
| gte_x_88           | DW_cmp           | apparch (area)     |                |
| lte_x_89           | DW_cmp           | apparch (area)     |                |
| gte_x_91           | DW_cmp           | apparch (area)     |                |
| lte_x_92           | DW_cmp           | apparch (area)     |                |
| gte_x_94           | DW_cmp           | apparch (area)     |                |
| lte_x_95           | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : butterfly2_WIDTH11
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/butterfly2.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_add       | width=12   | add_34 (butterfly2.sv:34)  |
| add_x_4        | DW01_add       | width=12   | add_35 (butterfly2.sv:35)  |
| sub_x_5        | DW01_sub       | width=12   | sub_36 (butterfly2.sv:36)  |
| sub_x_6        | DW01_sub       | width=12   | sub_37 (butterfly2.sv:37)  |
| add_x_11       | DW01_add       | width=12   | add_34_G2 (butterfly2.sv:34) |
| add_x_12       | DW01_add       | width=12   | add_35_G2 (butterfly2.sv:35) |
| sub_x_13       | DW01_sub       | width=12   | sub_36_G2 (butterfly2.sv:36) |
| sub_x_14       | DW01_sub       | width=12   | sub_37_G2 (butterfly2.sv:37) |
| add_x_19       | DW01_add       | width=12   | add_34_G3 (butterfly2.sv:34) |
| add_x_20       | DW01_add       | width=12   | add_35_G3 (butterfly2.sv:35) |
| sub_x_21       | DW01_sub       | width=12   | sub_36_G3 (butterfly2.sv:36) |
| sub_x_22       | DW01_sub       | width=12   | sub_37_G3 (butterfly2.sv:37) |
| add_x_27       | DW01_add       | width=12   | add_34_G4 (butterfly2.sv:34) |
| add_x_28       | DW01_add       | width=12   | add_35_G4 (butterfly2.sv:35) |
| sub_x_29       | DW01_sub       | width=12   | sub_36_G4 (butterfly2.sv:36) |
| sub_x_30       | DW01_sub       | width=12   | sub_37_G4 (butterfly2.sv:37) |
| add_x_35       | DW01_add       | width=12   | add_34_G5 (butterfly2.sv:34) |
| add_x_36       | DW01_add       | width=12   | add_35_G5 (butterfly2.sv:35) |
| sub_x_37       | DW01_sub       | width=12   | sub_36_G5 (butterfly2.sv:36) |
| sub_x_38       | DW01_sub       | width=12   | sub_37_G5 (butterfly2.sv:37) |
| add_x_43       | DW01_add       | width=12   | add_34_G6 (butterfly2.sv:34) |
| add_x_44       | DW01_add       | width=12   | add_35_G6 (butterfly2.sv:35) |
| sub_x_45       | DW01_sub       | width=12   | sub_36_G6 (butterfly2.sv:36) |
| sub_x_46       | DW01_sub       | width=12   | sub_37_G6 (butterfly2.sv:37) |
| add_x_51       | DW01_add       | width=12   | add_34_G7 (butterfly2.sv:34) |
| add_x_52       | DW01_add       | width=12   | add_35_G7 (butterfly2.sv:35) |
| sub_x_53       | DW01_sub       | width=12   | sub_36_G7 (butterfly2.sv:36) |
| sub_x_54       | DW01_sub       | width=12   | sub_37_G7 (butterfly2.sv:37) |
| add_x_59       | DW01_add       | width=12   | add_34_G8 (butterfly2.sv:34) |
| add_x_60       | DW01_add       | width=12   | add_35_G8 (butterfly2.sv:35) |
| sub_x_61       | DW01_sub       | width=12   | sub_36_G8 (butterfly2.sv:36) |
| sub_x_62       | DW01_sub       | width=12   | sub_37_G8 (butterfly2.sv:37) |
| add_x_67       | DW01_add       | width=12   | add_34_G9 (butterfly2.sv:34) |
| add_x_68       | DW01_add       | width=12   | add_35_G9 (butterfly2.sv:35) |
| sub_x_69       | DW01_sub       | width=12   | sub_36_G9 (butterfly2.sv:36) |
| sub_x_70       | DW01_sub       | width=12   | sub_37_G9 (butterfly2.sv:37) |
| add_x_75       | DW01_add       | width=12   | add_34_G10 (butterfly2.sv:34) |
| add_x_76       | DW01_add       | width=12   | add_35_G10 (butterfly2.sv:35) |
| sub_x_77       | DW01_sub       | width=12   | sub_36_G10 (butterfly2.sv:36) |
| sub_x_78       | DW01_sub       | width=12   | sub_37_G10 (butterfly2.sv:37) |
| add_x_83       | DW01_add       | width=12   | add_34_G11 (butterfly2.sv:34) |
| add_x_84       | DW01_add       | width=12   | add_35_G11 (butterfly2.sv:35) |
| sub_x_85       | DW01_sub       | width=12   | sub_36_G11 (butterfly2.sv:36) |
| sub_x_86       | DW01_sub       | width=12   | sub_37_G11 (butterfly2.sv:37) |
| add_x_91       | DW01_add       | width=12   | add_34_G12 (butterfly2.sv:34) |
| add_x_92       | DW01_add       | width=12   | add_35_G12 (butterfly2.sv:35) |
| sub_x_93       | DW01_sub       | width=12   | sub_36_G12 (butterfly2.sv:36) |
| sub_x_94       | DW01_sub       | width=12   | sub_37_G12 (butterfly2.sv:37) |
| add_x_99       | DW01_add       | width=12   | add_34_G13 (butterfly2.sv:34) |
| add_x_100      | DW01_add       | width=12   | add_35_G13 (butterfly2.sv:35) |
| sub_x_101      | DW01_sub       | width=12   | sub_36_G13 (butterfly2.sv:36) |
| sub_x_102      | DW01_sub       | width=12   | sub_37_G13 (butterfly2.sv:37) |
| add_x_107      | DW01_add       | width=12   | add_34_G14 (butterfly2.sv:34) |
| add_x_108      | DW01_add       | width=12   | add_35_G14 (butterfly2.sv:35) |
| sub_x_109      | DW01_sub       | width=12   | sub_36_G14 (butterfly2.sv:36) |
| sub_x_110      | DW01_sub       | width=12   | sub_37_G14 (butterfly2.sv:37) |
| add_x_115      | DW01_add       | width=12   | add_34_G15 (butterfly2.sv:34) |
| add_x_116      | DW01_add       | width=12   | add_35_G15 (butterfly2.sv:35) |
| sub_x_117      | DW01_sub       | width=12   | sub_36_G15 (butterfly2.sv:36) |
| sub_x_118      | DW01_sub       | width=12   | sub_37_G15 (butterfly2.sv:37) |
| add_x_123      | DW01_add       | width=12   | add_34_G16 (butterfly2.sv:34) |
| add_x_124      | DW01_add       | width=12   | add_35_G16 (butterfly2.sv:35) |
| sub_x_125      | DW01_sub       | width=12   | sub_36_G16 (butterfly2.sv:36) |
| sub_x_126      | DW01_sub       | width=12   | sub_37_G16 (butterfly2.sv:37) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_add         | apparch (area)     |                |
| sub_x_5            | DW01_sub         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| sub_x_13           | DW01_sub         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| add_x_35           | DW01_add         | apparch (area)     |                |
| add_x_36           | DW01_add         | apparch (area)     |                |
| sub_x_37           | DW01_sub         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| add_x_43           | DW01_add         | apparch (area)     |                |
| add_x_44           | DW01_add         | apparch (area)     |                |
| sub_x_45           | DW01_sub         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| add_x_52           | DW01_add         | apparch (area)     |                |
| sub_x_53           | DW01_sub         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| add_x_59           | DW01_add         | apparch (area)     |                |
| add_x_60           | DW01_add         | apparch (area)     |                |
| sub_x_61           | DW01_sub         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| add_x_67           | DW01_add         | pparch (area,speed)                 |
| add_x_68           | DW01_add         | pparch (area,speed)                 |
| sub_x_69           | DW01_sub         | apparch (area)     |                |
| sub_x_70           | DW01_sub         | apparch (area)     |                |
| add_x_75           | DW01_add         | pparch (area,speed)                 |
| add_x_76           | DW01_add         | pparch (area,speed)                 |
| sub_x_77           | DW01_sub         | apparch (area)     |                |
| sub_x_78           | DW01_sub         | apparch (area)     |                |
| add_x_83           | DW01_add         | pparch (area,speed)                 |
| add_x_84           | DW01_add         | pparch (area,speed)                 |
| sub_x_85           | DW01_sub         | apparch (area)     |                |
| sub_x_86           | DW01_sub         | apparch (area)     |                |
| add_x_91           | DW01_add         | pparch (area,speed)                 |
| add_x_92           | DW01_add         | pparch (area,speed)                 |
| sub_x_93           | DW01_sub         | apparch (area)     |                |
| sub_x_94           | DW01_sub         | apparch (area)     |                |
| add_x_99           | DW01_add         | pparch (area,speed)                 |
| add_x_100          | DW01_add         | pparch (area,speed)                 |
| sub_x_101          | DW01_sub         | apparch (area)     |                |
| sub_x_102          | DW01_sub         | apparch (area)     |                |
| add_x_107          | DW01_add         | pparch (area,speed)                 |
| add_x_108          | DW01_add         | pparch (area,speed)                 |
| sub_x_109          | DW01_sub         | apparch (area)     |                |
| sub_x_110          | DW01_sub         | apparch (area)     |                |
| add_x_115          | DW01_add         | pparch (area,speed)                 |
| add_x_116          | DW01_add         | pparch (area,speed)                 |
| sub_x_117          | DW01_sub         | apparch (area)     |                |
| sub_x_118          | DW01_sub         | apparch (area)     |                |
| add_x_123          | DW01_add         | pparch (area,speed)                 |
| add_x_124          | DW01_add         | pparch (area,speed)                 |
| sub_x_125          | DW01_sub         | apparch (area)     |                |
| sub_x_126          | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_buf_WIDTH11_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : delay_buf_WIDTH11_1
****************************************

No implementations to report
 
****************************************
Design : sdf1_N512_M512_WIDTH9_WIDTH_DO11
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/sdf1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=7    | add_55 (sdf1.sv:55)        |
| lte_x_5        | DW_cmp         | width=7    | lte_83 (sdf1.sv:83)        |
| gte_x_6        | DW_cmp         | width=7    | gte_87 (sdf1.sv:87)        |
| gte_x_7        | DW_cmp         | width=7    | gte_115 (sdf1.sv:115)      |
| gte_x_8        | DW_cmp         | width=7    | gte_117 (sdf1.sv:117)      |
| gte_x_9        | DW_cmp         | width=7    | gte_119 (sdf1.sv:119)      |
| lte_x_10       | DW_cmp         | width=7    | lte_162 (sdf1.sv:162)      |
| lte_x_11       | DW_cmp         | width=7    | lte_169 (sdf1.sv:169)      |
| sub_x_15       | DW01_sub       | width=9    | sub_228 (sdf1.sv:228)      |
| sub_x_16       | DW01_sub       | width=9    | sub_229 (sdf1.sv:229)      |
| sub_x_17       | DW01_sub       | width=9    | sub_228_I2 (sdf1.sv:228)   |
| sub_x_18       | DW01_sub       | width=9    | sub_229_I2 (sdf1.sv:229)   |
| sub_x_19       | DW01_sub       | width=9    | sub_228_I3 (sdf1.sv:228)   |
| sub_x_20       | DW01_sub       | width=9    | sub_229_I3 (sdf1.sv:229)   |
| sub_x_21       | DW01_sub       | width=9    | sub_228_I4 (sdf1.sv:228)   |
| sub_x_22       | DW01_sub       | width=9    | sub_229_I4 (sdf1.sv:229)   |
| sub_x_23       | DW01_sub       | width=9    | sub_228_I5 (sdf1.sv:228)   |
| sub_x_24       | DW01_sub       | width=9    | sub_229_I5 (sdf1.sv:229)   |
| sub_x_25       | DW01_sub       | width=9    | sub_228_I6 (sdf1.sv:228)   |
| sub_x_26       | DW01_sub       | width=9    | sub_229_I6 (sdf1.sv:229)   |
| sub_x_27       | DW01_sub       | width=9    | sub_228_I7 (sdf1.sv:228)   |
| sub_x_28       | DW01_sub       | width=9    | sub_229_I7 (sdf1.sv:229)   |
| sub_x_29       | DW01_sub       | width=9    | sub_228_I8 (sdf1.sv:228)   |
| sub_x_30       | DW01_sub       | width=9    | sub_229_I8 (sdf1.sv:229)   |
| sub_x_31       | DW01_sub       | width=9    | sub_228_I9 (sdf1.sv:228)   |
| sub_x_32       | DW01_sub       | width=9    | sub_229_I9 (sdf1.sv:229)   |
| sub_x_33       | DW01_sub       | width=9    | sub_228_I10 (sdf1.sv:228)  |
| sub_x_34       | DW01_sub       | width=9    | sub_229_I10 (sdf1.sv:229)  |
| sub_x_35       | DW01_sub       | width=9    | sub_228_I11 (sdf1.sv:228)  |
| sub_x_36       | DW01_sub       | width=9    | sub_229_I11 (sdf1.sv:229)  |
| sub_x_37       | DW01_sub       | width=9    | sub_228_I12 (sdf1.sv:228)  |
| sub_x_38       | DW01_sub       | width=9    | sub_229_I12 (sdf1.sv:229)  |
| sub_x_39       | DW01_sub       | width=9    | sub_228_I13 (sdf1.sv:228)  |
| sub_x_40       | DW01_sub       | width=9    | sub_229_I13 (sdf1.sv:229)  |
| sub_x_41       | DW01_sub       | width=9    | sub_228_I14 (sdf1.sv:228)  |
| sub_x_42       | DW01_sub       | width=9    | sub_229_I14 (sdf1.sv:229)  |
| sub_x_43       | DW01_sub       | width=9    | sub_228_I15 (sdf1.sv:228)  |
| sub_x_44       | DW01_sub       | width=9    | sub_229_I15 (sdf1.sv:229)  |
| sub_x_45       | DW01_sub       | width=9    | sub_228_I16 (sdf1.sv:228)  |
| sub_x_46       | DW01_sub       | width=9    | sub_229_I16 (sdf1.sv:229)  |
| sub_x_79       | DW01_sub       | width=10   | sub_240 (sdf1.sv:240)      |
| sub_x_80       | DW01_sub       | width=10   | sub_240_I2 (sdf1.sv:240)   |
| sub_x_81       | DW01_sub       | width=10   | sub_240_I3 (sdf1.sv:240)   |
| sub_x_82       | DW01_sub       | width=10   | sub_240_I4 (sdf1.sv:240)   |
| sub_x_83       | DW01_sub       | width=10   | sub_240_I5 (sdf1.sv:240)   |
| sub_x_84       | DW01_sub       | width=10   | sub_240_I6 (sdf1.sv:240)   |
| sub_x_85       | DW01_sub       | width=10   | sub_240_I7 (sdf1.sv:240)   |
| sub_x_86       | DW01_sub       | width=10   | sub_240_I8 (sdf1.sv:240)   |
| sub_x_87       | DW01_sub       | width=10   | sub_240_I9 (sdf1.sv:240)   |
| sub_x_88       | DW01_sub       | width=10   | sub_240_I10 (sdf1.sv:240)  |
| sub_x_89       | DW01_sub       | width=10   | sub_240_I11 (sdf1.sv:240)  |
| sub_x_90       | DW01_sub       | width=10   | sub_240_I12 (sdf1.sv:240)  |
| sub_x_91       | DW01_sub       | width=10   | sub_240_I13 (sdf1.sv:240)  |
| sub_x_92       | DW01_sub       | width=10   | sub_240_I14 (sdf1.sv:240)  |
| sub_x_93       | DW01_sub       | width=10   | sub_240_I15 (sdf1.sv:240)  |
| sub_x_94       | DW01_sub       | width=10   | sub_240_I16 (sdf1.sv:240)  |
| sub_x_135      | DW01_sub       | width=11   | sub_372 (sdf1.sv:372)      |
| sub_x_136      | DW01_sub       | width=11   | sub_373 (sdf1.sv:373)      |
| sub_x_137      | DW01_sub       | width=11   | sub_372_I2 (sdf1.sv:372)   |
| sub_x_138      | DW01_sub       | width=11   | sub_373_I2 (sdf1.sv:373)   |
| sub_x_139      | DW01_sub       | width=11   | sub_372_I3 (sdf1.sv:372)   |
| sub_x_140      | DW01_sub       | width=11   | sub_373_I3 (sdf1.sv:373)   |
| sub_x_141      | DW01_sub       | width=11   | sub_372_I4 (sdf1.sv:372)   |
| sub_x_142      | DW01_sub       | width=11   | sub_373_I4 (sdf1.sv:373)   |
| sub_x_143      | DW01_sub       | width=11   | sub_372_I5 (sdf1.sv:372)   |
| sub_x_144      | DW01_sub       | width=11   | sub_373_I5 (sdf1.sv:373)   |
| sub_x_145      | DW01_sub       | width=11   | sub_372_I6 (sdf1.sv:372)   |
| sub_x_146      | DW01_sub       | width=11   | sub_373_I6 (sdf1.sv:373)   |
| sub_x_147      | DW01_sub       | width=11   | sub_372_I7 (sdf1.sv:372)   |
| sub_x_148      | DW01_sub       | width=11   | sub_373_I7 (sdf1.sv:373)   |
| sub_x_149      | DW01_sub       | width=11   | sub_372_I8 (sdf1.sv:372)   |
| sub_x_150      | DW01_sub       | width=11   | sub_373_I8 (sdf1.sv:373)   |
| sub_x_151      | DW01_sub       | width=11   | sub_372_I9 (sdf1.sv:372)   |
| sub_x_152      | DW01_sub       | width=11   | sub_373_I9 (sdf1.sv:373)   |
| sub_x_153      | DW01_sub       | width=11   | sub_372_I10 (sdf1.sv:372)  |
| sub_x_154      | DW01_sub       | width=11   | sub_373_I10 (sdf1.sv:373)  |
| sub_x_155      | DW01_sub       | width=11   | sub_372_I11 (sdf1.sv:372)  |
| sub_x_156      | DW01_sub       | width=11   | sub_373_I11 (sdf1.sv:373)  |
| sub_x_157      | DW01_sub       | width=11   | sub_372_I12 (sdf1.sv:372)  |
| sub_x_158      | DW01_sub       | width=11   | sub_373_I12 (sdf1.sv:373)  |
| sub_x_159      | DW01_sub       | width=11   | sub_372_I13 (sdf1.sv:372)  |
| sub_x_160      | DW01_sub       | width=11   | sub_373_I13 (sdf1.sv:373)  |
| sub_x_161      | DW01_sub       | width=11   | sub_372_I14 (sdf1.sv:372)  |
| sub_x_162      | DW01_sub       | width=11   | sub_373_I14 (sdf1.sv:373)  |
| sub_x_163      | DW01_sub       | width=11   | sub_372_I15 (sdf1.sv:372)  |
| sub_x_164      | DW01_sub       | width=11   | sub_373_I15 (sdf1.sv:373)  |
| sub_x_165      | DW01_sub       | width=11   | sub_372_I16 (sdf1.sv:372)  |
| sub_x_166      | DW01_sub       | width=11   | sub_373_I16 (sdf1.sv:373)  |
| sub_x_207      | DW01_sub       | width=14   | sub_551 (sdf1.sv:551)      |
| sub_x_208      | DW01_sub       | width=14   | sub_552 (sdf1.sv:552)      |
| sub_x_209      | DW01_sub       | width=14   | sub_551_I2 (sdf1.sv:551)   |
| sub_x_210      | DW01_sub       | width=14   | sub_552_I2 (sdf1.sv:552)   |
| sub_x_211      | DW01_sub       | width=14   | sub_551_I3 (sdf1.sv:551)   |
| sub_x_212      | DW01_sub       | width=14   | sub_552_I3 (sdf1.sv:552)   |
| sub_x_213      | DW01_sub       | width=14   | sub_551_I4 (sdf1.sv:551)   |
| sub_x_214      | DW01_sub       | width=14   | sub_552_I4 (sdf1.sv:552)   |
| sub_x_215      | DW01_sub       | width=14   | sub_551_I5 (sdf1.sv:551)   |
| sub_x_216      | DW01_sub       | width=14   | sub_552_I5 (sdf1.sv:552)   |
| sub_x_217      | DW01_sub       | width=14   | sub_551_I6 (sdf1.sv:551)   |
| sub_x_218      | DW01_sub       | width=14   | sub_552_I6 (sdf1.sv:552)   |
| sub_x_219      | DW01_sub       | width=14   | sub_551_I7 (sdf1.sv:551)   |
| sub_x_220      | DW01_sub       | width=14   | sub_552_I7 (sdf1.sv:552)   |
| sub_x_221      | DW01_sub       | width=14   | sub_551_I8 (sdf1.sv:551)   |
| sub_x_222      | DW01_sub       | width=14   | sub_552_I8 (sdf1.sv:552)   |
| sub_x_223      | DW01_sub       | width=14   | sub_551_I9 (sdf1.sv:551)   |
| sub_x_224      | DW01_sub       | width=14   | sub_552_I9 (sdf1.sv:552)   |
| sub_x_225      | DW01_sub       | width=14   | sub_551_I10 (sdf1.sv:551)  |
| sub_x_226      | DW01_sub       | width=14   | sub_552_I10 (sdf1.sv:552)  |
| sub_x_227      | DW01_sub       | width=14   | sub_551_I11 (sdf1.sv:551)  |
| sub_x_228      | DW01_sub       | width=14   | sub_552_I11 (sdf1.sv:552)  |
| sub_x_229      | DW01_sub       | width=14   | sub_551_I12 (sdf1.sv:551)  |
| sub_x_230      | DW01_sub       | width=14   | sub_552_I12 (sdf1.sv:552)  |
| sub_x_231      | DW01_sub       | width=14   | sub_551_I13 (sdf1.sv:551)  |
| sub_x_232      | DW01_sub       | width=14   | sub_552_I13 (sdf1.sv:552)  |
| sub_x_233      | DW01_sub       | width=14   | sub_551_I14 (sdf1.sv:551)  |
| sub_x_234      | DW01_sub       | width=14   | sub_552_I14 (sdf1.sv:552)  |
| sub_x_235      | DW01_sub       | width=14   | sub_551_I15 (sdf1.sv:551)  |
| sub_x_236      | DW01_sub       | width=14   | sub_552_I15 (sdf1.sv:552)  |
| sub_x_237      | DW01_sub       | width=14   | sub_551_I16 (sdf1.sv:551)  |
| sub_x_238      | DW01_sub       | width=14   | sub_552_I16 (sdf1.sv:552)  |
| lte_x_271      | DW_cmp         | width=7    | lte_117 (sdf1.sv:117)      |
|                |                |            | lte_146 (sdf1.sv:146)      |
|                |                |            | lte_87 (sdf1.sv:87)        |
|                |                |            | lte_91 (sdf1.sv:91)        |
|                |                |            | lte_99 (sdf1.sv:99)        |
| gte_x_272      | DW_cmp         | width=7    | gte_141 (sdf1.sv:141)      |
|                |                |            | gte_155_2 (sdf1.sv:155)    |
|                |                |            | gte_162_3 (sdf1.sv:162)    |
|                |                |            | gte_91 (sdf1.sv:91)        |
| gte_x_273      | DW_cmp         | width=7    | gte_162 (sdf1.sv:162)      |
|                |                |            | gte_95 (sdf1.sv:95)        |
| lte_x_274      | DW_cmp         | width=7    | lte_111 (sdf1.sv:111)      |
|                |                |            | lte_119 (sdf1.sv:119)      |
|                |                |            | lte_127_2 (sdf1.sv:127)    |
|                |                |            | lte_149_2 (sdf1.sv:149)    |
|                |                |            | lte_95 (sdf1.sv:95)        |
| gte_x_275      | DW_cmp         | width=7    | gte_109 (sdf1.sv:109)      |
|                |                |            | gte_127 (sdf1.sv:127)      |
|                |                |            | gte_137 (sdf1.sv:137)      |
|                |                |            | gte_146 (sdf1.sv:146)      |
|                |                |            | gte_149 (sdf1.sv:149)      |
|                |                |            | gte_155 (sdf1.sv:155)      |
|                |                |            | gte_162_2 (sdf1.sv:162)    |
|                |                |            | gte_99 (sdf1.sv:99)        |
| lte_x_276      | DW_cmp         | width=7    | lte_109 (sdf1.sv:109)      |
|                |                |            | lte_115 (sdf1.sv:115)      |
|                |                |            | lte_127 (sdf1.sv:127)      |
|                |                |            | lte_149 (sdf1.sv:149)      |
| gte_x_277      | DW_cmp         | width=7    | gte_111 (sdf1.sv:111)      |
|                |                |            | gte_127_2 (sdf1.sv:127)    |
|                |                |            | gte_137_2 (sdf1.sv:137)    |
|                |                |            | gte_149_2 (sdf1.sv:149)    |
|                |                |            | gte_155_3 (sdf1.sv:155)    |
|                |                |            | gte_162_4 (sdf1.sv:162)    |
| gte_x_278      | DW_cmp         | width=7    | gte_123 (sdf1.sv:123)      |
|                |                |            | gte_169 (sdf1.sv:169)      |
| lte_x_279      | DW_cmp         | width=7    | lte_123 (sdf1.sv:123)      |
|                |                |            | lte_141_2 (sdf1.sv:141)    |
|                |                |            | lte_155_4 (sdf1.sv:155)    |
| lte_x_280      | DW_cmp         | width=7    | lte_137 (sdf1.sv:137)      |
|                |                |            | lte_155 (sdf1.sv:155)      |
|                |                |            | lte_162_2 (sdf1.sv:162)    |
| lte_x_281      | DW_cmp         | width=7    | lte_137_2 (sdf1.sv:137)    |
|                |                |            | lte_155_3 (sdf1.sv:155)    |
|                |                |            | lte_162_4 (sdf1.sv:162)    |
| lte_x_282      | DW_cmp         | width=7    | lte_141 (sdf1.sv:141)      |
|                |                |            | lte_155_2 (sdf1.sv:155)    |
|                |                |            | lte_162_3 (sdf1.sv:162)    |
| gte_x_283      | DW_cmp         | width=7    | gte_141_2 (sdf1.sv:141)    |
|                |                |            | gte_155_4 (sdf1.sv:155)    |
| DP_OP_1071_315_5279             |            |                            |
|                | DP_OP_1071_315_5279 |       |                            |
| DP_OP_1077_316_5023             |            |                            |
|                | DP_OP_1077_316_5023 |       |                            |
| DP_OP_1083_317_6815             |            |                            |
|                | DP_OP_1083_317_6815 |       |                            |
| DP_OP_1089_318_4511             |            |                            |
|                | DP_OP_1089_318_4511 |       |                            |
| DP_OP_1095_319_6303             |            |                            |
|                | DP_OP_1095_319_6303 |       |                            |
| DP_OP_1101_320_6047             |            |                            |
|                | DP_OP_1101_320_6047 |       |                            |
| DP_OP_1107_321_3743             |            |                            |
|                | DP_OP_1107_321_3743 |       |                            |
| DP_OP_1113_322_5365             |            |                            |
|                | DP_OP_1113_322_5365 |       |                            |
| DP_OP_1047_311_4289             |            |                            |
|                | DP_OP_1047_311_4289 |       |                            |
| DP_OP_1125_325_1303             |            |                            |
|                | DP_OP_1125_325_1303 |       |                            |
| DP_OP_1119_323_9478             |            |                            |
|                | DP_OP_1119_323_9478 |       |                            |
| DP_OP_1065_314_7583             |            |                            |
|                | DP_OP_1065_314_7583 |       |                            |
| DP_OP_1059_313_5791             |            |                            |
|                | DP_OP_1059_313_5791 |       |                            |
| DP_OP_1053_312_8095             |            |                            |
|                | DP_OP_1053_312_8095 |       |                            |
| DP_OP_1041_310_6593             |            |                            |
|                | DP_OP_1041_310_6593 |       |                            |
| DP_OP_1035_324_6849             |            |                            |
|                | DP_OP_1035_324_6849 |       |                            |
=============================================================================

Datapath Report for DP_OP_1071_315_5279
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1071_315_5279  | sub_390_I7 (sdf1.sv:390)                            |
|                      | sub_mult_390_I7 (sdf1.sv:390) C6841 (sdf1.sv:383)   |
|                      | sub_394_I7 (sdf1.sv:394)                            |
|                      | mult_393_2_I7 (sdf1.sv:393)                         |
|                      | mult_394_I7 (sdf1.sv:394)                           |
|                      | mult_397_2_I7 (sdf1.sv:397)                         |
|                      | mult_398_2_I7 (sdf1.sv:398)                         |
|                      | add_393_I7 (sdf1.sv:393) mult_393_I7 (sdf1.sv:393)  |
|                      | mult_394_2_I7 (sdf1.sv:394) C6840 (sdf1.sv:383)     |
|                      | sub_mult_385_I7 (sdf1.sv:385)                       |
|                      | add_397_I7 (sdf1.sv:397) mult_397_I7 (sdf1.sv:397)  |
|                      | mult_398_I7 (sdf1.sv:398) sub_398_I7 (sdf1.sv:398)  |
|                      | sub_mult_386_I7 (sdf1.sv:386)                       |
|                      | sub_mult_389_I7 (sdf1.sv:389)                       |
|                      | sub_411_I7 (sdf1.sv:411) C6872 (sdf1.sv:410)        |
|                      | add_425_I7 (sdf1.sv:425) sub_412_I7 (sdf1.sv:412)   |
|                      | C6873 (sdf1.sv:410) add_426_I7 (sdf1.sv:426)        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Signed   | 11    |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Signed   | 19    |                                          |
| I12   | PI   | Signed   | 19    |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| T350  | IFO  | Signed   | 20    | $signed(1'b0) - I11 (sdf1.sv:385)        |
| T355  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( sdf1.sv:393 sdf1.sv:394 ) |
| T356  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I6 ( sdf1.sv:393 sdf1.sv:394 sdf1.sv:397 sdf1.sv:398 ) |
| T357  | IFO  | Signed   | 21    | T355 + T356 (sdf1.sv:393)                |
| T361  | IFO  | Signed   | 20    | $signed(9'b101001011) * I1 ( sdf1.sv:397 sdf1.sv:398 ) |
| T363  | IFO  | Signed   | 21    | T361 + T356 (sdf1.sv:397)                |
| T351  | IFO  | Signed   | 20    | $signed(1'b0) - I12 ( sdf1.sv:386 sdf1.sv:389 ) |
| T1063 | IFO  | Signed   | 21    | { I7, I8, I9, I10 } ? T350 : T357 : T363 : T351 (sdf1.sv:383) |
| T564  | IFO  | Signed   | 21    | $signed(1'b0) - T1063 (sdf1.sv:411)      |
| T596  | IFO  | Unsigned | 21    | { I13, I14 } ? T564 : T1063 (sdf1.sv:410) |
| T353  | IFO  | Signed   | 12    | $signed(1'b0) - I1 (sdf1.sv:390)         |
| T810  | IFO  | Signed   | 20    | T353 << 8                                |
| T354  | IFO  | Signed   | 21    | $signed(1'b0) - T810 (sdf1.sv:390)       |
| T360  | IFO  | Signed   | 21    | T356 - T355 (sdf1.sv:394)                |
| T366  | IFO  | Signed   | 21    | T361 - T356 (sdf1.sv:398)                |
| T1067 | IFO  | Signed   | 21    | { I2, I3, I4, I5 } ? T354 : T360 : T366 : T351 (sdf1.sv:383) |
| T565  | IFO  | Signed   | 21    | $signed(1'b0) - T1067 (sdf1.sv:412)      |
| T597  | IFO  | Unsigned | 21    | { I13, I14 } ? T565 : T1067 (sdf1.sv:410) |
| O1    | PO   | Unsigned | 21    | T596 + $unsigned(8'b10000000) (sdf1.sv:425) |
| O2    | PO   | Unsigned | 21    | T597 + $unsigned(8'b10000000) (sdf1.sv:426) |
==============================================================================

Datapath Report for DP_OP_1077_316_5023
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1077_316_5023  | sub_390_I8 (sdf1.sv:390)                            |
|                      | sub_mult_390_I8 (sdf1.sv:390) C6843 (sdf1.sv:383)   |
|                      | sub_394_I8 (sdf1.sv:394)                            |
|                      | mult_393_2_I8 (sdf1.sv:393)                         |
|                      | mult_394_I8 (sdf1.sv:394)                           |
|                      | mult_397_2_I8 (sdf1.sv:397)                         |
|                      | mult_398_2_I8 (sdf1.sv:398)                         |
|                      | add_393_I8 (sdf1.sv:393) mult_393_I8 (sdf1.sv:393)  |
|                      | mult_394_2_I8 (sdf1.sv:394) C6842 (sdf1.sv:383)     |
|                      | sub_mult_385_I8 (sdf1.sv:385)                       |
|                      | add_397_I8 (sdf1.sv:397) mult_397_I8 (sdf1.sv:397)  |
|                      | mult_398_I8 (sdf1.sv:398) sub_398_I8 (sdf1.sv:398)  |
|                      | sub_mult_386_I8 (sdf1.sv:386)                       |
|                      | sub_mult_389_I8 (sdf1.sv:389)                       |
|                      | sub_411_I8 (sdf1.sv:411) C6874 (sdf1.sv:410)        |
|                      | add_425_I8 (sdf1.sv:425) sub_412_I8 (sdf1.sv:412)   |
|                      | C6875 (sdf1.sv:410) add_426_I8 (sdf1.sv:426)        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Signed   | 11    |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Signed   | 19    |                                          |
| I12   | PI   | Signed   | 19    |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| T367  | IFO  | Signed   | 20    | $signed(1'b0) - I11 (sdf1.sv:385)        |
| T372  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( sdf1.sv:393 sdf1.sv:394 ) |
| T373  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I6 ( sdf1.sv:393 sdf1.sv:394 sdf1.sv:397 sdf1.sv:398 ) |
| T374  | IFO  | Signed   | 21    | T372 + T373 (sdf1.sv:393)                |
| T378  | IFO  | Signed   | 20    | $signed(9'b101001011) * I1 ( sdf1.sv:397 sdf1.sv:398 ) |
| T380  | IFO  | Signed   | 21    | T378 + T373 (sdf1.sv:397)                |
| T368  | IFO  | Signed   | 20    | $signed(1'b0) - I12 ( sdf1.sv:386 sdf1.sv:389 ) |
| T1069 | IFO  | Signed   | 21    | { I7, I8, I9, I10 } ? T367 : T374 : T380 : T368 (sdf1.sv:383) |
| T566  | IFO  | Signed   | 21    | $signed(1'b0) - T1069 (sdf1.sv:411)      |
| T598  | IFO  | Unsigned | 21    | { I13, I14 } ? T566 : T1069 (sdf1.sv:410) |
| T370  | IFO  | Signed   | 12    | $signed(1'b0) - I1 (sdf1.sv:390)         |
| T813  | IFO  | Signed   | 20    | T370 << 8                                |
| T371  | IFO  | Signed   | 21    | $signed(1'b0) - T813 (sdf1.sv:390)       |
| T377  | IFO  | Signed   | 21    | T373 - T372 (sdf1.sv:394)                |
| T383  | IFO  | Signed   | 21    | T378 - T373 (sdf1.sv:398)                |
| T1073 | IFO  | Signed   | 21    | { I2, I3, I4, I5 } ? T371 : T377 : T383 : T368 (sdf1.sv:383) |
| T567  | IFO  | Signed   | 21    | $signed(1'b0) - T1073 (sdf1.sv:412)      |
| T599  | IFO  | Unsigned | 21    | { I13, I14 } ? T567 : T1073 (sdf1.sv:410) |
| O1    | PO   | Unsigned | 21    | T598 + $unsigned(8'b10000000) (sdf1.sv:425) |
| O2    | PO   | Unsigned | 21    | T599 + $unsigned(8'b10000000) (sdf1.sv:426) |
==============================================================================

Datapath Report for DP_OP_1083_317_6815
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1083_317_6815  | sub_390_I9 (sdf1.sv:390)                            |
|                      | sub_mult_390_I9 (sdf1.sv:390) C6845 (sdf1.sv:383)   |
|                      | sub_394_I9 (sdf1.sv:394)                            |
|                      | mult_393_2_I9 (sdf1.sv:393)                         |
|                      | mult_394_I9 (sdf1.sv:394)                           |
|                      | mult_397_2_I9 (sdf1.sv:397)                         |
|                      | mult_398_2_I9 (sdf1.sv:398)                         |
|                      | add_393_I9 (sdf1.sv:393) mult_393_I9 (sdf1.sv:393)  |
|                      | mult_394_2_I9 (sdf1.sv:394) C6844 (sdf1.sv:383)     |
|                      | sub_mult_385_I9 (sdf1.sv:385)                       |
|                      | add_397_I9 (sdf1.sv:397) mult_397_I9 (sdf1.sv:397)  |
|                      | mult_398_I9 (sdf1.sv:398) sub_398_I9 (sdf1.sv:398)  |
|                      | sub_mult_386_I9 (sdf1.sv:386)                       |
|                      | sub_mult_389_I9 (sdf1.sv:389)                       |
|                      | sub_411_I9 (sdf1.sv:411) C6876 (sdf1.sv:410)        |
|                      | add_425_I9 (sdf1.sv:425) sub_412_I9 (sdf1.sv:412)   |
|                      | C6877 (sdf1.sv:410) add_426_I9 (sdf1.sv:426)        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Signed   | 11    |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Signed   | 19    |                                          |
| I12   | PI   | Signed   | 19    |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| T384  | IFO  | Signed   | 20    | $signed(1'b0) - I11 (sdf1.sv:385)        |
| T389  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( sdf1.sv:393 sdf1.sv:394 ) |
| T390  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I6 ( sdf1.sv:393 sdf1.sv:394 sdf1.sv:397 sdf1.sv:398 ) |
| T391  | IFO  | Signed   | 21    | T389 + T390 (sdf1.sv:393)                |
| T395  | IFO  | Signed   | 20    | $signed(9'b101001011) * I1 ( sdf1.sv:397 sdf1.sv:398 ) |
| T397  | IFO  | Signed   | 21    | T395 + T390 (sdf1.sv:397)                |
| T385  | IFO  | Signed   | 20    | $signed(1'b0) - I12 ( sdf1.sv:386 sdf1.sv:389 ) |
| T1075 | IFO  | Signed   | 21    | { I7, I8, I9, I10 } ? T384 : T391 : T397 : T385 (sdf1.sv:383) |
| T568  | IFO  | Signed   | 21    | $signed(1'b0) - T1075 (sdf1.sv:411)      |
| T600  | IFO  | Unsigned | 21    | { I13, I14 } ? T568 : T1075 (sdf1.sv:410) |
| T387  | IFO  | Signed   | 12    | $signed(1'b0) - I1 (sdf1.sv:390)         |
| T816  | IFO  | Signed   | 20    | T387 << 8                                |
| T388  | IFO  | Signed   | 21    | $signed(1'b0) - T816 (sdf1.sv:390)       |
| T394  | IFO  | Signed   | 21    | T390 - T389 (sdf1.sv:394)                |
| T400  | IFO  | Signed   | 21    | T395 - T390 (sdf1.sv:398)                |
| T1079 | IFO  | Signed   | 21    | { I2, I3, I4, I5 } ? T388 : T394 : T400 : T385 (sdf1.sv:383) |
| T569  | IFO  | Signed   | 21    | $signed(1'b0) - T1079 (sdf1.sv:412)      |
| T601  | IFO  | Unsigned | 21    | { I13, I14 } ? T569 : T1079 (sdf1.sv:410) |
| O1    | PO   | Unsigned | 21    | T600 + $unsigned(8'b10000000) (sdf1.sv:425) |
| O2    | PO   | Unsigned | 21    | T601 + $unsigned(8'b10000000) (sdf1.sv:426) |
==============================================================================

Datapath Report for DP_OP_1089_318_4511
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1089_318_4511  | sub_390_I10 (sdf1.sv:390)                           |
|                      | sub_mult_390_I10 (sdf1.sv:390) C6847 (sdf1.sv:383)  |
|                      | sub_394_I10 (sdf1.sv:394)                           |
|                      | mult_393_2_I10 (sdf1.sv:393)                        |
|                      | mult_394_I10 (sdf1.sv:394)                          |
|                      | mult_397_2_I10 (sdf1.sv:397)                        |
|                      | mult_398_2_I10 (sdf1.sv:398)                        |
|                      | add_393_I10 (sdf1.sv:393)                           |
|                      | mult_393_I10 (sdf1.sv:393)                          |
|                      | mult_394_2_I10 (sdf1.sv:394) C6846 (sdf1.sv:383)    |
|                      | sub_mult_385_I10 (sdf1.sv:385)                      |
|                      | add_397_I10 (sdf1.sv:397)                           |
|                      | mult_397_I10 (sdf1.sv:397)                          |
|                      | mult_398_I10 (sdf1.sv:398)                          |
|                      | sub_398_I10 (sdf1.sv:398)                           |
|                      | sub_mult_386_I10 (sdf1.sv:386)                      |
|                      | sub_mult_389_I10 (sdf1.sv:389)                      |
|                      | sub_411_I10 (sdf1.sv:411) C6878 (sdf1.sv:410)       |
|                      | add_425_I10 (sdf1.sv:425) sub_412_I10 (sdf1.sv:412) |
|                      | C6879 (sdf1.sv:410) add_426_I10 (sdf1.sv:426)       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Signed   | 11    |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Signed   | 19    |                                          |
| I12   | PI   | Signed   | 19    |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| T401  | IFO  | Signed   | 20    | $signed(1'b0) - I11 (sdf1.sv:385)        |
| T406  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( sdf1.sv:393 sdf1.sv:394 ) |
| T407  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I6 ( sdf1.sv:393 sdf1.sv:394 sdf1.sv:397 sdf1.sv:398 ) |
| T408  | IFO  | Signed   | 21    | T406 + T407 (sdf1.sv:393)                |
| T412  | IFO  | Signed   | 20    | $signed(9'b101001011) * I1 ( sdf1.sv:397 sdf1.sv:398 ) |
| T414  | IFO  | Signed   | 21    | T412 + T407 (sdf1.sv:397)                |
| T402  | IFO  | Signed   | 20    | $signed(1'b0) - I12 ( sdf1.sv:386 sdf1.sv:389 ) |
| T1081 | IFO  | Signed   | 21    | { I7, I8, I9, I10 } ? T401 : T408 : T414 : T402 (sdf1.sv:383) |
| T570  | IFO  | Signed   | 21    | $signed(1'b0) - T1081 (sdf1.sv:411)      |
| T602  | IFO  | Unsigned | 21    | { I13, I14 } ? T570 : T1081 (sdf1.sv:410) |
| T404  | IFO  | Signed   | 12    | $signed(1'b0) - I1 (sdf1.sv:390)         |
| T819  | IFO  | Signed   | 20    | T404 << 8                                |
| T405  | IFO  | Signed   | 21    | $signed(1'b0) - T819 (sdf1.sv:390)       |
| T411  | IFO  | Signed   | 21    | T407 - T406 (sdf1.sv:394)                |
| T417  | IFO  | Signed   | 21    | T412 - T407 (sdf1.sv:398)                |
| T1085 | IFO  | Signed   | 21    | { I2, I3, I4, I5 } ? T405 : T411 : T417 : T402 (sdf1.sv:383) |
| T571  | IFO  | Signed   | 21    | $signed(1'b0) - T1085 (sdf1.sv:412)      |
| T603  | IFO  | Unsigned | 21    | { I13, I14 } ? T571 : T1085 (sdf1.sv:410) |
| O1    | PO   | Unsigned | 21    | T602 + $unsigned(8'b10000000) (sdf1.sv:425) |
| O2    | PO   | Unsigned | 21    | T603 + $unsigned(8'b10000000) (sdf1.sv:426) |
==============================================================================

Datapath Report for DP_OP_1095_319_6303
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1095_319_6303  | sub_390_I11 (sdf1.sv:390)                           |
|                      | sub_mult_390_I11 (sdf1.sv:390) C6849 (sdf1.sv:383)  |
|                      | sub_394_I11 (sdf1.sv:394)                           |
|                      | mult_393_2_I11 (sdf1.sv:393)                        |
|                      | mult_394_I11 (sdf1.sv:394)                          |
|                      | mult_397_2_I11 (sdf1.sv:397)                        |
|                      | mult_398_2_I11 (sdf1.sv:398)                        |
|                      | add_393_I11 (sdf1.sv:393)                           |
|                      | mult_393_I11 (sdf1.sv:393)                          |
|                      | mult_394_2_I11 (sdf1.sv:394) C6848 (sdf1.sv:383)    |
|                      | sub_mult_385_I11 (sdf1.sv:385)                      |
|                      | add_397_I11 (sdf1.sv:397)                           |
|                      | mult_397_I11 (sdf1.sv:397)                          |
|                      | mult_398_I11 (sdf1.sv:398)                          |
|                      | sub_398_I11 (sdf1.sv:398)                           |
|                      | sub_mult_386_I11 (sdf1.sv:386)                      |
|                      | sub_mult_389_I11 (sdf1.sv:389)                      |
|                      | sub_411_I11 (sdf1.sv:411) C6880 (sdf1.sv:410)       |
|                      | add_425_I11 (sdf1.sv:425) sub_412_I11 (sdf1.sv:412) |
|                      | C6881 (sdf1.sv:410) add_426_I11 (sdf1.sv:426)       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Signed   | 11    |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Signed   | 19    |                                          |
| I12   | PI   | Signed   | 19    |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| T418  | IFO  | Signed   | 20    | $signed(1'b0) - I11 (sdf1.sv:385)        |
| T423  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( sdf1.sv:393 sdf1.sv:394 ) |
| T424  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I6 ( sdf1.sv:393 sdf1.sv:394 sdf1.sv:397 sdf1.sv:398 ) |
| T425  | IFO  | Signed   | 21    | T423 + T424 (sdf1.sv:393)                |
| T429  | IFO  | Signed   | 20    | $signed(9'b101001011) * I1 ( sdf1.sv:397 sdf1.sv:398 ) |
| T431  | IFO  | Signed   | 21    | T429 + T424 (sdf1.sv:397)                |
| T419  | IFO  | Signed   | 20    | $signed(1'b0) - I12 ( sdf1.sv:386 sdf1.sv:389 ) |
| T1087 | IFO  | Signed   | 21    | { I7, I8, I9, I10 } ? T418 : T425 : T431 : T419 (sdf1.sv:383) |
| T572  | IFO  | Signed   | 21    | $signed(1'b0) - T1087 (sdf1.sv:411)      |
| T604  | IFO  | Unsigned | 21    | { I13, I14 } ? T572 : T1087 (sdf1.sv:410) |
| T421  | IFO  | Signed   | 12    | $signed(1'b0) - I1 (sdf1.sv:390)         |
| T822  | IFO  | Signed   | 20    | T421 << 8                                |
| T422  | IFO  | Signed   | 21    | $signed(1'b0) - T822 (sdf1.sv:390)       |
| T428  | IFO  | Signed   | 21    | T424 - T423 (sdf1.sv:394)                |
| T434  | IFO  | Signed   | 21    | T429 - T424 (sdf1.sv:398)                |
| T1091 | IFO  | Signed   | 21    | { I2, I3, I4, I5 } ? T422 : T428 : T434 : T419 (sdf1.sv:383) |
| T573  | IFO  | Signed   | 21    | $signed(1'b0) - T1091 (sdf1.sv:412)      |
| T605  | IFO  | Unsigned | 21    | { I13, I14 } ? T573 : T1091 (sdf1.sv:410) |
| O1    | PO   | Unsigned | 21    | T604 + $unsigned(8'b10000000) (sdf1.sv:425) |
| O2    | PO   | Unsigned | 21    | T605 + $unsigned(8'b10000000) (sdf1.sv:426) |
==============================================================================

Datapath Report for DP_OP_1101_320_6047
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1101_320_6047  | sub_390_I12 (sdf1.sv:390)                           |
|                      | sub_mult_390_I12 (sdf1.sv:390) C6851 (sdf1.sv:383)  |
|                      | sub_394_I12 (sdf1.sv:394)                           |
|                      | mult_393_2_I12 (sdf1.sv:393)                        |
|                      | mult_394_I12 (sdf1.sv:394)                          |
|                      | mult_397_2_I12 (sdf1.sv:397)                        |
|                      | mult_398_2_I12 (sdf1.sv:398)                        |
|                      | add_393_I12 (sdf1.sv:393)                           |
|                      | mult_393_I12 (sdf1.sv:393)                          |
|                      | mult_394_2_I12 (sdf1.sv:394) C6850 (sdf1.sv:383)    |
|                      | sub_mult_385_I12 (sdf1.sv:385)                      |
|                      | add_397_I12 (sdf1.sv:397)                           |
|                      | mult_397_I12 (sdf1.sv:397)                          |
|                      | mult_398_I12 (sdf1.sv:398)                          |
|                      | sub_398_I12 (sdf1.sv:398)                           |
|                      | sub_mult_386_I12 (sdf1.sv:386)                      |
|                      | sub_mult_389_I12 (sdf1.sv:389)                      |
|                      | sub_411_I12 (sdf1.sv:411) C6882 (sdf1.sv:410)       |
|                      | add_425_I12 (sdf1.sv:425) sub_412_I12 (sdf1.sv:412) |
|                      | C6883 (sdf1.sv:410) add_426_I12 (sdf1.sv:426)       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Signed   | 11    |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Signed   | 19    |                                          |
| I12   | PI   | Signed   | 19    |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| T435  | IFO  | Signed   | 20    | $signed(1'b0) - I11 (sdf1.sv:385)        |
| T440  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( sdf1.sv:393 sdf1.sv:394 ) |
| T441  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I6 ( sdf1.sv:393 sdf1.sv:394 sdf1.sv:397 sdf1.sv:398 ) |
| T442  | IFO  | Signed   | 21    | T440 + T441 (sdf1.sv:393)                |
| T446  | IFO  | Signed   | 20    | $signed(9'b101001011) * I1 ( sdf1.sv:397 sdf1.sv:398 ) |
| T448  | IFO  | Signed   | 21    | T446 + T441 (sdf1.sv:397)                |
| T436  | IFO  | Signed   | 20    | $signed(1'b0) - I12 ( sdf1.sv:386 sdf1.sv:389 ) |
| T1093 | IFO  | Signed   | 21    | { I7, I8, I9, I10 } ? T435 : T442 : T448 : T436 (sdf1.sv:383) |
| T574  | IFO  | Signed   | 21    | $signed(1'b0) - T1093 (sdf1.sv:411)      |
| T606  | IFO  | Unsigned | 21    | { I13, I14 } ? T574 : T1093 (sdf1.sv:410) |
| T438  | IFO  | Signed   | 12    | $signed(1'b0) - I1 (sdf1.sv:390)         |
| T825  | IFO  | Signed   | 20    | T438 << 8                                |
| T439  | IFO  | Signed   | 21    | $signed(1'b0) - T825 (sdf1.sv:390)       |
| T445  | IFO  | Signed   | 21    | T441 - T440 (sdf1.sv:394)                |
| T451  | IFO  | Signed   | 21    | T446 - T441 (sdf1.sv:398)                |
| T1097 | IFO  | Signed   | 21    | { I2, I3, I4, I5 } ? T439 : T445 : T451 : T436 (sdf1.sv:383) |
| T575  | IFO  | Signed   | 21    | $signed(1'b0) - T1097 (sdf1.sv:412)      |
| T607  | IFO  | Unsigned | 21    | { I13, I14 } ? T575 : T1097 (sdf1.sv:410) |
| O1    | PO   | Unsigned | 21    | T606 + $unsigned(8'b10000000) (sdf1.sv:425) |
| O2    | PO   | Unsigned | 21    | T607 + $unsigned(8'b10000000) (sdf1.sv:426) |
==============================================================================

Datapath Report for DP_OP_1107_321_3743
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1107_321_3743  | sub_390_I13 (sdf1.sv:390)                           |
|                      | sub_mult_390_I13 (sdf1.sv:390) C6853 (sdf1.sv:383)  |
|                      | sub_394_I13 (sdf1.sv:394)                           |
|                      | mult_393_2_I13 (sdf1.sv:393)                        |
|                      | mult_394_I13 (sdf1.sv:394)                          |
|                      | mult_397_2_I13 (sdf1.sv:397)                        |
|                      | mult_398_2_I13 (sdf1.sv:398)                        |
|                      | add_393_I13 (sdf1.sv:393)                           |
|                      | mult_393_I13 (sdf1.sv:393)                          |
|                      | mult_394_2_I13 (sdf1.sv:394) C6852 (sdf1.sv:383)    |
|                      | sub_mult_385_I13 (sdf1.sv:385)                      |
|                      | add_397_I13 (sdf1.sv:397)                           |
|                      | mult_397_I13 (sdf1.sv:397)                          |
|                      | mult_398_I13 (sdf1.sv:398)                          |
|                      | sub_398_I13 (sdf1.sv:398)                           |
|                      | sub_mult_386_I13 (sdf1.sv:386)                      |
|                      | sub_mult_389_I13 (sdf1.sv:389)                      |
|                      | sub_411_I13 (sdf1.sv:411) C6884 (sdf1.sv:410)       |
|                      | add_425_I13 (sdf1.sv:425) sub_412_I13 (sdf1.sv:412) |
|                      | C6885 (sdf1.sv:410) add_426_I13 (sdf1.sv:426)       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Signed   | 11    |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Signed   | 19    |                                          |
| I12   | PI   | Signed   | 19    |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| T452  | IFO  | Signed   | 20    | $signed(1'b0) - I11 (sdf1.sv:385)        |
| T457  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( sdf1.sv:393 sdf1.sv:394 ) |
| T458  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I6 ( sdf1.sv:393 sdf1.sv:394 sdf1.sv:397 sdf1.sv:398 ) |
| T459  | IFO  | Signed   | 21    | T457 + T458 (sdf1.sv:393)                |
| T463  | IFO  | Signed   | 20    | $signed(9'b101001011) * I1 ( sdf1.sv:397 sdf1.sv:398 ) |
| T465  | IFO  | Signed   | 21    | T463 + T458 (sdf1.sv:397)                |
| T453  | IFO  | Signed   | 20    | $signed(1'b0) - I12 ( sdf1.sv:386 sdf1.sv:389 ) |
| T1099 | IFO  | Signed   | 21    | { I7, I8, I9, I10 } ? T452 : T459 : T465 : T453 (sdf1.sv:383) |
| T576  | IFO  | Signed   | 21    | $signed(1'b0) - T1099 (sdf1.sv:411)      |
| T608  | IFO  | Unsigned | 21    | { I13, I14 } ? T576 : T1099 (sdf1.sv:410) |
| T455  | IFO  | Signed   | 12    | $signed(1'b0) - I1 (sdf1.sv:390)         |
| T828  | IFO  | Signed   | 20    | T455 << 8                                |
| T456  | IFO  | Signed   | 21    | $signed(1'b0) - T828 (sdf1.sv:390)       |
| T462  | IFO  | Signed   | 21    | T458 - T457 (sdf1.sv:394)                |
| T468  | IFO  | Signed   | 21    | T463 - T458 (sdf1.sv:398)                |
| T1103 | IFO  | Signed   | 21    | { I2, I3, I4, I5 } ? T456 : T462 : T468 : T453 (sdf1.sv:383) |
| T577  | IFO  | Signed   | 21    | $signed(1'b0) - T1103 (sdf1.sv:412)      |
| T609  | IFO  | Unsigned | 21    | { I13, I14 } ? T577 : T1103 (sdf1.sv:410) |
| O1    | PO   | Unsigned | 21    | T608 + $unsigned(8'b10000000) (sdf1.sv:425) |
| O2    | PO   | Unsigned | 21    | T609 + $unsigned(8'b10000000) (sdf1.sv:426) |
==============================================================================

Datapath Report for DP_OP_1113_322_5365
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1113_322_5365  | sub_390_I14 (sdf1.sv:390)                           |
|                      | sub_mult_390_I14 (sdf1.sv:390) C6855 (sdf1.sv:383)  |
|                      | sub_394_I14 (sdf1.sv:394)                           |
|                      | mult_393_2_I14 (sdf1.sv:393)                        |
|                      | mult_394_I14 (sdf1.sv:394)                          |
|                      | mult_397_2_I14 (sdf1.sv:397)                        |
|                      | mult_398_2_I14 (sdf1.sv:398)                        |
|                      | add_393_I14 (sdf1.sv:393)                           |
|                      | mult_393_I14 (sdf1.sv:393)                          |
|                      | mult_394_2_I14 (sdf1.sv:394) C6854 (sdf1.sv:383)    |
|                      | sub_mult_385_I14 (sdf1.sv:385)                      |
|                      | add_397_I14 (sdf1.sv:397)                           |
|                      | mult_397_I14 (sdf1.sv:397)                          |
|                      | mult_398_I14 (sdf1.sv:398)                          |
|                      | sub_398_I14 (sdf1.sv:398)                           |
|                      | sub_mult_386_I14 (sdf1.sv:386)                      |
|                      | sub_mult_389_I14 (sdf1.sv:389)                      |
|                      | sub_411_I14 (sdf1.sv:411) C6886 (sdf1.sv:410)       |
|                      | add_425_I14 (sdf1.sv:425) sub_412_I14 (sdf1.sv:412) |
|                      | C6887 (sdf1.sv:410) add_426_I14 (sdf1.sv:426)       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Signed   | 11    |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Signed   | 19    |                                          |
| I12   | PI   | Signed   | 19    |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| T469  | IFO  | Signed   | 20    | $signed(1'b0) - I11 (sdf1.sv:385)        |
| T474  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( sdf1.sv:393 sdf1.sv:394 ) |
| T475  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I6 ( sdf1.sv:393 sdf1.sv:394 sdf1.sv:397 sdf1.sv:398 ) |
| T476  | IFO  | Signed   | 21    | T474 + T475 (sdf1.sv:393)                |
| T480  | IFO  | Signed   | 20    | $signed(9'b101001011) * I1 ( sdf1.sv:397 sdf1.sv:398 ) |
| T482  | IFO  | Signed   | 21    | T480 + T475 (sdf1.sv:397)                |
| T470  | IFO  | Signed   | 20    | $signed(1'b0) - I12 ( sdf1.sv:386 sdf1.sv:389 ) |
| T1105 | IFO  | Signed   | 21    | { I7, I8, I9, I10 } ? T469 : T476 : T482 : T470 (sdf1.sv:383) |
| T578  | IFO  | Signed   | 21    | $signed(1'b0) - T1105 (sdf1.sv:411)      |
| T610  | IFO  | Unsigned | 21    | { I13, I14 } ? T578 : T1105 (sdf1.sv:410) |
| T472  | IFO  | Signed   | 12    | $signed(1'b0) - I1 (sdf1.sv:390)         |
| T831  | IFO  | Signed   | 20    | T472 << 8                                |
| T473  | IFO  | Signed   | 21    | $signed(1'b0) - T831 (sdf1.sv:390)       |
| T479  | IFO  | Signed   | 21    | T475 - T474 (sdf1.sv:394)                |
| T485  | IFO  | Signed   | 21    | T480 - T475 (sdf1.sv:398)                |
| T1109 | IFO  | Signed   | 21    | { I2, I3, I4, I5 } ? T473 : T479 : T485 : T470 (sdf1.sv:383) |
| T579  | IFO  | Signed   | 21    | $signed(1'b0) - T1109 (sdf1.sv:412)      |
| T611  | IFO  | Unsigned | 21    | { I13, I14 } ? T579 : T1109 (sdf1.sv:410) |
| O1    | PO   | Unsigned | 21    | T610 + $unsigned(8'b10000000) (sdf1.sv:425) |
| O2    | PO   | Unsigned | 21    | T611 + $unsigned(8'b10000000) (sdf1.sv:426) |
==============================================================================

Datapath Report for DP_OP_1047_311_4289
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1047_311_4289  | sub_390_I3 (sdf1.sv:390)                            |
|                      | sub_mult_390_I3 (sdf1.sv:390) C6833 (sdf1.sv:383)   |
|                      | sub_394_I3 (sdf1.sv:394)                            |
|                      | mult_393_2_I3 (sdf1.sv:393)                         |
|                      | mult_394_I3 (sdf1.sv:394)                           |
|                      | mult_397_2_I3 (sdf1.sv:397)                         |
|                      | mult_398_2_I3 (sdf1.sv:398)                         |
|                      | add_393_I3 (sdf1.sv:393) mult_393_I3 (sdf1.sv:393)  |
|                      | mult_394_2_I3 (sdf1.sv:394) C6832 (sdf1.sv:383)     |
|                      | sub_mult_385_I3 (sdf1.sv:385)                       |
|                      | add_397_I3 (sdf1.sv:397) mult_397_I3 (sdf1.sv:397)  |
|                      | mult_398_I3 (sdf1.sv:398) sub_398_I3 (sdf1.sv:398)  |
|                      | sub_mult_386_I3 (sdf1.sv:386)                       |
|                      | sub_mult_389_I3 (sdf1.sv:389)                       |
|                      | sub_411_I3 (sdf1.sv:411) C6864 (sdf1.sv:410)        |
|                      | add_425_I3 (sdf1.sv:425) sub_412_I3 (sdf1.sv:412)   |
|                      | C6865 (sdf1.sv:410) add_426_I3 (sdf1.sv:426)        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Signed   | 11    |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Signed   | 19    |                                          |
| I12   | PI   | Signed   | 19    |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| T282  | IFO  | Signed   | 20    | $signed(1'b0) - I11 (sdf1.sv:385)        |
| T287  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( sdf1.sv:393 sdf1.sv:394 ) |
| T288  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I6 ( sdf1.sv:393 sdf1.sv:394 sdf1.sv:397 sdf1.sv:398 ) |
| T289  | IFO  | Signed   | 21    | T287 + T288 (sdf1.sv:393)                |
| T293  | IFO  | Signed   | 20    | $signed(9'b101001011) * I1 ( sdf1.sv:397 sdf1.sv:398 ) |
| T295  | IFO  | Signed   | 21    | T293 + T288 (sdf1.sv:397)                |
| T283  | IFO  | Signed   | 20    | $signed(1'b0) - I12 ( sdf1.sv:386 sdf1.sv:389 ) |
| T1039 | IFO  | Signed   | 21    | { I7, I8, I9, I10 } ? T282 : T289 : T295 : T283 (sdf1.sv:383) |
| T556  | IFO  | Signed   | 21    | $signed(1'b0) - T1039 (sdf1.sv:411)      |
| T588  | IFO  | Unsigned | 21    | { I13, I14 } ? T556 : T1039 (sdf1.sv:410) |
| T285  | IFO  | Signed   | 12    | $signed(1'b0) - I1 (sdf1.sv:390)         |
| T798  | IFO  | Signed   | 20    | T285 << 8                                |
| T286  | IFO  | Signed   | 21    | $signed(1'b0) - T798 (sdf1.sv:390)       |
| T292  | IFO  | Signed   | 21    | T288 - T287 (sdf1.sv:394)                |
| T298  | IFO  | Signed   | 21    | T293 - T288 (sdf1.sv:398)                |
| T1043 | IFO  | Signed   | 21    | { I2, I3, I4, I5 } ? T286 : T292 : T298 : T283 (sdf1.sv:383) |
| T557  | IFO  | Signed   | 21    | $signed(1'b0) - T1043 (sdf1.sv:412)      |
| T589  | IFO  | Unsigned | 21    | { I13, I14 } ? T557 : T1043 (sdf1.sv:410) |
| O1    | PO   | Unsigned | 21    | T588 + $unsigned(8'b10000000) (sdf1.sv:425) |
| O2    | PO   | Unsigned | 21    | T589 + $unsigned(8'b10000000) (sdf1.sv:426) |
==============================================================================

Datapath Report for DP_OP_1125_325_1303
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1125_325_1303  | sub_390_I16 (sdf1.sv:390)                           |
|                      | sub_mult_390_I16 (sdf1.sv:390) C6859 (sdf1.sv:383)  |
|                      | sub_394_I16 (sdf1.sv:394)                           |
|                      | mult_393_2_I16 (sdf1.sv:393)                        |
|                      | mult_394_I16 (sdf1.sv:394)                          |
|                      | mult_397_2_I16 (sdf1.sv:397)                        |
|                      | mult_398_2_I16 (sdf1.sv:398)                        |
|                      | add_393_I16 (sdf1.sv:393)                           |
|                      | mult_393_I16 (sdf1.sv:393)                          |
|                      | mult_394_2_I16 (sdf1.sv:394) C6858 (sdf1.sv:383)    |
|                      | sub_mult_385_I16 (sdf1.sv:385)                      |
|                      | add_397_I16 (sdf1.sv:397)                           |
|                      | mult_397_I16 (sdf1.sv:397)                          |
|                      | mult_398_I16 (sdf1.sv:398)                          |
|                      | sub_398_I16 (sdf1.sv:398)                           |
|                      | sub_mult_386_I16 (sdf1.sv:386)                      |
|                      | sub_mult_389_I16 (sdf1.sv:389)                      |
|                      | sub_411_I16 (sdf1.sv:411) C6890 (sdf1.sv:410)       |
|                      | add_425_I16 (sdf1.sv:425) sub_412_I16 (sdf1.sv:412) |
|                      | C6891 (sdf1.sv:410) add_426_I16 (sdf1.sv:426)       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Signed   | 11    |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Signed   | 19    |                                          |
| I12   | PI   | Signed   | 19    |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| T503  | IFO  | Signed   | 20    | $signed(1'b0) - I11 (sdf1.sv:385)        |
| T508  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( sdf1.sv:393 sdf1.sv:394 ) |
| T509  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I6 ( sdf1.sv:393 sdf1.sv:394 sdf1.sv:397 sdf1.sv:398 ) |
| T510  | IFO  | Signed   | 21    | T508 + T509 (sdf1.sv:393)                |
| T514  | IFO  | Signed   | 20    | $signed(9'b101001011) * I1 ( sdf1.sv:397 sdf1.sv:398 ) |
| T516  | IFO  | Signed   | 21    | T514 + T509 (sdf1.sv:397)                |
| T504  | IFO  | Signed   | 20    | $signed(1'b0) - I12 ( sdf1.sv:386 sdf1.sv:389 ) |
| T1117 | IFO  | Signed   | 21    | { I7, I8, I9, I10 } ? T503 : T510 : T516 : T504 (sdf1.sv:383) |
| T582  | IFO  | Signed   | 21    | $signed(1'b0) - T1117 (sdf1.sv:411)      |
| T614  | IFO  | Unsigned | 21    | { I13, I14 } ? T582 : T1117 (sdf1.sv:410) |
| T506  | IFO  | Signed   | 12    | $signed(1'b0) - I1 (sdf1.sv:390)         |
| T837  | IFO  | Signed   | 20    | T506 << 8                                |
| T507  | IFO  | Signed   | 21    | $signed(1'b0) - T837 (sdf1.sv:390)       |
| T513  | IFO  | Signed   | 21    | T509 - T508 (sdf1.sv:394)                |
| T519  | IFO  | Signed   | 21    | T514 - T509 (sdf1.sv:398)                |
| T1121 | IFO  | Signed   | 21    | { I2, I3, I4, I5 } ? T507 : T513 : T519 : T504 (sdf1.sv:383) |
| T583  | IFO  | Signed   | 21    | $signed(1'b0) - T1121 (sdf1.sv:412)      |
| T615  | IFO  | Unsigned | 21    | { I13, I14 } ? T583 : T1121 (sdf1.sv:410) |
| O1    | PO   | Unsigned | 21    | T614 + $unsigned(8'b10000000) (sdf1.sv:425) |
| O2    | PO   | Unsigned | 21    | T615 + $unsigned(8'b10000000) (sdf1.sv:426) |
==============================================================================

Datapath Report for DP_OP_1119_323_9478
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1119_323_9478  | sub_390_I15 (sdf1.sv:390)                           |
|                      | sub_mult_390_I15 (sdf1.sv:390) C6857 (sdf1.sv:383)  |
|                      | sub_394_I15 (sdf1.sv:394)                           |
|                      | mult_393_2_I15 (sdf1.sv:393)                        |
|                      | mult_394_I15 (sdf1.sv:394)                          |
|                      | mult_397_2_I15 (sdf1.sv:397)                        |
|                      | mult_398_2_I15 (sdf1.sv:398)                        |
|                      | add_393_I15 (sdf1.sv:393)                           |
|                      | mult_393_I15 (sdf1.sv:393)                          |
|                      | mult_394_2_I15 (sdf1.sv:394) C6856 (sdf1.sv:383)    |
|                      | sub_mult_385_I15 (sdf1.sv:385)                      |
|                      | add_397_I15 (sdf1.sv:397)                           |
|                      | mult_397_I15 (sdf1.sv:397)                          |
|                      | mult_398_I15 (sdf1.sv:398)                          |
|                      | sub_398_I15 (sdf1.sv:398)                           |
|                      | sub_mult_386_I15 (sdf1.sv:386)                      |
|                      | sub_mult_389_I15 (sdf1.sv:389)                      |
|                      | sub_411_I15 (sdf1.sv:411) C6888 (sdf1.sv:410)       |
|                      | add_425_I15 (sdf1.sv:425) sub_412_I15 (sdf1.sv:412) |
|                      | C6889 (sdf1.sv:410) add_426_I15 (sdf1.sv:426)       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Signed   | 11    |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Signed   | 19    |                                          |
| I12   | PI   | Signed   | 19    |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| T486  | IFO  | Signed   | 20    | $signed(1'b0) - I11 (sdf1.sv:385)        |
| T491  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( sdf1.sv:393 sdf1.sv:394 ) |
| T492  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I6 ( sdf1.sv:393 sdf1.sv:394 sdf1.sv:397 sdf1.sv:398 ) |
| T493  | IFO  | Signed   | 21    | T491 + T492 (sdf1.sv:393)                |
| T497  | IFO  | Signed   | 20    | $signed(9'b101001011) * I1 ( sdf1.sv:397 sdf1.sv:398 ) |
| T499  | IFO  | Signed   | 21    | T497 + T492 (sdf1.sv:397)                |
| T487  | IFO  | Signed   | 20    | $signed(1'b0) - I12 ( sdf1.sv:386 sdf1.sv:389 ) |
| T1111 | IFO  | Signed   | 21    | { I7, I8, I9, I10 } ? T486 : T493 : T499 : T487 (sdf1.sv:383) |
| T580  | IFO  | Signed   | 21    | $signed(1'b0) - T1111 (sdf1.sv:411)      |
| T612  | IFO  | Unsigned | 21    | { I13, I14 } ? T580 : T1111 (sdf1.sv:410) |
| T489  | IFO  | Signed   | 12    | $signed(1'b0) - I1 (sdf1.sv:390)         |
| T834  | IFO  | Signed   | 20    | T489 << 8                                |
| T490  | IFO  | Signed   | 21    | $signed(1'b0) - T834 (sdf1.sv:390)       |
| T496  | IFO  | Signed   | 21    | T492 - T491 (sdf1.sv:394)                |
| T502  | IFO  | Signed   | 21    | T497 - T492 (sdf1.sv:398)                |
| T1115 | IFO  | Signed   | 21    | { I2, I3, I4, I5 } ? T490 : T496 : T502 : T487 (sdf1.sv:383) |
| T581  | IFO  | Signed   | 21    | $signed(1'b0) - T1115 (sdf1.sv:412)      |
| T613  | IFO  | Unsigned | 21    | { I13, I14 } ? T581 : T1115 (sdf1.sv:410) |
| O1    | PO   | Unsigned | 21    | T612 + $unsigned(8'b10000000) (sdf1.sv:425) |
| O2    | PO   | Unsigned | 21    | T613 + $unsigned(8'b10000000) (sdf1.sv:426) |
==============================================================================

Datapath Report for DP_OP_1065_314_7583
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1065_314_7583  | sub_390_I6 (sdf1.sv:390)                            |
|                      | sub_mult_390_I6 (sdf1.sv:390) C6839 (sdf1.sv:383)   |
|                      | sub_394_I6 (sdf1.sv:394)                            |
|                      | mult_393_2_I6 (sdf1.sv:393)                         |
|                      | mult_394_I6 (sdf1.sv:394)                           |
|                      | mult_397_2_I6 (sdf1.sv:397)                         |
|                      | mult_398_2_I6 (sdf1.sv:398)                         |
|                      | add_393_I6 (sdf1.sv:393) mult_393_I6 (sdf1.sv:393)  |
|                      | mult_394_2_I6 (sdf1.sv:394) C6838 (sdf1.sv:383)     |
|                      | sub_mult_385_I6 (sdf1.sv:385)                       |
|                      | add_397_I6 (sdf1.sv:397) mult_397_I6 (sdf1.sv:397)  |
|                      | mult_398_I6 (sdf1.sv:398) sub_398_I6 (sdf1.sv:398)  |
|                      | sub_mult_386_I6 (sdf1.sv:386)                       |
|                      | sub_mult_389_I6 (sdf1.sv:389)                       |
|                      | sub_411_I6 (sdf1.sv:411) C6870 (sdf1.sv:410)        |
|                      | add_425_I6 (sdf1.sv:425) sub_412_I6 (sdf1.sv:412)   |
|                      | C6871 (sdf1.sv:410) add_426_I6 (sdf1.sv:426)        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Signed   | 11    |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Signed   | 19    |                                          |
| I12   | PI   | Signed   | 19    |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| T333  | IFO  | Signed   | 20    | $signed(1'b0) - I11 (sdf1.sv:385)        |
| T338  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( sdf1.sv:393 sdf1.sv:394 ) |
| T339  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I6 ( sdf1.sv:393 sdf1.sv:394 sdf1.sv:397 sdf1.sv:398 ) |
| T340  | IFO  | Signed   | 21    | T338 + T339 (sdf1.sv:393)                |
| T344  | IFO  | Signed   | 20    | $signed(9'b101001011) * I1 ( sdf1.sv:397 sdf1.sv:398 ) |
| T346  | IFO  | Signed   | 21    | T344 + T339 (sdf1.sv:397)                |
| T334  | IFO  | Signed   | 20    | $signed(1'b0) - I12 ( sdf1.sv:386 sdf1.sv:389 ) |
| T1057 | IFO  | Signed   | 21    | { I7, I8, I9, I10 } ? T333 : T340 : T346 : T334 (sdf1.sv:383) |
| T562  | IFO  | Signed   | 21    | $signed(1'b0) - T1057 (sdf1.sv:411)      |
| T594  | IFO  | Unsigned | 21    | { I13, I14 } ? T562 : T1057 (sdf1.sv:410) |
| T336  | IFO  | Signed   | 12    | $signed(1'b0) - I1 (sdf1.sv:390)         |
| T807  | IFO  | Signed   | 20    | T336 << 8                                |
| T337  | IFO  | Signed   | 21    | $signed(1'b0) - T807 (sdf1.sv:390)       |
| T343  | IFO  | Signed   | 21    | T339 - T338 (sdf1.sv:394)                |
| T349  | IFO  | Signed   | 21    | T344 - T339 (sdf1.sv:398)                |
| T1061 | IFO  | Signed   | 21    | { I2, I3, I4, I5 } ? T337 : T343 : T349 : T334 (sdf1.sv:383) |
| T563  | IFO  | Signed   | 21    | $signed(1'b0) - T1061 (sdf1.sv:412)      |
| T595  | IFO  | Unsigned | 21    | { I13, I14 } ? T563 : T1061 (sdf1.sv:410) |
| O1    | PO   | Unsigned | 21    | T594 + $unsigned(8'b10000000) (sdf1.sv:425) |
| O2    | PO   | Unsigned | 21    | T595 + $unsigned(8'b10000000) (sdf1.sv:426) |
==============================================================================

Datapath Report for DP_OP_1059_313_5791
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1059_313_5791  | sub_390_I5 (sdf1.sv:390)                            |
|                      | sub_mult_390_I5 (sdf1.sv:390) C6837 (sdf1.sv:383)   |
|                      | sub_394_I5 (sdf1.sv:394)                            |
|                      | mult_393_2_I5 (sdf1.sv:393)                         |
|                      | mult_394_I5 (sdf1.sv:394)                           |
|                      | mult_397_2_I5 (sdf1.sv:397)                         |
|                      | mult_398_2_I5 (sdf1.sv:398)                         |
|                      | add_393_I5 (sdf1.sv:393) mult_393_I5 (sdf1.sv:393)  |
|                      | mult_394_2_I5 (sdf1.sv:394) C6836 (sdf1.sv:383)     |
|                      | sub_mult_385_I5 (sdf1.sv:385)                       |
|                      | add_397_I5 (sdf1.sv:397) mult_397_I5 (sdf1.sv:397)  |
|                      | mult_398_I5 (sdf1.sv:398) sub_398_I5 (sdf1.sv:398)  |
|                      | sub_mult_386_I5 (sdf1.sv:386)                       |
|                      | sub_mult_389_I5 (sdf1.sv:389)                       |
|                      | sub_411_I5 (sdf1.sv:411) C6868 (sdf1.sv:410)        |
|                      | add_425_I5 (sdf1.sv:425) sub_412_I5 (sdf1.sv:412)   |
|                      | C6869 (sdf1.sv:410) add_426_I5 (sdf1.sv:426)        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Signed   | 11    |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Signed   | 19    |                                          |
| I12   | PI   | Signed   | 19    |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| T316  | IFO  | Signed   | 20    | $signed(1'b0) - I11 (sdf1.sv:385)        |
| T321  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( sdf1.sv:393 sdf1.sv:394 ) |
| T322  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I6 ( sdf1.sv:393 sdf1.sv:394 sdf1.sv:397 sdf1.sv:398 ) |
| T323  | IFO  | Signed   | 21    | T321 + T322 (sdf1.sv:393)                |
| T327  | IFO  | Signed   | 20    | $signed(9'b101001011) * I1 ( sdf1.sv:397 sdf1.sv:398 ) |
| T329  | IFO  | Signed   | 21    | T327 + T322 (sdf1.sv:397)                |
| T317  | IFO  | Signed   | 20    | $signed(1'b0) - I12 ( sdf1.sv:386 sdf1.sv:389 ) |
| T1051 | IFO  | Signed   | 21    | { I7, I8, I9, I10 } ? T316 : T323 : T329 : T317 (sdf1.sv:383) |
| T560  | IFO  | Signed   | 21    | $signed(1'b0) - T1051 (sdf1.sv:411)      |
| T592  | IFO  | Unsigned | 21    | { I13, I14 } ? T560 : T1051 (sdf1.sv:410) |
| T319  | IFO  | Signed   | 12    | $signed(1'b0) - I1 (sdf1.sv:390)         |
| T804  | IFO  | Signed   | 20    | T319 << 8                                |
| T320  | IFO  | Signed   | 21    | $signed(1'b0) - T804 (sdf1.sv:390)       |
| T326  | IFO  | Signed   | 21    | T322 - T321 (sdf1.sv:394)                |
| T332  | IFO  | Signed   | 21    | T327 - T322 (sdf1.sv:398)                |
| T1055 | IFO  | Signed   | 21    | { I2, I3, I4, I5 } ? T320 : T326 : T332 : T317 (sdf1.sv:383) |
| T561  | IFO  | Signed   | 21    | $signed(1'b0) - T1055 (sdf1.sv:412)      |
| T593  | IFO  | Unsigned | 21    | { I13, I14 } ? T561 : T1055 (sdf1.sv:410) |
| O1    | PO   | Unsigned | 21    | T592 + $unsigned(8'b10000000) (sdf1.sv:425) |
| O2    | PO   | Unsigned | 21    | T593 + $unsigned(8'b10000000) (sdf1.sv:426) |
==============================================================================

Datapath Report for DP_OP_1053_312_8095
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1053_312_8095  | sub_390_I4 (sdf1.sv:390)                            |
|                      | sub_mult_390_I4 (sdf1.sv:390) C6835 (sdf1.sv:383)   |
|                      | sub_394_I4 (sdf1.sv:394)                            |
|                      | mult_393_2_I4 (sdf1.sv:393)                         |
|                      | mult_394_I4 (sdf1.sv:394)                           |
|                      | mult_397_2_I4 (sdf1.sv:397)                         |
|                      | mult_398_2_I4 (sdf1.sv:398)                         |
|                      | add_393_I4 (sdf1.sv:393) mult_393_I4 (sdf1.sv:393)  |
|                      | mult_394_2_I4 (sdf1.sv:394) C6834 (sdf1.sv:383)     |
|                      | sub_mult_385_I4 (sdf1.sv:385)                       |
|                      | add_397_I4 (sdf1.sv:397) mult_397_I4 (sdf1.sv:397)  |
|                      | mult_398_I4 (sdf1.sv:398) sub_398_I4 (sdf1.sv:398)  |
|                      | sub_mult_386_I4 (sdf1.sv:386)                       |
|                      | sub_mult_389_I4 (sdf1.sv:389)                       |
|                      | sub_411_I4 (sdf1.sv:411) C6866 (sdf1.sv:410)        |
|                      | add_425_I4 (sdf1.sv:425) sub_412_I4 (sdf1.sv:412)   |
|                      | C6867 (sdf1.sv:410) add_426_I4 (sdf1.sv:426)        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Signed   | 11    |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Signed   | 19    |                                          |
| I12   | PI   | Signed   | 19    |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| T299  | IFO  | Signed   | 20    | $signed(1'b0) - I11 (sdf1.sv:385)        |
| T304  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( sdf1.sv:393 sdf1.sv:394 ) |
| T305  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I6 ( sdf1.sv:393 sdf1.sv:394 sdf1.sv:397 sdf1.sv:398 ) |
| T306  | IFO  | Signed   | 21    | T304 + T305 (sdf1.sv:393)                |
| T310  | IFO  | Signed   | 20    | $signed(9'b101001011) * I1 ( sdf1.sv:397 sdf1.sv:398 ) |
| T312  | IFO  | Signed   | 21    | T310 + T305 (sdf1.sv:397)                |
| T300  | IFO  | Signed   | 20    | $signed(1'b0) - I12 ( sdf1.sv:386 sdf1.sv:389 ) |
| T1045 | IFO  | Signed   | 21    | { I7, I8, I9, I10 } ? T299 : T306 : T312 : T300 (sdf1.sv:383) |
| T558  | IFO  | Signed   | 21    | $signed(1'b0) - T1045 (sdf1.sv:411)      |
| T590  | IFO  | Unsigned | 21    | { I13, I14 } ? T558 : T1045 (sdf1.sv:410) |
| T302  | IFO  | Signed   | 12    | $signed(1'b0) - I1 (sdf1.sv:390)         |
| T801  | IFO  | Signed   | 20    | T302 << 8                                |
| T303  | IFO  | Signed   | 21    | $signed(1'b0) - T801 (sdf1.sv:390)       |
| T309  | IFO  | Signed   | 21    | T305 - T304 (sdf1.sv:394)                |
| T315  | IFO  | Signed   | 21    | T310 - T305 (sdf1.sv:398)                |
| T1049 | IFO  | Signed   | 21    | { I2, I3, I4, I5 } ? T303 : T309 : T315 : T300 (sdf1.sv:383) |
| T559  | IFO  | Signed   | 21    | $signed(1'b0) - T1049 (sdf1.sv:412)      |
| T591  | IFO  | Unsigned | 21    | { I13, I14 } ? T559 : T1049 (sdf1.sv:410) |
| O1    | PO   | Unsigned | 21    | T590 + $unsigned(8'b10000000) (sdf1.sv:425) |
| O2    | PO   | Unsigned | 21    | T591 + $unsigned(8'b10000000) (sdf1.sv:426) |
==============================================================================

Datapath Report for DP_OP_1041_310_6593
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1041_310_6593  | sub_390_I2 (sdf1.sv:390)                            |
|                      | sub_mult_390_I2 (sdf1.sv:390) C6831 (sdf1.sv:383)   |
|                      | sub_394_I2 (sdf1.sv:394)                            |
|                      | mult_393_2_I2 (sdf1.sv:393)                         |
|                      | mult_394_I2 (sdf1.sv:394)                           |
|                      | mult_397_2_I2 (sdf1.sv:397)                         |
|                      | mult_398_2_I2 (sdf1.sv:398)                         |
|                      | add_393_I2 (sdf1.sv:393) mult_393_I2 (sdf1.sv:393)  |
|                      | mult_394_2_I2 (sdf1.sv:394) C6830 (sdf1.sv:383)     |
|                      | sub_mult_385_I2 (sdf1.sv:385)                       |
|                      | add_397_I2 (sdf1.sv:397) mult_397_I2 (sdf1.sv:397)  |
|                      | mult_398_I2 (sdf1.sv:398) sub_398_I2 (sdf1.sv:398)  |
|                      | sub_mult_386_I2 (sdf1.sv:386)                       |
|                      | sub_mult_389_I2 (sdf1.sv:389)                       |
|                      | sub_411_I2 (sdf1.sv:411) C6862 (sdf1.sv:410)        |
|                      | add_425_I2 (sdf1.sv:425) sub_412_I2 (sdf1.sv:412)   |
|                      | C6863 (sdf1.sv:410) add_426_I2 (sdf1.sv:426)        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Signed   | 11    |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Signed   | 19    |                                          |
| I12   | PI   | Signed   | 19    |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| T265  | IFO  | Signed   | 20    | $signed(1'b0) - I11 (sdf1.sv:385)        |
| T270  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( sdf1.sv:393 sdf1.sv:394 ) |
| T271  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I6 ( sdf1.sv:393 sdf1.sv:394 sdf1.sv:397 sdf1.sv:398 ) |
| T272  | IFO  | Signed   | 21    | T270 + T271 (sdf1.sv:393)                |
| T276  | IFO  | Signed   | 20    | $signed(9'b101001011) * I1 ( sdf1.sv:397 sdf1.sv:398 ) |
| T278  | IFO  | Signed   | 21    | T276 + T271 (sdf1.sv:397)                |
| T266  | IFO  | Signed   | 20    | $signed(1'b0) - I12 ( sdf1.sv:386 sdf1.sv:389 ) |
| T1033 | IFO  | Signed   | 21    | { I7, I8, I9, I10 } ? T265 : T272 : T278 : T266 (sdf1.sv:383) |
| T554  | IFO  | Signed   | 21    | $signed(1'b0) - T1033 (sdf1.sv:411)      |
| T586  | IFO  | Unsigned | 21    | { I13, I14 } ? T554 : T1033 (sdf1.sv:410) |
| T268  | IFO  | Signed   | 12    | $signed(1'b0) - I1 (sdf1.sv:390)         |
| T795  | IFO  | Signed   | 20    | T268 << 8                                |
| T269  | IFO  | Signed   | 21    | $signed(1'b0) - T795 (sdf1.sv:390)       |
| T275  | IFO  | Signed   | 21    | T271 - T270 (sdf1.sv:394)                |
| T281  | IFO  | Signed   | 21    | T276 - T271 (sdf1.sv:398)                |
| T1037 | IFO  | Signed   | 21    | { I2, I3, I4, I5 } ? T269 : T275 : T281 : T266 (sdf1.sv:383) |
| T555  | IFO  | Signed   | 21    | $signed(1'b0) - T1037 (sdf1.sv:412)      |
| T587  | IFO  | Unsigned | 21    | { I13, I14 } ? T555 : T1037 (sdf1.sv:410) |
| O1    | PO   | Unsigned | 21    | T586 + $unsigned(8'b10000000) (sdf1.sv:425) |
| O2    | PO   | Unsigned | 21    | T587 + $unsigned(8'b10000000) (sdf1.sv:426) |
==============================================================================

Datapath Report for DP_OP_1035_324_6849
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1035_324_6849  | sub_390 (sdf1.sv:390) sub_mult_390 (sdf1.sv:390)    |
|                      | C6829 (sdf1.sv:383) sub_394 (sdf1.sv:394)           |
|                      | mult_393_2 (sdf1.sv:393) mult_394 (sdf1.sv:394)     |
|                      | mult_397_2 (sdf1.sv:397) mult_398_2 (sdf1.sv:398)   |
|                      | add_393 (sdf1.sv:393) mult_393 (sdf1.sv:393)        |
|                      | mult_394_2 (sdf1.sv:394) C6828 (sdf1.sv:383)        |
|                      | sub_mult_385 (sdf1.sv:385) add_397 (sdf1.sv:397)    |
|                      | mult_397 (sdf1.sv:397) mult_398 (sdf1.sv:398)       |
|                      | sub_398 (sdf1.sv:398) sub_mult_386 (sdf1.sv:386)    |
|                      | sub_mult_389 (sdf1.sv:389) sub_411 (sdf1.sv:411)    |
|                      | C6860 (sdf1.sv:410) add_425 (sdf1.sv:425)           |
|                      | sub_412 (sdf1.sv:412) C6861 (sdf1.sv:410)           |
|                      | add_426 (sdf1.sv:426)                               |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Signed   | 11    |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Signed   | 19    |                                          |
| I12   | PI   | Signed   | 19    |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| T248  | IFO  | Signed   | 20    | $signed(1'b0) - I11 (sdf1.sv:385)        |
| T253  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I1 ( sdf1.sv:393 sdf1.sv:394 ) |
| T254  | IFO  | Signed   | 20    | $unsigned(8'b10110101) * I6 ( sdf1.sv:393 sdf1.sv:394 sdf1.sv:397 sdf1.sv:398 ) |
| T255  | IFO  | Signed   | 21    | T253 + T254 (sdf1.sv:393)                |
| T259  | IFO  | Signed   | 20    | $signed(9'b101001011) * I1 ( sdf1.sv:397 sdf1.sv:398 ) |
| T261  | IFO  | Signed   | 21    | T259 + T254 (sdf1.sv:397)                |
| T249  | IFO  | Signed   | 20    | $signed(1'b0) - I12 ( sdf1.sv:386 sdf1.sv:389 ) |
| T1027 | IFO  | Signed   | 21    | { I7, I8, I9, I10 } ? T248 : T255 : T261 : T249 (sdf1.sv:383) |
| T552  | IFO  | Signed   | 21    | $signed(1'b0) - T1027 (sdf1.sv:411)      |
| T584  | IFO  | Unsigned | 21    | { I13, I14 } ? T552 : T1027 (sdf1.sv:410) |
| T251  | IFO  | Signed   | 12    | $signed(1'b0) - I1 (sdf1.sv:390)         |
| T792  | IFO  | Signed   | 20    | T251 << 8                                |
| T252  | IFO  | Signed   | 21    | $signed(1'b0) - T792 (sdf1.sv:390)       |
| T258  | IFO  | Signed   | 21    | T254 - T253 (sdf1.sv:394)                |
| T264  | IFO  | Signed   | 21    | T259 - T254 (sdf1.sv:398)                |
| T1031 | IFO  | Signed   | 21    | { I2, I3, I4, I5 } ? T252 : T258 : T264 : T249 (sdf1.sv:383) |
| T553  | IFO  | Signed   | 21    | $signed(1'b0) - T1031 (sdf1.sv:412)      |
| T585  | IFO  | Unsigned | 21    | { I13, I14 } ? T553 : T1031 (sdf1.sv:410) |
| O1    | PO   | Unsigned | 21    | T584 + $unsigned(8'b10000000) (sdf1.sv:425) |
| O2    | PO   | Unsigned | 21    | T585 + $unsigned(8'b10000000) (sdf1.sv:426) |
==============================================================================


Datapath Extraction Report

Information: Operator associated with resources 'sub_228 (sdf1.sv:228)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6724 (sdf1.sv:227)'.  (HDL-120)

Information: Operator associated with resources 'sub_228_I2 (sdf1.sv:228)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6726 (sdf1.sv:227)'.  (HDL-120)

Information: Operator associated with resources 'sub_228_I3 (sdf1.sv:228)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6728 (sdf1.sv:227)'.  (HDL-120)

Information: Operator associated with resources 'sub_228_I4 (sdf1.sv:228)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6730 (sdf1.sv:227)'.  (HDL-120)

Information: Operator associated with resources 'sub_228_I5 (sdf1.sv:228)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6732 (sdf1.sv:227)'.  (HDL-120)

Information: Operator associated with resources 'sub_228_I6 (sdf1.sv:228)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6734 (sdf1.sv:227)'.  (HDL-120)

Information: Operator associated with resources 'sub_228_I7 (sdf1.sv:228)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6736 (sdf1.sv:227)'.  (HDL-120)

Information: Operator associated with resources 'sub_228_I8 (sdf1.sv:228)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6738 (sdf1.sv:227)'.  (HDL-120)

Information: Operator associated with resources 'sub_228_I9 (sdf1.sv:228)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6740 (sdf1.sv:227)'.  (HDL-120)

Information: Operator associated with resources 'sub_228_I10 (sdf1.sv:228)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6742 (sdf1.sv:227)'.  (HDL-120)

Information: Operator associated with resources 'sub_228_I11 (sdf1.sv:228)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6744 (sdf1.sv:227)'.  (HDL-120)

Information: Operator associated with resources 'sub_228_I12 (sdf1.sv:228)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6746 (sdf1.sv:227)'.  (HDL-120)

Information: Operator associated with resources 'sub_228_I13 (sdf1.sv:228)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6748 (sdf1.sv:227)'.  (HDL-120)

Information: Operator associated with resources 'sub_228_I14 (sdf1.sv:228)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6750 (sdf1.sv:227)'.  (HDL-120)

Information: Operator associated with resources 'sub_228_I15 (sdf1.sv:228)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6752 (sdf1.sv:227)'.  (HDL-120)

Information: Operator associated with resources 'sub_228_I16 (sdf1.sv:228)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6754 (sdf1.sv:227)'.  (HDL-120)

Information: Operator associated with resources 'sub_373 (sdf1.sv:373)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6797 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_372 (sdf1.sv:372)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6796 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_373_I2 (sdf1.sv:373)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6799 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_372_I2 (sdf1.sv:372)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6798 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_373_I3 (sdf1.sv:373)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6801 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_372_I3 (sdf1.sv:372)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6800 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_373_I4 (sdf1.sv:373)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6803 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_372_I4 (sdf1.sv:372)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6802 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_373_I5 (sdf1.sv:373)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6805 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_372_I5 (sdf1.sv:372)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6804 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_373_I6 (sdf1.sv:373)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6807 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_372_I6 (sdf1.sv:372)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6806 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_373_I7 (sdf1.sv:373)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6809 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_372_I7 (sdf1.sv:372)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6808 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_373_I8 (sdf1.sv:373)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6811 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_372_I8 (sdf1.sv:372)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6810 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_373_I9 (sdf1.sv:373)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6813 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_372_I9 (sdf1.sv:372)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6812 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_373_I10 (sdf1.sv:373)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6815 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_372_I10 (sdf1.sv:372)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6814 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_373_I11 (sdf1.sv:373)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6817 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_372_I11 (sdf1.sv:372)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6816 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_373_I12 (sdf1.sv:373)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6819 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_372_I12 (sdf1.sv:372)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6818 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_373_I13 (sdf1.sv:373)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6821 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_372_I13 (sdf1.sv:372)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6820 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_373_I14 (sdf1.sv:373)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6823 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_372_I14 (sdf1.sv:372)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6822 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_373_I15 (sdf1.sv:373)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6825 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_372_I15 (sdf1.sv:372)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6824 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_373_I16 (sdf1.sv:373)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6827 (sdf1.sv:371)'.  (HDL-120)

Information: Operator associated with resources 'sub_372_I16 (sdf1.sv:372)' in design 'sdf1_N512_M512_WIDTH9_WIDTH_DO11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C6826 (sdf1.sv:371)'.  (HDL-120)


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| lte_x_5            | DW_cmp           | apparch (area)     |                |
| gte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| gte_x_8            | DW_cmp           | apparch (area)     |                |
| gte_x_9            | DW_cmp           | apparch (area)     |                |
| lte_x_10           | DW_cmp           | apparch (area)     |                |
| lte_x_11           | DW_cmp           | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| sub_x_17           | DW01_sub         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| sub_x_25           | DW01_sub         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| sub_x_33           | DW01_sub         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| sub_x_35           | DW01_sub         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| sub_x_37           | DW01_sub         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| sub_x_39           | DW01_sub         | apparch (area)     |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| sub_x_41           | DW01_sub         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| sub_x_43           | DW01_sub         | apparch (area)     |                |
| sub_x_44           | DW01_sub         | apparch (area)     |                |
| sub_x_45           | DW01_sub         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| sub_x_79           | DW01_sub         | apparch (area)     |                |
| sub_x_80           | DW01_sub         | apparch (area)     |                |
| sub_x_81           | DW01_sub         | apparch (area)     |                |
| sub_x_82           | DW01_sub         | apparch (area)     |                |
| sub_x_83           | DW01_sub         | apparch (area)     |                |
| sub_x_84           | DW01_sub         | apparch (area)     |                |
| sub_x_85           | DW01_sub         | apparch (area)     |                |
| sub_x_86           | DW01_sub         | apparch (area)     |                |
| sub_x_87           | DW01_sub         | apparch (area)     |                |
| sub_x_88           | DW01_sub         | apparch (area)     |                |
| sub_x_89           | DW01_sub         | apparch (area)     |                |
| sub_x_90           | DW01_sub         | apparch (area)     |                |
| sub_x_91           | DW01_sub         | apparch (area)     |                |
| sub_x_92           | DW01_sub         | apparch (area)     |                |
| sub_x_93           | DW01_sub         | apparch (area)     |                |
| sub_x_94           | DW01_sub         | apparch (area)     |                |
| sub_x_135          | DW01_sub         | apparch (area)     |                |
| sub_x_136          | DW01_sub         | apparch (area)     |                |
| sub_x_137          | DW01_sub         | apparch (area)     |                |
| sub_x_138          | DW01_sub         | apparch (area)     |                |
| sub_x_139          | DW01_sub         | apparch (area)     |                |
| sub_x_140          | DW01_sub         | apparch (area)     |                |
| sub_x_141          | DW01_sub         | apparch (area)     |                |
| sub_x_142          | DW01_sub         | apparch (area)     |                |
| sub_x_143          | DW01_sub         | apparch (area)     |                |
| sub_x_144          | DW01_sub         | apparch (area)     |                |
| sub_x_145          | DW01_sub         | apparch (area)     |                |
| sub_x_146          | DW01_sub         | apparch (area)     |                |
| sub_x_147          | DW01_sub         | apparch (area)     |                |
| sub_x_148          | DW01_sub         | apparch (area)     |                |
| sub_x_149          | DW01_sub         | apparch (area)     |                |
| sub_x_150          | DW01_sub         | apparch (area)     |                |
| sub_x_151          | DW01_sub         | apparch (area)     |                |
| sub_x_152          | DW01_sub         | apparch (area)     |                |
| sub_x_153          | DW01_sub         | apparch (area)     |                |
| sub_x_154          | DW01_sub         | apparch (area)     |                |
| sub_x_155          | DW01_sub         | apparch (area)     |                |
| sub_x_156          | DW01_sub         | apparch (area)     |                |
| sub_x_157          | DW01_sub         | apparch (area)     |                |
| sub_x_158          | DW01_sub         | apparch (area)     |                |
| sub_x_159          | DW01_sub         | apparch (area)     |                |
| sub_x_160          | DW01_sub         | apparch (area)     |                |
| sub_x_161          | DW01_sub         | apparch (area)     |                |
| sub_x_162          | DW01_sub         | apparch (area)     |                |
| sub_x_163          | DW01_sub         | apparch (area)     |                |
| sub_x_164          | DW01_sub         | apparch (area)     |                |
| sub_x_165          | DW01_sub         | apparch (area)     |                |
| sub_x_166          | DW01_sub         | apparch (area)     |                |
| sub_x_207          | DW01_sub         | apparch (area)     |                |
| sub_x_208          | DW01_sub         | apparch (area)     |                |
| sub_x_209          | DW01_sub         | apparch (area)     |                |
| sub_x_210          | DW01_sub         | apparch (area)     |                |
| sub_x_211          | DW01_sub         | apparch (area)     |                |
| sub_x_212          | DW01_sub         | apparch (area)     |                |
| sub_x_213          | DW01_sub         | apparch (area)     |                |
| sub_x_214          | DW01_sub         | apparch (area)     |                |
| sub_x_215          | DW01_sub         | apparch (area)     |                |
| sub_x_216          | DW01_sub         | apparch (area)     |                |
| sub_x_217          | DW01_sub         | apparch (area)     |                |
| sub_x_218          | DW01_sub         | apparch (area)     |                |
| sub_x_219          | DW01_sub         | apparch (area)     |                |
| sub_x_220          | DW01_sub         | apparch (area)     |                |
| sub_x_221          | DW01_sub         | apparch (area)     |                |
| sub_x_222          | DW01_sub         | apparch (area)     |                |
| sub_x_223          | DW01_sub         | apparch (area)     |                |
| sub_x_224          | DW01_sub         | apparch (area)     |                |
| sub_x_225          | DW01_sub         | apparch (area)     |                |
| sub_x_226          | DW01_sub         | apparch (area)     |                |
| sub_x_227          | DW01_sub         | apparch (area)     |                |
| sub_x_228          | DW01_sub         | apparch (area)     |                |
| sub_x_229          | DW01_sub         | apparch (area)     |                |
| sub_x_230          | DW01_sub         | apparch (area)     |                |
| sub_x_231          | DW01_sub         | apparch (area)     |                |
| sub_x_232          | DW01_sub         | apparch (area)     |                |
| sub_x_233          | DW01_sub         | apparch (area)     |                |
| sub_x_234          | DW01_sub         | apparch (area)     |                |
| sub_x_235          | DW01_sub         | apparch (area)     |                |
| sub_x_236          | DW01_sub         | apparch (area)     |                |
| sub_x_237          | DW01_sub         | apparch (area)     |                |
| sub_x_238          | DW01_sub         | apparch (area)     |                |
| lte_x_271          | DW_cmp           | apparch (area)     |                |
| gte_x_272          | DW_cmp           | apparch (area)     |                |
| gte_x_273          | DW_cmp           | apparch (area)     |                |
| lte_x_274          | DW_cmp           | apparch (area)     |                |
| gte_x_275          | DW_cmp           | apparch (area)     |                |
| lte_x_276          | DW_cmp           | apparch (area)     |                |
| gte_x_277          | DW_cmp           | apparch (area)     |                |
| gte_x_278          | DW_cmp           | apparch (area)     |                |
| lte_x_279          | DW_cmp           | apparch (area)     |                |
| lte_x_280          | DW_cmp           | apparch (area)     |                |
| lte_x_281          | DW_cmp           | apparch (area)     |                |
| lte_x_282          | DW_cmp           | apparch (area)     |                |
| gte_x_283          | DW_cmp           | apparch (area)     |                |
| DP_OP_1071_315_5279                   |                    |                |
|                    | DP_OP_1071_315_5279 | str (area,speed)                 |
| DP_OP_1077_316_5023                   |                    |                |
|                    | DP_OP_1077_316_5023 | str (area,speed)                 |
| DP_OP_1083_317_6815                   |                    |                |
|                    | DP_OP_1083_317_6815 | str (area,speed)                 |
| DP_OP_1089_318_4511                   |                    |                |
|                    | DP_OP_1089_318_4511 | str (area,speed)                 |
| DP_OP_1095_319_6303                   |                    |                |
|                    | DP_OP_1095_319_6303 | str (area,speed)                 |
| DP_OP_1101_320_6047                   |                    |                |
|                    | DP_OP_1101_320_6047 | str (area,speed)                 |
| DP_OP_1107_321_3743                   |                    |                |
|                    | DP_OP_1107_321_3743 | str (area,speed)                 |
| DP_OP_1113_322_5365                   |                    |                |
|                    | DP_OP_1113_322_5365 | str (area,speed)                 |
| DP_OP_1047_311_4289                   |                    |                |
|                    | DP_OP_1047_311_4289 | str (area,speed)                 |
| DP_OP_1125_325_1303                   |                    |                |
|                    | DP_OP_1125_325_1303 | str (area,speed)                 |
| DP_OP_1119_323_9478                   |                    |                |
|                    | DP_OP_1119_323_9478 | str (area,speed)                 |
| DP_OP_1065_314_7583                   |                    |                |
|                    | DP_OP_1065_314_7583 | str (area,speed)                 |
| DP_OP_1059_313_5791                   |                    |                |
|                    | DP_OP_1059_313_5791 | str (area,speed)                 |
| DP_OP_1053_312_8095                   |                    |                |
|                    | DP_OP_1053_312_8095 | str (area,speed)                 |
| DP_OP_1041_310_6593                   |                    |                |
|                    | DP_OP_1041_310_6593 | str (area,speed)                 |
| DP_OP_1035_324_6849                   |                    |                |
|                    | DP_OP_1035_324_6849 | str (area,speed)                 |
===============================================================================

 
****************************************
Design : top_module_02_cbfp_NUM_PARALLEL_PATHS16_OWIDTH11_BLOCK_SIZE512_DATA_IN_WIDTH13_TW_WIDTH9_TW_TABLE_DEPTH512
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft_v3/top_module_02_cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=5    | add_83 (top_module_02_cbfp.sv:83) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : cbfp_WIDTH23_OWIDTH11
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=5    | add_55 (cbfp.sv:55)        |
| lte_x_39       | DW_cmp         | width=5    | lte_247 (cbfp.sv:247)      |
| gt_x_41        | DW_cmp         | width=5    | gt_251 (cbfp.sv:251)       |
| gt_x_43        | DW_cmp         | width=5    | gt_254 (cbfp.sv:254)       |
| sub_x_44       | DW01_sub       | width=5    | sub_254 (cbfp.sv:254)      |
| sub_x_45       | DW01_sub       | width=5    | sub_254_2 (cbfp.sv:254)    |
| ash_47         | DW_leftsh      | A_width=11 | sla_265 (cbfp.sv:265)      |
|                |                | SH_width=5 |                            |
| ash_48         | DW_leftsh      | A_width=11 | sla_266 (cbfp.sv:266)      |
|                |                | SH_width=5 |                            |
| ashr_49        | DW_rightsh     | A_width=23 | sra_269 (cbfp.sv:269)      |
|                |                | SH_width=5 |                            |
| ashr_50        | DW_rightsh     | A_width=23 | sra_270 (cbfp.sv:270)      |
|                |                | SH_width=5 |                            |
| ash_53         | DW_leftsh      | A_width=11 | sla_265_G2 (cbfp.sv:265)   |
|                |                | SH_width=5 |                            |
| ash_54         | DW_leftsh      | A_width=11 | sla_266_G2 (cbfp.sv:266)   |
|                |                | SH_width=5 |                            |
| ashr_55        | DW_rightsh     | A_width=23 | sra_269_G2 (cbfp.sv:269)   |
|                |                | SH_width=5 |                            |
| ashr_56        | DW_rightsh     | A_width=23 | sra_270_G2 (cbfp.sv:270)   |
|                |                | SH_width=5 |                            |
| ash_59         | DW_leftsh      | A_width=11 | sla_265_G3 (cbfp.sv:265)   |
|                |                | SH_width=5 |                            |
| ash_60         | DW_leftsh      | A_width=11 | sla_266_G3 (cbfp.sv:266)   |
|                |                | SH_width=5 |                            |
| ashr_61        | DW_rightsh     | A_width=23 | sra_269_G3 (cbfp.sv:269)   |
|                |                | SH_width=5 |                            |
| ashr_62        | DW_rightsh     | A_width=23 | sra_270_G3 (cbfp.sv:270)   |
|                |                | SH_width=5 |                            |
| ash_65         | DW_leftsh      | A_width=11 | sla_265_G4 (cbfp.sv:265)   |
|                |                | SH_width=5 |                            |
| ash_66         | DW_leftsh      | A_width=11 | sla_266_G4 (cbfp.sv:266)   |
|                |                | SH_width=5 |                            |
| ashr_67        | DW_rightsh     | A_width=23 | sra_269_G4 (cbfp.sv:269)   |
|                |                | SH_width=5 |                            |
| ashr_68        | DW_rightsh     | A_width=23 | sra_270_G4 (cbfp.sv:270)   |
|                |                | SH_width=5 |                            |
| ash_71         | DW_leftsh      | A_width=11 | sla_265_G5 (cbfp.sv:265)   |
|                |                | SH_width=5 |                            |
| ash_72         | DW_leftsh      | A_width=11 | sla_266_G5 (cbfp.sv:266)   |
|                |                | SH_width=5 |                            |
| ashr_73        | DW_rightsh     | A_width=23 | sra_269_G5 (cbfp.sv:269)   |
|                |                | SH_width=5 |                            |
| ashr_74        | DW_rightsh     | A_width=23 | sra_270_G5 (cbfp.sv:270)   |
|                |                | SH_width=5 |                            |
| ash_77         | DW_leftsh      | A_width=11 | sla_265_G6 (cbfp.sv:265)   |
|                |                | SH_width=5 |                            |
| ash_78         | DW_leftsh      | A_width=11 | sla_266_G6 (cbfp.sv:266)   |
|                |                | SH_width=5 |                            |
| ashr_79        | DW_rightsh     | A_width=23 | sra_269_G6 (cbfp.sv:269)   |
|                |                | SH_width=5 |                            |
| ashr_80        | DW_rightsh     | A_width=23 | sra_270_G6 (cbfp.sv:270)   |
|                |                | SH_width=5 |                            |
| ash_83         | DW_leftsh      | A_width=11 | sla_265_G7 (cbfp.sv:265)   |
|                |                | SH_width=5 |                            |
| ash_84         | DW_leftsh      | A_width=11 | sla_266_G7 (cbfp.sv:266)   |
|                |                | SH_width=5 |                            |
| ashr_85        | DW_rightsh     | A_width=23 | sra_269_G7 (cbfp.sv:269)   |
|                |                | SH_width=5 |                            |
| ashr_86        | DW_rightsh     | A_width=23 | sra_270_G7 (cbfp.sv:270)   |
|                |                | SH_width=5 |                            |
| ash_89         | DW_leftsh      | A_width=11 | sla_265_G8 (cbfp.sv:265)   |
|                |                | SH_width=5 |                            |
| ash_90         | DW_leftsh      | A_width=11 | sla_266_G8 (cbfp.sv:266)   |
|                |                | SH_width=5 |                            |
| ashr_91        | DW_rightsh     | A_width=23 | sra_269_G8 (cbfp.sv:269)   |
|                |                | SH_width=5 |                            |
| ashr_92        | DW_rightsh     | A_width=23 | sra_270_G8 (cbfp.sv:270)   |
|                |                | SH_width=5 |                            |
| ash_95         | DW_leftsh      | A_width=11 | sla_265_G9 (cbfp.sv:265)   |
|                |                | SH_width=5 |                            |
| ash_96         | DW_leftsh      | A_width=11 | sla_266_G9 (cbfp.sv:266)   |
|                |                | SH_width=5 |                            |
| ashr_97        | DW_rightsh     | A_width=23 | sra_269_G9 (cbfp.sv:269)   |
|                |                | SH_width=5 |                            |
| ashr_98        | DW_rightsh     | A_width=23 | sra_270_G9 (cbfp.sv:270)   |
|                |                | SH_width=5 |                            |
| ash_101        | DW_leftsh      | A_width=11 | sla_265_G10 (cbfp.sv:265)  |
|                |                | SH_width=5 |                            |
| ash_102        | DW_leftsh      | A_width=11 | sla_266_G10 (cbfp.sv:266)  |
|                |                | SH_width=5 |                            |
| ashr_103       | DW_rightsh     | A_width=23 | sra_269_G10 (cbfp.sv:269)  |
|                |                | SH_width=5 |                            |
| ashr_104       | DW_rightsh     | A_width=23 | sra_270_G10 (cbfp.sv:270)  |
|                |                | SH_width=5 |                            |
| ash_107        | DW_leftsh      | A_width=11 | sla_265_G11 (cbfp.sv:265)  |
|                |                | SH_width=5 |                            |
| ash_108        | DW_leftsh      | A_width=11 | sla_266_G11 (cbfp.sv:266)  |
|                |                | SH_width=5 |                            |
| ashr_109       | DW_rightsh     | A_width=23 | sra_269_G11 (cbfp.sv:269)  |
|                |                | SH_width=5 |                            |
| ashr_110       | DW_rightsh     | A_width=23 | sra_270_G11 (cbfp.sv:270)  |
|                |                | SH_width=5 |                            |
| ash_113        | DW_leftsh      | A_width=11 | sla_265_G12 (cbfp.sv:265)  |
|                |                | SH_width=5 |                            |
| ash_114        | DW_leftsh      | A_width=11 | sla_266_G12 (cbfp.sv:266)  |
|                |                | SH_width=5 |                            |
| ashr_115       | DW_rightsh     | A_width=23 | sra_269_G12 (cbfp.sv:269)  |
|                |                | SH_width=5 |                            |
| ashr_116       | DW_rightsh     | A_width=23 | sra_270_G12 (cbfp.sv:270)  |
|                |                | SH_width=5 |                            |
| ash_119        | DW_leftsh      | A_width=11 | sla_265_G13 (cbfp.sv:265)  |
|                |                | SH_width=5 |                            |
| ash_120        | DW_leftsh      | A_width=11 | sla_266_G13 (cbfp.sv:266)  |
|                |                | SH_width=5 |                            |
| ashr_121       | DW_rightsh     | A_width=23 | sra_269_G13 (cbfp.sv:269)  |
|                |                | SH_width=5 |                            |
| ashr_122       | DW_rightsh     | A_width=23 | sra_270_G13 (cbfp.sv:270)  |
|                |                | SH_width=5 |                            |
| ash_125        | DW_leftsh      | A_width=11 | sla_265_G14 (cbfp.sv:265)  |
|                |                | SH_width=5 |                            |
| ash_126        | DW_leftsh      | A_width=11 | sla_266_G14 (cbfp.sv:266)  |
|                |                | SH_width=5 |                            |
| ashr_127       | DW_rightsh     | A_width=23 | sra_269_G14 (cbfp.sv:269)  |
|                |                | SH_width=5 |                            |
| ashr_128       | DW_rightsh     | A_width=23 | sra_270_G14 (cbfp.sv:270)  |
|                |                | SH_width=5 |                            |
| ash_131        | DW_leftsh      | A_width=11 | sla_265_G15 (cbfp.sv:265)  |
|                |                | SH_width=5 |                            |
| ash_132        | DW_leftsh      | A_width=11 | sla_266_G15 (cbfp.sv:266)  |
|                |                | SH_width=5 |                            |
| ashr_133       | DW_rightsh     | A_width=23 | sra_269_G15 (cbfp.sv:269)  |
|                |                | SH_width=5 |                            |
| ashr_134       | DW_rightsh     | A_width=23 | sra_270_G15 (cbfp.sv:270)  |
|                |                | SH_width=5 |                            |
| ash_137        | DW_leftsh      | A_width=11 | sla_265_G16 (cbfp.sv:265)  |
|                |                | SH_width=5 |                            |
| ash_138        | DW_leftsh      | A_width=11 | sla_266_G16 (cbfp.sv:266)  |
|                |                | SH_width=5 |                            |
| ashr_139       | DW_rightsh     | A_width=23 | sra_269_G16 (cbfp.sv:269)  |
|                |                | SH_width=5 |                            |
| ashr_140       | DW_rightsh     | A_width=23 | sra_270_G16 (cbfp.sv:270)  |
|                |                | SH_width=5 |                            |
| add_x_143      | DW01_inc       | width=5    | add_305 (cbfp.sv:305)      |
| gt_x_146       | DW_cmp         | width=5    | gt_263 (cbfp.sv:263)       |
|                |                |            | gt_263_G10 (cbfp.sv:263)   |
|                |                |            | gt_263_G11 (cbfp.sv:263)   |
|                |                |            | gt_263_G12 (cbfp.sv:263)   |
|                |                |            | gt_263_G13 (cbfp.sv:263)   |
|                |                |            | gt_263_G14 (cbfp.sv:263)   |
|                |                |            | gt_263_G15 (cbfp.sv:263)   |
|                |                |            | gt_263_G16 (cbfp.sv:263)   |
|                |                |            | gt_263_G2 (cbfp.sv:263)    |
|                |                |            | gt_263_G3 (cbfp.sv:263)    |
|                |                |            | gt_263_G4 (cbfp.sv:263)    |
|                |                |            | gt_263_G5 (cbfp.sv:263)    |
|                |                |            | gt_263_G6 (cbfp.sv:263)    |
|                |                |            | gt_263_G7 (cbfp.sv:263)    |
|                |                |            | gt_263_G8 (cbfp.sv:263)    |
|                |                |            | gt_263_G9 (cbfp.sv:263)    |
| gt_x_147       | DW_cmp         | width=5    | gt_264 (cbfp.sv:264)       |
|                |                |            | gt_264_G10 (cbfp.sv:264)   |
|                |                |            | gt_264_G11 (cbfp.sv:264)   |
|                |                |            | gt_264_G12 (cbfp.sv:264)   |
|                |                |            | gt_264_G13 (cbfp.sv:264)   |
|                |                |            | gt_264_G14 (cbfp.sv:264)   |
|                |                |            | gt_264_G15 (cbfp.sv:264)   |
|                |                |            | gt_264_G16 (cbfp.sv:264)   |
|                |                |            | gt_264_G2 (cbfp.sv:264)    |
|                |                |            | gt_264_G3 (cbfp.sv:264)    |
|                |                |            | gt_264_G4 (cbfp.sv:264)    |
|                |                |            | gt_264_G5 (cbfp.sv:264)    |
|                |                |            | gt_264_G6 (cbfp.sv:264)    |
|                |                |            | gt_264_G7 (cbfp.sv:264)    |
|                |                |            | gt_264_G8 (cbfp.sv:264)    |
|                |                |            | gt_264_G9 (cbfp.sv:264)    |
=============================================================================


Datapath Extraction Report

Information: Operator associated with resources 'sub_254 (cbfp.sv:254)' in design 'cbfp_WIDTH23_OWIDTH11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C30194 (cbfp.sv:254)'.  (HDL-120)

Information: Operator associated with resources 'sub_254_2 (cbfp.sv:254)' in design 'cbfp_WIDTH23_OWIDTH11' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C30194 (cbfp.sv:254)'.  (HDL-120)


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| lte_x_39           | DW_cmp           | apparch (area)     |                |
| gt_x_41            | DW_cmp           | apparch (area)     |                |
| gt_x_43            | DW_cmp           | apparch (area)     |                |
| sub_x_44           | DW01_sub         | apparch (area)     |                |
| sub_x_45           | DW01_sub         | apparch (area)     |                |
| ash_47             | DW_leftsh        | astr (area)        |                |
| ash_48             | DW_leftsh        | astr (area)        |                |
| ashr_49            | DW_rightsh       | astr (area)        |                |
| ashr_50            | DW_rightsh       | astr (area)        |                |
| ash_53             | DW_leftsh        | astr (area)        |                |
| ash_54             | DW_leftsh        | astr (area)        |                |
| ashr_55            | DW_rightsh       | astr (area)        |                |
| ashr_56            | DW_rightsh       | astr (area)        |                |
| ash_59             | DW_leftsh        | astr (area)        |                |
| ash_60             | DW_leftsh        | astr (area)        |                |
| ashr_61            | DW_rightsh       | astr (area)        |                |
| ashr_62            | DW_rightsh       | astr (area)        |                |
| ash_65             | DW_leftsh        | astr (area)        |                |
| ash_66             | DW_leftsh        | astr (area)        |                |
| ashr_67            | DW_rightsh       | astr (area)        |                |
| ashr_68            | DW_rightsh       | astr (area)        |                |
| ash_71             | DW_leftsh        | astr (area)        |                |
| ash_72             | DW_leftsh        | astr (area)        |                |
| ashr_73            | DW_rightsh       | astr (area)        |                |
| ashr_74            | DW_rightsh       | astr (area)        |                |
| ash_77             | DW_leftsh        | astr (area)        |                |
| ash_78             | DW_leftsh        | astr (area)        |                |
| ashr_79            | DW_rightsh       | astr (area)        |                |
| ashr_80            | DW_rightsh       | astr (area)        |                |
| ash_83             | DW_leftsh        | astr (area)        |                |
| ash_84             | DW_leftsh        | astr (area)        |                |
| ashr_85            | DW_rightsh       | astr (area)        |                |
| ashr_86            | DW_rightsh       | astr (area)        |                |
| ash_89             | DW_leftsh        | astr (area)        |                |
| ash_90             | DW_leftsh        | astr (area)        |                |
| ashr_91            | DW_rightsh       | astr (area)        |                |
| ashr_92            | DW_rightsh       | astr (area)        |                |
| ash_95             | DW_leftsh        | astr (area)        |                |
| ash_96             | DW_leftsh        | astr (area)        |                |
| ashr_97            | DW_rightsh       | astr (area)        |                |
| ashr_98            | DW_rightsh       | astr (area)        |                |
| ash_101            | DW_leftsh        | astr (area)        |                |
| ash_102            | DW_leftsh        | astr (area)        |                |
| ashr_103           | DW_rightsh       | astr (area)        |                |
| ashr_104           | DW_rightsh       | astr (area)        |                |
| ash_107            | DW_leftsh        | astr (area)        |                |
| ash_108            | DW_leftsh        | astr (area)        |                |
| ashr_109           | DW_rightsh       | astr (area)        |                |
| ashr_110           | DW_rightsh       | astr (area)        |                |
| ash_113            | DW_leftsh        | astr (area)        |                |
| ash_114            | DW_leftsh        | astr (area)        |                |
| ashr_115           | DW_rightsh       | astr (area)        |                |
| ashr_116           | DW_rightsh       | astr (area)        |                |
| ash_119            | DW_leftsh        | astr (area)        |                |
| ash_120            | DW_leftsh        | astr (area)        |                |
| ashr_121           | DW_rightsh       | astr (area)        |                |
| ashr_122           | DW_rightsh       | astr (area)        |                |
| ash_125            | DW_leftsh        | astr (area)        |                |
| ash_126            | DW_leftsh        | astr (area)        |                |
| ashr_127           | DW_rightsh       | astr (area)        |                |
| ashr_128           | DW_rightsh       | astr (area)        |                |
| ash_131            | DW_leftsh        | astr (area)        |                |
| ash_132            | DW_leftsh        | astr (area)        |                |
| ashr_133           | DW_rightsh       | astr (area)        |                |
| ashr_134           | DW_rightsh       | astr (area)        |                |
| ash_137            | DW_leftsh        | astr (area)        |                |
| ash_138            | DW_leftsh        | astr (area)        |                |
| ashr_139           | DW_rightsh       | astr (area)        |                |
| ashr_140           | DW_rightsh       | astr (area)        |                |
| add_x_143          | DW01_inc         | apparch (area)     |                |
| gt_x_146           | DW_cmp           | apparch (area)     |                |
| gt_x_147           | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : comp_min_cbfp_0
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_317 (cbfp.sv:317)       |
| lt_x_2         | DW_cmp         | width=5    | lt_317_I2 (cbfp.sv:317)    |
| lt_x_3         | DW_cmp         | width=5    | lt_317_I3 (cbfp.sv:317)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : comp_min_cbfp_1
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_317 (cbfp.sv:317)       |
| lt_x_2         | DW_cmp         | width=5    | lt_317_I2 (cbfp.sv:317)    |
| lt_x_3         | DW_cmp         | width=5    | lt_317_I3 (cbfp.sv:317)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : comp_min_cbfp_2
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_317 (cbfp.sv:317)       |
| lt_x_2         | DW_cmp         | width=5    | lt_317_I2 (cbfp.sv:317)    |
| lt_x_3         | DW_cmp         | width=5    | lt_317_I3 (cbfp.sv:317)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : comp_min_cbfp_3
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_317 (cbfp.sv:317)       |
| lt_x_2         | DW_cmp         | width=5    | lt_317_I2 (cbfp.sv:317)    |
| lt_x_3         | DW_cmp         | width=5    | lt_317_I3 (cbfp.sv:317)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : comp_min_cbfp_4
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_317 (cbfp.sv:317)       |
| lt_x_2         | DW_cmp         | width=5    | lt_317_I2 (cbfp.sv:317)    |
| lt_x_3         | DW_cmp         | width=5    | lt_317_I3 (cbfp.sv:317)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : comp_min_cbfp_5
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_317 (cbfp.sv:317)       |
| lt_x_2         | DW_cmp         | width=5    | lt_317_I2 (cbfp.sv:317)    |
| lt_x_3         | DW_cmp         | width=5    | lt_317_I3 (cbfp.sv:317)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : comp_min_cbfp_6
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_317 (cbfp.sv:317)       |
| lt_x_2         | DW_cmp         | width=5    | lt_317_I2 (cbfp.sv:317)    |
| lt_x_3         | DW_cmp         | width=5    | lt_317_I3 (cbfp.sv:317)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : comp_min_cbfp_7
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_317 (cbfp.sv:317)       |
| lt_x_2         | DW_cmp         | width=5    | lt_317_I2 (cbfp.sv:317)    |
| lt_x_3         | DW_cmp         | width=5    | lt_317_I3 (cbfp.sv:317)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : comp_min_cbfp_8
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_317 (cbfp.sv:317)       |
| lt_x_2         | DW_cmp         | width=5    | lt_317_I2 (cbfp.sv:317)    |
| lt_x_3         | DW_cmp         | width=5    | lt_317_I3 (cbfp.sv:317)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : comp_min_cbfp_9
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_317 (cbfp.sv:317)       |
| lt_x_2         | DW_cmp         | width=5    | lt_317_I2 (cbfp.sv:317)    |
| lt_x_3         | DW_cmp         | width=5    | lt_317_I3 (cbfp.sv:317)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : comp_min_cbfp_10
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_317 (cbfp.sv:317)       |
| lt_x_2         | DW_cmp         | width=5    | lt_317_I2 (cbfp.sv:317)    |
| lt_x_3         | DW_cmp         | width=5    | lt_317_I3 (cbfp.sv:317)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : comp_min_cbfp_11
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_317 (cbfp.sv:317)       |
| lt_x_2         | DW_cmp         | width=5    | lt_317_I2 (cbfp.sv:317)    |
| lt_x_3         | DW_cmp         | width=5    | lt_317_I3 (cbfp.sv:317)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delaybuffer_cbfp_DEPTH80_WIDTH23
****************************************

No implementations to report
 
****************************************
Design : complex_multiplier_02_NUM_PARALLEL_PATHS16_DATA_IN_WIDTH13_TW_WIDTH9
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft_v3/complex_multiplier_02.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| mult_x_1       | DW_mult_tc     | a_width=13 | mult_44 (complex_multiplier_02.sv:44) |
      |                | b_width=9  |                            |
| mult_x_2       | DW_mult_tc     | a_width=13 | mult_45 (complex_multiplier_02.sv:45) |
      |                | b_width=9  |                            |
| mult_x_3       | DW_mult_tc     | a_width=13 | mult_46 (complex_multiplier_02.sv:46) |
      |                | b_width=9  |                            |
| mult_x_4       | DW_mult_tc     | a_width=13 | mult_47 (complex_multiplier_02.sv:47) |
      |                | b_width=9  |                            |
| sub_x_5        | DW01_sub       | width=23   | sub_52 (complex_multiplier_02.sv:52) |
| add_x_6        | DW01_add       | width=23   | add_53 (complex_multiplier_02.sv:53) |
| mult_x_7       | DW_mult_tc     | a_width=13 | mult_44_G2 (complex_multiplier_02.sv:44) |
   |                | b_width=9  |                            |
| mult_x_8       | DW_mult_tc     | a_width=13 | mult_45_G2 (complex_multiplier_02.sv:45) |
   |                | b_width=9  |                            |
| mult_x_9       | DW_mult_tc     | a_width=13 | mult_46_G2 (complex_multiplier_02.sv:46) |
   |                | b_width=9  |                            |
| mult_x_10      | DW_mult_tc     | a_width=13 | mult_47_G2 (complex_multiplier_02.sv:47) |
   |                | b_width=9  |                            |
| sub_x_11       | DW01_sub       | width=23   | sub_52_G2 (complex_multiplier_02.sv:52) |
| add_x_12       | DW01_add       | width=23   | add_53_G2 (complex_multiplier_02.sv:53) |
| mult_x_13      | DW_mult_tc     | a_width=13 | mult_44_G3 (complex_multiplier_02.sv:44) |
   |                | b_width=9  |                            |
| mult_x_14      | DW_mult_tc     | a_width=13 | mult_45_G3 (complex_multiplier_02.sv:45) |
   |                | b_width=9  |                            |
| mult_x_15      | DW_mult_tc     | a_width=13 | mult_46_G3 (complex_multiplier_02.sv:46) |
   |                | b_width=9  |                            |
| mult_x_16      | DW_mult_tc     | a_width=13 | mult_47_G3 (complex_multiplier_02.sv:47) |
   |                | b_width=9  |                            |
| sub_x_17       | DW01_sub       | width=23   | sub_52_G3 (complex_multiplier_02.sv:52) |
| add_x_18       | DW01_add       | width=23   | add_53_G3 (complex_multiplier_02.sv:53) |
| mult_x_19      | DW_mult_tc     | a_width=13 | mult_44_G4 (complex_multiplier_02.sv:44) |
   |                | b_width=9  |                            |
| mult_x_20      | DW_mult_tc     | a_width=13 | mult_45_G4 (complex_multiplier_02.sv:45) |
   |                | b_width=9  |                            |
| mult_x_21      | DW_mult_tc     | a_width=13 | mult_46_G4 (complex_multiplier_02.sv:46) |
   |                | b_width=9  |                            |
| mult_x_22      | DW_mult_tc     | a_width=13 | mult_47_G4 (complex_multiplier_02.sv:47) |
   |                | b_width=9  |                            |
| sub_x_23       | DW01_sub       | width=23   | sub_52_G4 (complex_multiplier_02.sv:52) |
| add_x_24       | DW01_add       | width=23   | add_53_G4 (complex_multiplier_02.sv:53) |
| mult_x_25      | DW_mult_tc     | a_width=13 | mult_44_G5 (complex_multiplier_02.sv:44) |
   |                | b_width=9  |                            |
| mult_x_26      | DW_mult_tc     | a_width=13 | mult_45_G5 (complex_multiplier_02.sv:45) |
   |                | b_width=9  |                            |
| mult_x_27      | DW_mult_tc     | a_width=13 | mult_46_G5 (complex_multiplier_02.sv:46) |
   |                | b_width=9  |                            |
| mult_x_28      | DW_mult_tc     | a_width=13 | mult_47_G5 (complex_multiplier_02.sv:47) |
   |                | b_width=9  |                            |
| sub_x_29       | DW01_sub       | width=23   | sub_52_G5 (complex_multiplier_02.sv:52) |
| add_x_30       | DW01_add       | width=23   | add_53_G5 (complex_multiplier_02.sv:53) |
| mult_x_31      | DW_mult_tc     | a_width=13 | mult_44_G6 (complex_multiplier_02.sv:44) |
   |                | b_width=9  |                            |
| mult_x_32      | DW_mult_tc     | a_width=13 | mult_45_G6 (complex_multiplier_02.sv:45) |
   |                | b_width=9  |                            |
| mult_x_33      | DW_mult_tc     | a_width=13 | mult_46_G6 (complex_multiplier_02.sv:46) |
   |                | b_width=9  |                            |
| mult_x_34      | DW_mult_tc     | a_width=13 | mult_47_G6 (complex_multiplier_02.sv:47) |
   |                | b_width=9  |                            |
| sub_x_35       | DW01_sub       | width=23   | sub_52_G6 (complex_multiplier_02.sv:52) |
| add_x_36       | DW01_add       | width=23   | add_53_G6 (complex_multiplier_02.sv:53) |
| mult_x_37      | DW_mult_tc     | a_width=13 | mult_44_G7 (complex_multiplier_02.sv:44) |
   |                | b_width=9  |                            |
| mult_x_38      | DW_mult_tc     | a_width=13 | mult_45_G7 (complex_multiplier_02.sv:45) |
   |                | b_width=9  |                            |
| mult_x_39      | DW_mult_tc     | a_width=13 | mult_46_G7 (complex_multiplier_02.sv:46) |
   |                | b_width=9  |                            |
| mult_x_40      | DW_mult_tc     | a_width=13 | mult_47_G7 (complex_multiplier_02.sv:47) |
   |                | b_width=9  |                            |
| sub_x_41       | DW01_sub       | width=23   | sub_52_G7 (complex_multiplier_02.sv:52) |
| add_x_42       | DW01_add       | width=23   | add_53_G7 (complex_multiplier_02.sv:53) |
| mult_x_43      | DW_mult_tc     | a_width=13 | mult_44_G8 (complex_multiplier_02.sv:44) |
   |                | b_width=9  |                            |
| mult_x_44      | DW_mult_tc     | a_width=13 | mult_45_G8 (complex_multiplier_02.sv:45) |
   |                | b_width=9  |                            |
| mult_x_45      | DW_mult_tc     | a_width=13 | mult_46_G8 (complex_multiplier_02.sv:46) |
   |                | b_width=9  |                            |
| mult_x_46      | DW_mult_tc     | a_width=13 | mult_47_G8 (complex_multiplier_02.sv:47) |
   |                | b_width=9  |                            |
| sub_x_47       | DW01_sub       | width=23   | sub_52_G8 (complex_multiplier_02.sv:52) |
| add_x_48       | DW01_add       | width=23   | add_53_G8 (complex_multiplier_02.sv:53) |
| mult_x_49      | DW_mult_tc     | a_width=13 | mult_44_G9 (complex_multiplier_02.sv:44) |
   |                | b_width=9  |                            |
| mult_x_50      | DW_mult_tc     | a_width=13 | mult_45_G9 (complex_multiplier_02.sv:45) |
   |                | b_width=9  |                            |
| mult_x_51      | DW_mult_tc     | a_width=13 | mult_46_G9 (complex_multiplier_02.sv:46) |
   |                | b_width=9  |                            |
| mult_x_52      | DW_mult_tc     | a_width=13 | mult_47_G9 (complex_multiplier_02.sv:47) |
   |                | b_width=9  |                            |
| sub_x_53       | DW01_sub       | width=23   | sub_52_G9 (complex_multiplier_02.sv:52) |
| add_x_54       | DW01_add       | width=23   | add_53_G9 (complex_multiplier_02.sv:53) |
| mult_x_55      | DW_mult_tc     | a_width=13 | mult_44_G10 (complex_multiplier_02.sv:44) |
  |                | b_width=9  |                            |
| mult_x_56      | DW_mult_tc     | a_width=13 | mult_45_G10 (complex_multiplier_02.sv:45) |
  |                | b_width=9  |                            |
| mult_x_57      | DW_mult_tc     | a_width=13 | mult_46_G10 (complex_multiplier_02.sv:46) |
  |                | b_width=9  |                            |
| mult_x_58      | DW_mult_tc     | a_width=13 | mult_47_G10 (complex_multiplier_02.sv:47) |
  |                | b_width=9  |                            |
| sub_x_59       | DW01_sub       | width=23   | sub_52_G10 (complex_multiplier_02.sv:52) |
| add_x_60       | DW01_add       | width=23   | add_53_G10 (complex_multiplier_02.sv:53) |
| mult_x_61      | DW_mult_tc     | a_width=13 | mult_44_G11 (complex_multiplier_02.sv:44) |
  |                | b_width=9  |                            |
| mult_x_62      | DW_mult_tc     | a_width=13 | mult_45_G11 (complex_multiplier_02.sv:45) |
  |                | b_width=9  |                            |
| mult_x_63      | DW_mult_tc     | a_width=13 | mult_46_G11 (complex_multiplier_02.sv:46) |
  |                | b_width=9  |                            |
| mult_x_64      | DW_mult_tc     | a_width=13 | mult_47_G11 (complex_multiplier_02.sv:47) |
  |                | b_width=9  |                            |
| sub_x_65       | DW01_sub       | width=23   | sub_52_G11 (complex_multiplier_02.sv:52) |
| add_x_66       | DW01_add       | width=23   | add_53_G11 (complex_multiplier_02.sv:53) |
| mult_x_67      | DW_mult_tc     | a_width=13 | mult_44_G12 (complex_multiplier_02.sv:44) |
  |                | b_width=9  |                            |
| mult_x_68      | DW_mult_tc     | a_width=13 | mult_45_G12 (complex_multiplier_02.sv:45) |
  |                | b_width=9  |                            |
| mult_x_69      | DW_mult_tc     | a_width=13 | mult_46_G12 (complex_multiplier_02.sv:46) |
  |                | b_width=9  |                            |
| mult_x_70      | DW_mult_tc     | a_width=13 | mult_47_G12 (complex_multiplier_02.sv:47) |
  |                | b_width=9  |                            |
| sub_x_71       | DW01_sub       | width=23   | sub_52_G12 (complex_multiplier_02.sv:52) |
| add_x_72       | DW01_add       | width=23   | add_53_G12 (complex_multiplier_02.sv:53) |
| mult_x_73      | DW_mult_tc     | a_width=13 | mult_44_G13 (complex_multiplier_02.sv:44) |
  |                | b_width=9  |                            |
| mult_x_74      | DW_mult_tc     | a_width=13 | mult_45_G13 (complex_multiplier_02.sv:45) |
  |                | b_width=9  |                            |
| mult_x_75      | DW_mult_tc     | a_width=13 | mult_46_G13 (complex_multiplier_02.sv:46) |
  |                | b_width=9  |                            |
| mult_x_76      | DW_mult_tc     | a_width=13 | mult_47_G13 (complex_multiplier_02.sv:47) |
  |                | b_width=9  |                            |
| sub_x_77       | DW01_sub       | width=23   | sub_52_G13 (complex_multiplier_02.sv:52) |
| add_x_78       | DW01_add       | width=23   | add_53_G13 (complex_multiplier_02.sv:53) |
| mult_x_79      | DW_mult_tc     | a_width=13 | mult_44_G14 (complex_multiplier_02.sv:44) |
  |                | b_width=9  |                            |
| mult_x_80      | DW_mult_tc     | a_width=13 | mult_45_G14 (complex_multiplier_02.sv:45) |
  |                | b_width=9  |                            |
| mult_x_81      | DW_mult_tc     | a_width=13 | mult_46_G14 (complex_multiplier_02.sv:46) |
  |                | b_width=9  |                            |
| mult_x_82      | DW_mult_tc     | a_width=13 | mult_47_G14 (complex_multiplier_02.sv:47) |
  |                | b_width=9  |                            |
| sub_x_83       | DW01_sub       | width=23   | sub_52_G14 (complex_multiplier_02.sv:52) |
| add_x_84       | DW01_add       | width=23   | add_53_G14 (complex_multiplier_02.sv:53) |
| mult_x_85      | DW_mult_tc     | a_width=13 | mult_44_G15 (complex_multiplier_02.sv:44) |
  |                | b_width=9  |                            |
| mult_x_86      | DW_mult_tc     | a_width=13 | mult_45_G15 (complex_multiplier_02.sv:45) |
  |                | b_width=9  |                            |
| mult_x_87      | DW_mult_tc     | a_width=13 | mult_46_G15 (complex_multiplier_02.sv:46) |
  |                | b_width=9  |                            |
| mult_x_88      | DW_mult_tc     | a_width=13 | mult_47_G15 (complex_multiplier_02.sv:47) |
  |                | b_width=9  |                            |
| sub_x_89       | DW01_sub       | width=23   | sub_52_G15 (complex_multiplier_02.sv:52) |
| add_x_90       | DW01_add       | width=23   | add_53_G15 (complex_multiplier_02.sv:53) |
| mult_x_91      | DW_mult_tc     | a_width=13 | mult_44_G16 (complex_multiplier_02.sv:44) |
  |                | b_width=9  |                            |
| mult_x_92      | DW_mult_tc     | a_width=13 | mult_45_G16 (complex_multiplier_02.sv:45) |
  |                | b_width=9  |                            |
| mult_x_93      | DW_mult_tc     | a_width=13 | mult_46_G16 (complex_multiplier_02.sv:46) |
  |                | b_width=9  |                            |
| mult_x_94      | DW_mult_tc     | a_width=13 | mult_47_G16 (complex_multiplier_02.sv:47) |
  |                | b_width=9  |                            |
| sub_x_95       | DW01_sub       | width=23   | sub_52_G16 (complex_multiplier_02.sv:52) |
| add_x_96       | DW01_add       | width=23   | add_53_G16 (complex_multiplier_02.sv:53) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| mult_x_1           | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_2           | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_3           | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_4           | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_5            | DW01_sub         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| mult_x_7           | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_8           | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_9           | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_10          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| mult_x_13          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_14          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_15          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_16          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_17           | DW01_sub         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| mult_x_19          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_20          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_21          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_22          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| mult_x_25          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_26          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_27          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_28          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| mult_x_31          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_32          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_33          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_34          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_35           | DW01_sub         | apparch (area)     |                |
| add_x_36           | DW01_add         | apparch (area)     |                |
| mult_x_37          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_38          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_39          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_40          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_41           | DW01_sub         | apparch (area)     |                |
| add_x_42           | DW01_add         | apparch (area)     |                |
| mult_x_43          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_44          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_45          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_46          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_47           | DW01_sub         | apparch (area)     |                |
| add_x_48           | DW01_add         | apparch (area)     |                |
| mult_x_49          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_50          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_51          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_52          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_53           | DW01_sub         | apparch (area)     |                |
| add_x_54           | DW01_add         | apparch (area)     |                |
| mult_x_55          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_56          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_57          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_58          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_59           | DW01_sub         | apparch (area)     |                |
| add_x_60           | DW01_add         | apparch (area)     |                |
| mult_x_61          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_62          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_63          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_64          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_65           | DW01_sub         | apparch (area)     |                |
| add_x_66           | DW01_add         | apparch (area)     |                |
| mult_x_67          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_68          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_69          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_70          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_71           | DW01_sub         | apparch (area)     |                |
| add_x_72           | DW01_add         | apparch (area)     |                |
| mult_x_73          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_74          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_75          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_76          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_77           | DW01_sub         | apparch (area)     |                |
| add_x_78           | DW01_add         | apparch (area)     |                |
| mult_x_79          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_80          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_81          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_82          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_83           | DW01_sub         | apparch (area)     |                |
| add_x_84           | DW01_add         | apparch (area)     |                |
| mult_x_85          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_86          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_87          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_88          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_89           | DW01_sub         | apparch (area)     |                |
| add_x_90           | DW01_add         | apparch (area)     |                |
| mult_x_91          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_92          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_93          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_94          | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| sub_x_95           | DW01_sub         | apparch (area)     |                |
| add_x_96           | DW01_add         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twiddle_512_WIDTH9_TW_TABLE_DEPTH512_TW_FF1_NUM_PARALLEL_PATHS16_15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : delaybuffer_cbfp_DEPTH32_WIDTH13
****************************************

No implementations to report
 
****************************************
Design : saturation_LENGTH13_NUM_PARALLEL_PATHS16
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/saturation.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gte_x_1        | DW_cmp         | width=14   | gte_25 (saturation.sv:25)  |
| lte_x_2        | DW_cmp         | width=14   | lte_27 (saturation.sv:27)  |
| gte_x_4        | DW_cmp         | width=14   | gte_36 (saturation.sv:36)  |
| lte_x_5        | DW_cmp         | width=14   | lte_38 (saturation.sv:38)  |
| gte_x_7        | DW_cmp         | width=14   | gte_25_G2 (saturation.sv:25) |
| lte_x_8        | DW_cmp         | width=14   | lte_27_G2 (saturation.sv:27) |
| gte_x_10       | DW_cmp         | width=14   | gte_36_G2 (saturation.sv:36) |
| lte_x_11       | DW_cmp         | width=14   | lte_38_G2 (saturation.sv:38) |
| gte_x_13       | DW_cmp         | width=14   | gte_25_G3 (saturation.sv:25) |
| lte_x_14       | DW_cmp         | width=14   | lte_27_G3 (saturation.sv:27) |
| gte_x_16       | DW_cmp         | width=14   | gte_36_G3 (saturation.sv:36) |
| lte_x_17       | DW_cmp         | width=14   | lte_38_G3 (saturation.sv:38) |
| gte_x_19       | DW_cmp         | width=14   | gte_25_G4 (saturation.sv:25) |
| lte_x_20       | DW_cmp         | width=14   | lte_27_G4 (saturation.sv:27) |
| gte_x_22       | DW_cmp         | width=14   | gte_36_G4 (saturation.sv:36) |
| lte_x_23       | DW_cmp         | width=14   | lte_38_G4 (saturation.sv:38) |
| gte_x_25       | DW_cmp         | width=14   | gte_25_G5 (saturation.sv:25) |
| lte_x_26       | DW_cmp         | width=14   | lte_27_G5 (saturation.sv:27) |
| gte_x_28       | DW_cmp         | width=14   | gte_36_G5 (saturation.sv:36) |
| lte_x_29       | DW_cmp         | width=14   | lte_38_G5 (saturation.sv:38) |
| gte_x_31       | DW_cmp         | width=14   | gte_25_G6 (saturation.sv:25) |
| lte_x_32       | DW_cmp         | width=14   | lte_27_G6 (saturation.sv:27) |
| gte_x_34       | DW_cmp         | width=14   | gte_36_G6 (saturation.sv:36) |
| lte_x_35       | DW_cmp         | width=14   | lte_38_G6 (saturation.sv:38) |
| gte_x_37       | DW_cmp         | width=14   | gte_25_G7 (saturation.sv:25) |
| lte_x_38       | DW_cmp         | width=14   | lte_27_G7 (saturation.sv:27) |
| gte_x_40       | DW_cmp         | width=14   | gte_36_G7 (saturation.sv:36) |
| lte_x_41       | DW_cmp         | width=14   | lte_38_G7 (saturation.sv:38) |
| gte_x_43       | DW_cmp         | width=14   | gte_25_G8 (saturation.sv:25) |
| lte_x_44       | DW_cmp         | width=14   | lte_27_G8 (saturation.sv:27) |
| gte_x_46       | DW_cmp         | width=14   | gte_36_G8 (saturation.sv:36) |
| lte_x_47       | DW_cmp         | width=14   | lte_38_G8 (saturation.sv:38) |
| gte_x_49       | DW_cmp         | width=14   | gte_25_G9 (saturation.sv:25) |
| lte_x_50       | DW_cmp         | width=14   | lte_27_G9 (saturation.sv:27) |
| gte_x_52       | DW_cmp         | width=14   | gte_36_G9 (saturation.sv:36) |
| lte_x_53       | DW_cmp         | width=14   | lte_38_G9 (saturation.sv:38) |
| gte_x_55       | DW_cmp         | width=14   | gte_25_G10 (saturation.sv:25) |
| lte_x_56       | DW_cmp         | width=14   | lte_27_G10 (saturation.sv:27) |
| gte_x_58       | DW_cmp         | width=14   | gte_36_G10 (saturation.sv:36) |
| lte_x_59       | DW_cmp         | width=14   | lte_38_G10 (saturation.sv:38) |
| gte_x_61       | DW_cmp         | width=14   | gte_25_G11 (saturation.sv:25) |
| lte_x_62       | DW_cmp         | width=14   | lte_27_G11 (saturation.sv:27) |
| gte_x_64       | DW_cmp         | width=14   | gte_36_G11 (saturation.sv:36) |
| lte_x_65       | DW_cmp         | width=14   | lte_38_G11 (saturation.sv:38) |
| gte_x_67       | DW_cmp         | width=14   | gte_25_G12 (saturation.sv:25) |
| lte_x_68       | DW_cmp         | width=14   | lte_27_G12 (saturation.sv:27) |
| gte_x_70       | DW_cmp         | width=14   | gte_36_G12 (saturation.sv:36) |
| lte_x_71       | DW_cmp         | width=14   | lte_38_G12 (saturation.sv:38) |
| gte_x_73       | DW_cmp         | width=14   | gte_25_G13 (saturation.sv:25) |
| lte_x_74       | DW_cmp         | width=14   | lte_27_G13 (saturation.sv:27) |
| gte_x_76       | DW_cmp         | width=14   | gte_36_G13 (saturation.sv:36) |
| lte_x_77       | DW_cmp         | width=14   | lte_38_G13 (saturation.sv:38) |
| gte_x_79       | DW_cmp         | width=14   | gte_25_G14 (saturation.sv:25) |
| lte_x_80       | DW_cmp         | width=14   | lte_27_G14 (saturation.sv:27) |
| gte_x_82       | DW_cmp         | width=14   | gte_36_G14 (saturation.sv:36) |
| lte_x_83       | DW_cmp         | width=14   | lte_38_G14 (saturation.sv:38) |
| gte_x_85       | DW_cmp         | width=14   | gte_25_G15 (saturation.sv:25) |
| lte_x_86       | DW_cmp         | width=14   | lte_27_G15 (saturation.sv:27) |
| gte_x_88       | DW_cmp         | width=14   | gte_36_G15 (saturation.sv:36) |
| lte_x_89       | DW_cmp         | width=14   | lte_38_G15 (saturation.sv:38) |
| gte_x_91       | DW_cmp         | width=14   | gte_25_G16 (saturation.sv:25) |
| lte_x_92       | DW_cmp         | width=14   | lte_27_G16 (saturation.sv:27) |
| gte_x_94       | DW_cmp         | width=14   | gte_36_G16 (saturation.sv:36) |
| lte_x_95       | DW_cmp         | width=14   | lte_38_G16 (saturation.sv:38) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gte_x_1            | DW_cmp           | apparch (area)     |                |
| lte_x_2            | DW_cmp           | apparch (area)     |                |
| gte_x_4            | DW_cmp           | apparch (area)     |                |
| lte_x_5            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| lte_x_8            | DW_cmp           | apparch (area)     |                |
| gte_x_10           | DW_cmp           | apparch (area)     |                |
| lte_x_11           | DW_cmp           | apparch (area)     |                |
| gte_x_13           | DW_cmp           | apparch (area)     |                |
| lte_x_14           | DW_cmp           | apparch (area)     |                |
| gte_x_16           | DW_cmp           | apparch (area)     |                |
| lte_x_17           | DW_cmp           | apparch (area)     |                |
| gte_x_19           | DW_cmp           | apparch (area)     |                |
| lte_x_20           | DW_cmp           | apparch (area)     |                |
| gte_x_22           | DW_cmp           | apparch (area)     |                |
| lte_x_23           | DW_cmp           | apparch (area)     |                |
| gte_x_25           | DW_cmp           | apparch (area)     |                |
| lte_x_26           | DW_cmp           | apparch (area)     |                |
| gte_x_28           | DW_cmp           | apparch (area)     |                |
| lte_x_29           | DW_cmp           | apparch (area)     |                |
| gte_x_31           | DW_cmp           | apparch (area)     |                |
| lte_x_32           | DW_cmp           | apparch (area)     |                |
| gte_x_34           | DW_cmp           | apparch (area)     |                |
| lte_x_35           | DW_cmp           | apparch (area)     |                |
| gte_x_37           | DW_cmp           | apparch (area)     |                |
| lte_x_38           | DW_cmp           | apparch (area)     |                |
| gte_x_40           | DW_cmp           | apparch (area)     |                |
| lte_x_41           | DW_cmp           | apparch (area)     |                |
| gte_x_43           | DW_cmp           | apparch (area)     |                |
| lte_x_44           | DW_cmp           | apparch (area)     |                |
| gte_x_46           | DW_cmp           | apparch (area)     |                |
| lte_x_47           | DW_cmp           | apparch (area)     |                |
| gte_x_49           | DW_cmp           | apparch (area)     |                |
| lte_x_50           | DW_cmp           | apparch (area)     |                |
| gte_x_52           | DW_cmp           | apparch (area)     |                |
| lte_x_53           | DW_cmp           | apparch (area)     |                |
| gte_x_55           | DW_cmp           | apparch (area)     |                |
| lte_x_56           | DW_cmp           | apparch (area)     |                |
| gte_x_58           | DW_cmp           | apparch (area)     |                |
| lte_x_59           | DW_cmp           | apparch (area)     |                |
| gte_x_61           | DW_cmp           | apparch (area)     |                |
| lte_x_62           | DW_cmp           | apparch (area)     |                |
| gte_x_64           | DW_cmp           | apparch (area)     |                |
| lte_x_65           | DW_cmp           | apparch (area)     |                |
| gte_x_67           | DW_cmp           | apparch (area)     |                |
| lte_x_68           | DW_cmp           | apparch (area)     |                |
| gte_x_70           | DW_cmp           | apparch (area)     |                |
| lte_x_71           | DW_cmp           | apparch (area)     |                |
| gte_x_73           | DW_cmp           | apparch (area)     |                |
| lte_x_74           | DW_cmp           | apparch (area)     |                |
| gte_x_76           | DW_cmp           | apparch (area)     |                |
| lte_x_77           | DW_cmp           | apparch (area)     |                |
| gte_x_79           | DW_cmp           | apparch (area)     |                |
| lte_x_80           | DW_cmp           | apparch (area)     |                |
| gte_x_82           | DW_cmp           | apparch (area)     |                |
| lte_x_83           | DW_cmp           | apparch (area)     |                |
| gte_x_85           | DW_cmp           | apparch (area)     |                |
| lte_x_86           | DW_cmp           | apparch (area)     |                |
| gte_x_88           | DW_cmp           | apparch (area)     |                |
| lte_x_89           | DW_cmp           | apparch (area)     |                |
| gte_x_91           | DW_cmp           | apparch (area)     |                |
| lte_x_92           | DW_cmp           | apparch (area)     |                |
| gte_x_94           | DW_cmp           | apparch (area)     |                |
| lte_x_95           | DW_cmp           | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_reg_WIDTH13_DELAY_LENGTH4_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_reg_WIDTH13_DELAY_LENGTH4_1
****************************************

No implementations to report
 
****************************************
Design : butterfly_WIDTH13
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/butterfly.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_add       | width=14   | add_34 (butterfly.sv:34)   |
| add_x_4        | DW01_add       | width=14   | add_35 (butterfly.sv:35)   |
| sub_x_5        | DW01_sub       | width=13   | sub_36 (butterfly.sv:36)   |
| sub_x_6        | DW01_sub       | width=13   | sub_37 (butterfly.sv:37)   |
| add_x_11       | DW01_add       | width=14   | add_34_G2 (butterfly.sv:34) |
| add_x_12       | DW01_add       | width=14   | add_35_G2 (butterfly.sv:35) |
| sub_x_13       | DW01_sub       | width=13   | sub_36_G2 (butterfly.sv:36) |
| sub_x_14       | DW01_sub       | width=13   | sub_37_G2 (butterfly.sv:37) |
| add_x_19       | DW01_add       | width=14   | add_34_G3 (butterfly.sv:34) |
| add_x_20       | DW01_add       | width=14   | add_35_G3 (butterfly.sv:35) |
| sub_x_21       | DW01_sub       | width=13   | sub_36_G3 (butterfly.sv:36) |
| sub_x_22       | DW01_sub       | width=13   | sub_37_G3 (butterfly.sv:37) |
| add_x_27       | DW01_add       | width=14   | add_34_G4 (butterfly.sv:34) |
| add_x_28       | DW01_add       | width=14   | add_35_G4 (butterfly.sv:35) |
| sub_x_29       | DW01_sub       | width=13   | sub_36_G4 (butterfly.sv:36) |
| sub_x_30       | DW01_sub       | width=13   | sub_37_G4 (butterfly.sv:37) |
| add_x_35       | DW01_add       | width=14   | add_34_G5 (butterfly.sv:34) |
| add_x_36       | DW01_add       | width=14   | add_35_G5 (butterfly.sv:35) |
| sub_x_37       | DW01_sub       | width=13   | sub_36_G5 (butterfly.sv:36) |
| sub_x_38       | DW01_sub       | width=13   | sub_37_G5 (butterfly.sv:37) |
| add_x_43       | DW01_add       | width=14   | add_34_G6 (butterfly.sv:34) |
| add_x_44       | DW01_add       | width=14   | add_35_G6 (butterfly.sv:35) |
| sub_x_45       | DW01_sub       | width=13   | sub_36_G6 (butterfly.sv:36) |
| sub_x_46       | DW01_sub       | width=13   | sub_37_G6 (butterfly.sv:37) |
| add_x_51       | DW01_add       | width=14   | add_34_G7 (butterfly.sv:34) |
| add_x_52       | DW01_add       | width=14   | add_35_G7 (butterfly.sv:35) |
| sub_x_53       | DW01_sub       | width=13   | sub_36_G7 (butterfly.sv:36) |
| sub_x_54       | DW01_sub       | width=13   | sub_37_G7 (butterfly.sv:37) |
| add_x_59       | DW01_add       | width=14   | add_34_G8 (butterfly.sv:34) |
| add_x_60       | DW01_add       | width=14   | add_35_G8 (butterfly.sv:35) |
| sub_x_61       | DW01_sub       | width=13   | sub_36_G8 (butterfly.sv:36) |
| sub_x_62       | DW01_sub       | width=13   | sub_37_G8 (butterfly.sv:37) |
| add_x_67       | DW01_add       | width=14   | add_34_G9 (butterfly.sv:34) |
| add_x_68       | DW01_add       | width=14   | add_35_G9 (butterfly.sv:35) |
| sub_x_69       | DW01_sub       | width=13   | sub_36_G9 (butterfly.sv:36) |
| sub_x_70       | DW01_sub       | width=13   | sub_37_G9 (butterfly.sv:37) |
| add_x_75       | DW01_add       | width=14   | add_34_G10 (butterfly.sv:34) |
| add_x_76       | DW01_add       | width=14   | add_35_G10 (butterfly.sv:35) |
| sub_x_77       | DW01_sub       | width=13   | sub_36_G10 (butterfly.sv:36) |
| sub_x_78       | DW01_sub       | width=13   | sub_37_G10 (butterfly.sv:37) |
| add_x_83       | DW01_add       | width=14   | add_34_G11 (butterfly.sv:34) |
| add_x_84       | DW01_add       | width=14   | add_35_G11 (butterfly.sv:35) |
| sub_x_85       | DW01_sub       | width=13   | sub_36_G11 (butterfly.sv:36) |
| sub_x_86       | DW01_sub       | width=13   | sub_37_G11 (butterfly.sv:37) |
| add_x_91       | DW01_add       | width=14   | add_34_G12 (butterfly.sv:34) |
| add_x_92       | DW01_add       | width=14   | add_35_G12 (butterfly.sv:35) |
| sub_x_93       | DW01_sub       | width=13   | sub_36_G12 (butterfly.sv:36) |
| sub_x_94       | DW01_sub       | width=13   | sub_37_G12 (butterfly.sv:37) |
| add_x_99       | DW01_add       | width=14   | add_34_G13 (butterfly.sv:34) |
| add_x_100      | DW01_add       | width=14   | add_35_G13 (butterfly.sv:35) |
| sub_x_101      | DW01_sub       | width=13   | sub_36_G13 (butterfly.sv:36) |
| sub_x_102      | DW01_sub       | width=13   | sub_37_G13 (butterfly.sv:37) |
| add_x_107      | DW01_add       | width=14   | add_34_G14 (butterfly.sv:34) |
| add_x_108      | DW01_add       | width=14   | add_35_G14 (butterfly.sv:35) |
| sub_x_109      | DW01_sub       | width=13   | sub_36_G14 (butterfly.sv:36) |
| sub_x_110      | DW01_sub       | width=13   | sub_37_G14 (butterfly.sv:37) |
| add_x_115      | DW01_add       | width=14   | add_34_G15 (butterfly.sv:34) |
| add_x_116      | DW01_add       | width=14   | add_35_G15 (butterfly.sv:35) |
| sub_x_117      | DW01_sub       | width=13   | sub_36_G15 (butterfly.sv:36) |
| sub_x_118      | DW01_sub       | width=13   | sub_37_G15 (butterfly.sv:37) |
| add_x_123      | DW01_add       | width=14   | add_34_G16 (butterfly.sv:34) |
| add_x_124      | DW01_add       | width=14   | add_35_G16 (butterfly.sv:35) |
| sub_x_125      | DW01_sub       | width=13   | sub_36_G16 (butterfly.sv:36) |
| sub_x_126      | DW01_sub       | width=13   | sub_37_G16 (butterfly.sv:37) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_add         | pparch (area,speed)                 |
| add_x_4            | DW01_add         | pparch (area,speed)                 |
| sub_x_5            | DW01_sub         | pparch (area,speed)                 |
| sub_x_6            | DW01_sub         | pparch (area,speed)                 |
| add_x_11           | DW01_add         | pparch (area,speed)                 |
| add_x_12           | DW01_add         | pparch (area,speed)                 |
| sub_x_13           | DW01_sub         | pparch (area,speed)                 |
| sub_x_14           | DW01_sub         | pparch (area,speed)                 |
| add_x_19           | DW01_add         | pparch (area,speed)                 |
| add_x_20           | DW01_add         | pparch (area,speed)                 |
| sub_x_21           | DW01_sub         | pparch (area,speed)                 |
| sub_x_22           | DW01_sub         | pparch (area,speed)                 |
| add_x_27           | DW01_add         | pparch (area,speed)                 |
| add_x_28           | DW01_add         | pparch (area,speed)                 |
| sub_x_29           | DW01_sub         | pparch (area,speed)                 |
| sub_x_30           | DW01_sub         | pparch (area,speed)                 |
| add_x_35           | DW01_add         | pparch (area,speed)                 |
| add_x_36           | DW01_add         | pparch (area,speed)                 |
| sub_x_37           | DW01_sub         | pparch (area,speed)                 |
| sub_x_38           | DW01_sub         | pparch (area,speed)                 |
| add_x_43           | DW01_add         | pparch (area,speed)                 |
| add_x_44           | DW01_add         | pparch (area,speed)                 |
| sub_x_45           | DW01_sub         | pparch (area,speed)                 |
| sub_x_46           | DW01_sub         | pparch (area,speed)                 |
| add_x_51           | DW01_add         | pparch (area,speed)                 |
| add_x_52           | DW01_add         | pparch (area,speed)                 |
| sub_x_53           | DW01_sub         | pparch (area,speed)                 |
| sub_x_54           | DW01_sub         | pparch (area,speed)                 |
| add_x_59           | DW01_add         | pparch (area,speed)                 |
| add_x_60           | DW01_add         | pparch (area,speed)                 |
| sub_x_61           | DW01_sub         | pparch (area,speed)                 |
| sub_x_62           | DW01_sub         | pparch (area,speed)                 |
| add_x_67           | DW01_add         | pparch (area,speed)                 |
| add_x_68           | DW01_add         | pparch (area,speed)                 |
| sub_x_69           | DW01_sub         | pparch (area,speed)                 |
| sub_x_70           | DW01_sub         | pparch (area,speed)                 |
| add_x_75           | DW01_add         | pparch (area,speed)                 |
| add_x_76           | DW01_add         | pparch (area,speed)                 |
| sub_x_77           | DW01_sub         | pparch (area,speed)                 |
| sub_x_78           | DW01_sub         | pparch (area,speed)                 |
| add_x_83           | DW01_add         | pparch (area,speed)                 |
| add_x_84           | DW01_add         | pparch (area,speed)                 |
| sub_x_85           | DW01_sub         | pparch (area,speed)                 |
| sub_x_86           | DW01_sub         | pparch (area,speed)                 |
| add_x_91           | DW01_add         | pparch (area,speed)                 |
| add_x_92           | DW01_add         | pparch (area,speed)                 |
| sub_x_93           | DW01_sub         | pparch (area,speed)                 |
| sub_x_94           | DW01_sub         | pparch (area,speed)                 |
| add_x_99           | DW01_add         | pparch (area,speed)                 |
| add_x_100          | DW01_add         | pparch (area,speed)                 |
| sub_x_101          | DW01_sub         | pparch (area,speed)                 |
| sub_x_102          | DW01_sub         | pparch (area,speed)                 |
| add_x_107          | DW01_add         | pparch (area,speed)                 |
| add_x_108          | DW01_add         | pparch (area,speed)                 |
| sub_x_109          | DW01_sub         | pparch (area,speed)                 |
| sub_x_110          | DW01_sub         | pparch (area,speed)                 |
| add_x_115          | DW01_add         | pparch (area,speed)                 |
| add_x_116          | DW01_add         | pparch (area,speed)                 |
| sub_x_117          | DW01_sub         | pparch (area,speed)                 |
| sub_x_118          | DW01_sub         | pparch (area,speed)                 |
| add_x_123          | DW01_add         | pparch (area,speed)                 |
| add_x_124          | DW01_add         | pparch (area,speed)                 |
| sub_x_125          | DW01_sub         | pparch (area,speed)                 |
| sub_x_126          | DW01_sub         | pparch (area,speed)                 |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_reg_WIDTH10_DELAY_LENGTH8_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_reg_WIDTH10_DELAY_LENGTH8_1
****************************************

No implementations to report
 
****************************************
Design : butterfly_WIDTH10
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/butterfly.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_add       | width=11   | add_34 (butterfly.sv:34)   |
| add_x_4        | DW01_add       | width=11   | add_35 (butterfly.sv:35)   |
| sub_x_5        | DW01_sub       | width=10   | sub_36 (butterfly.sv:36)   |
| sub_x_6        | DW01_sub       | width=10   | sub_37 (butterfly.sv:37)   |
| add_x_11       | DW01_add       | width=11   | add_34_G2 (butterfly.sv:34) |
| add_x_12       | DW01_add       | width=11   | add_35_G2 (butterfly.sv:35) |
| sub_x_13       | DW01_sub       | width=10   | sub_36_G2 (butterfly.sv:36) |
| sub_x_14       | DW01_sub       | width=10   | sub_37_G2 (butterfly.sv:37) |
| add_x_19       | DW01_add       | width=11   | add_34_G3 (butterfly.sv:34) |
| add_x_20       | DW01_add       | width=11   | add_35_G3 (butterfly.sv:35) |
| sub_x_21       | DW01_sub       | width=10   | sub_36_G3 (butterfly.sv:36) |
| sub_x_22       | DW01_sub       | width=10   | sub_37_G3 (butterfly.sv:37) |
| add_x_27       | DW01_add       | width=11   | add_34_G4 (butterfly.sv:34) |
| add_x_28       | DW01_add       | width=11   | add_35_G4 (butterfly.sv:35) |
| sub_x_29       | DW01_sub       | width=10   | sub_36_G4 (butterfly.sv:36) |
| sub_x_30       | DW01_sub       | width=10   | sub_37_G4 (butterfly.sv:37) |
| add_x_35       | DW01_add       | width=11   | add_34_G5 (butterfly.sv:34) |
| add_x_36       | DW01_add       | width=11   | add_35_G5 (butterfly.sv:35) |
| sub_x_37       | DW01_sub       | width=10   | sub_36_G5 (butterfly.sv:36) |
| sub_x_38       | DW01_sub       | width=10   | sub_37_G5 (butterfly.sv:37) |
| add_x_43       | DW01_add       | width=11   | add_34_G6 (butterfly.sv:34) |
| add_x_44       | DW01_add       | width=11   | add_35_G6 (butterfly.sv:35) |
| sub_x_45       | DW01_sub       | width=10   | sub_36_G6 (butterfly.sv:36) |
| sub_x_46       | DW01_sub       | width=10   | sub_37_G6 (butterfly.sv:37) |
| add_x_51       | DW01_add       | width=11   | add_34_G7 (butterfly.sv:34) |
| add_x_52       | DW01_add       | width=11   | add_35_G7 (butterfly.sv:35) |
| sub_x_53       | DW01_sub       | width=10   | sub_36_G7 (butterfly.sv:36) |
| sub_x_54       | DW01_sub       | width=10   | sub_37_G7 (butterfly.sv:37) |
| add_x_59       | DW01_add       | width=11   | add_34_G8 (butterfly.sv:34) |
| add_x_60       | DW01_add       | width=11   | add_35_G8 (butterfly.sv:35) |
| sub_x_61       | DW01_sub       | width=10   | sub_36_G8 (butterfly.sv:36) |
| sub_x_62       | DW01_sub       | width=10   | sub_37_G8 (butterfly.sv:37) |
| add_x_67       | DW01_add       | width=11   | add_34_G9 (butterfly.sv:34) |
| add_x_68       | DW01_add       | width=11   | add_35_G9 (butterfly.sv:35) |
| sub_x_69       | DW01_sub       | width=10   | sub_36_G9 (butterfly.sv:36) |
| sub_x_70       | DW01_sub       | width=10   | sub_37_G9 (butterfly.sv:37) |
| add_x_75       | DW01_add       | width=11   | add_34_G10 (butterfly.sv:34) |
| add_x_76       | DW01_add       | width=11   | add_35_G10 (butterfly.sv:35) |
| sub_x_77       | DW01_sub       | width=10   | sub_36_G10 (butterfly.sv:36) |
| sub_x_78       | DW01_sub       | width=10   | sub_37_G10 (butterfly.sv:37) |
| add_x_83       | DW01_add       | width=11   | add_34_G11 (butterfly.sv:34) |
| add_x_84       | DW01_add       | width=11   | add_35_G11 (butterfly.sv:35) |
| sub_x_85       | DW01_sub       | width=10   | sub_36_G11 (butterfly.sv:36) |
| sub_x_86       | DW01_sub       | width=10   | sub_37_G11 (butterfly.sv:37) |
| add_x_91       | DW01_add       | width=11   | add_34_G12 (butterfly.sv:34) |
| add_x_92       | DW01_add       | width=11   | add_35_G12 (butterfly.sv:35) |
| sub_x_93       | DW01_sub       | width=10   | sub_36_G12 (butterfly.sv:36) |
| sub_x_94       | DW01_sub       | width=10   | sub_37_G12 (butterfly.sv:37) |
| add_x_99       | DW01_add       | width=11   | add_34_G13 (butterfly.sv:34) |
| add_x_100      | DW01_add       | width=11   | add_35_G13 (butterfly.sv:35) |
| sub_x_101      | DW01_sub       | width=10   | sub_36_G13 (butterfly.sv:36) |
| sub_x_102      | DW01_sub       | width=10   | sub_37_G13 (butterfly.sv:37) |
| add_x_107      | DW01_add       | width=11   | add_34_G14 (butterfly.sv:34) |
| add_x_108      | DW01_add       | width=11   | add_35_G14 (butterfly.sv:35) |
| sub_x_109      | DW01_sub       | width=10   | sub_36_G14 (butterfly.sv:36) |
| sub_x_110      | DW01_sub       | width=10   | sub_37_G14 (butterfly.sv:37) |
| add_x_115      | DW01_add       | width=11   | add_34_G15 (butterfly.sv:34) |
| add_x_116      | DW01_add       | width=11   | add_35_G15 (butterfly.sv:35) |
| sub_x_117      | DW01_sub       | width=10   | sub_36_G15 (butterfly.sv:36) |
| sub_x_118      | DW01_sub       | width=10   | sub_37_G15 (butterfly.sv:37) |
| add_x_123      | DW01_add       | width=11   | add_34_G16 (butterfly.sv:34) |
| add_x_124      | DW01_add       | width=11   | add_35_G16 (butterfly.sv:35) |
| sub_x_125      | DW01_sub       | width=10   | sub_36_G16 (butterfly.sv:36) |
| sub_x_126      | DW01_sub       | width=10   | sub_37_G16 (butterfly.sv:37) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_add         | pparch (area,speed)                 |
| add_x_4            | DW01_add         | pparch (area,speed)                 |
| sub_x_5            | DW01_sub         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| add_x_11           | DW01_add         | pparch (area,speed)                 |
| add_x_12           | DW01_add         | pparch (area,speed)                 |
| sub_x_13           | DW01_sub         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| add_x_19           | DW01_add         | pparch (area,speed)                 |
| add_x_20           | DW01_add         | pparch (area,speed)                 |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| add_x_27           | DW01_add         | pparch (area,speed)                 |
| add_x_28           | DW01_add         | pparch (area,speed)                 |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| add_x_35           | DW01_add         | pparch (area,speed)                 |
| add_x_36           | DW01_add         | pparch (area,speed)                 |
| sub_x_37           | DW01_sub         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| add_x_43           | DW01_add         | pparch (area,speed)                 |
| add_x_44           | DW01_add         | pparch (area,speed)                 |
| sub_x_45           | DW01_sub         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| add_x_51           | DW01_add         | pparch (area,speed)                 |
| add_x_52           | DW01_add         | pparch (area,speed)                 |
| sub_x_53           | DW01_sub         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| add_x_59           | DW01_add         | pparch (area,speed)                 |
| add_x_60           | DW01_add         | pparch (area,speed)                 |
| sub_x_61           | DW01_sub         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| add_x_67           | DW01_add         | pparch (area,speed)                 |
| add_x_68           | DW01_add         | pparch (area,speed)                 |
| sub_x_69           | DW01_sub         | apparch (area)     |                |
| sub_x_70           | DW01_sub         | apparch (area)     |                |
| add_x_75           | DW01_add         | pparch (area,speed)                 |
| add_x_76           | DW01_add         | pparch (area,speed)                 |
| sub_x_77           | DW01_sub         | apparch (area)     |                |
| sub_x_78           | DW01_sub         | apparch (area)     |                |
| add_x_83           | DW01_add         | pparch (area,speed)                 |
| add_x_84           | DW01_add         | pparch (area,speed)                 |
| sub_x_85           | DW01_sub         | apparch (area)     |                |
| sub_x_86           | DW01_sub         | apparch (area)     |                |
| add_x_91           | DW01_add         | pparch (area,speed)                 |
| add_x_92           | DW01_add         | pparch (area,speed)                 |
| sub_x_93           | DW01_sub         | apparch (area)     |                |
| sub_x_94           | DW01_sub         | apparch (area)     |                |
| add_x_99           | DW01_add         | pparch (area,speed)                 |
| add_x_100          | DW01_add         | pparch (area,speed)                 |
| sub_x_101          | DW01_sub         | apparch (area)     |                |
| sub_x_102          | DW01_sub         | apparch (area)     |                |
| add_x_107          | DW01_add         | pparch (area,speed)                 |
| add_x_108          | DW01_add         | pparch (area,speed)                 |
| sub_x_109          | DW01_sub         | apparch (area)     |                |
| sub_x_110          | DW01_sub         | apparch (area)     |                |
| add_x_115          | DW01_add         | pparch (area,speed)                 |
| add_x_116          | DW01_add         | pparch (area,speed)                 |
| sub_x_117          | DW01_sub         | apparch (area)     |                |
| sub_x_118          | DW01_sub         | apparch (area)     |                |
| add_x_123          | DW01_add         | pparch (area,speed)                 |
| add_x_124          | DW01_add         | pparch (area,speed)                 |
| sub_x_125          | DW01_sub         | apparch (area)     |                |
| sub_x_126          | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_reg_WIDTH9_DELAY_LENGTH16
****************************************

No implementations to report
 
****************************************
Design : butterfly_WIDTH9
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/butterfly.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_add       | width=10   | add_34 (butterfly.sv:34)   |
| add_x_4        | DW01_add       | width=10   | add_35 (butterfly.sv:35)   |
| sub_x_5        | DW01_sub       | width=9    | sub_36 (butterfly.sv:36)   |
| sub_x_6        | DW01_sub       | width=9    | sub_37 (butterfly.sv:37)   |
| add_x_11       | DW01_add       | width=10   | add_34_G2 (butterfly.sv:34) |
| add_x_12       | DW01_add       | width=10   | add_35_G2 (butterfly.sv:35) |
| sub_x_13       | DW01_sub       | width=9    | sub_36_G2 (butterfly.sv:36) |
| sub_x_14       | DW01_sub       | width=9    | sub_37_G2 (butterfly.sv:37) |
| add_x_19       | DW01_add       | width=10   | add_34_G3 (butterfly.sv:34) |
| add_x_20       | DW01_add       | width=10   | add_35_G3 (butterfly.sv:35) |
| sub_x_21       | DW01_sub       | width=9    | sub_36_G3 (butterfly.sv:36) |
| sub_x_22       | DW01_sub       | width=9    | sub_37_G3 (butterfly.sv:37) |
| add_x_27       | DW01_add       | width=10   | add_34_G4 (butterfly.sv:34) |
| add_x_28       | DW01_add       | width=10   | add_35_G4 (butterfly.sv:35) |
| sub_x_29       | DW01_sub       | width=9    | sub_36_G4 (butterfly.sv:36) |
| sub_x_30       | DW01_sub       | width=9    | sub_37_G4 (butterfly.sv:37) |
| add_x_35       | DW01_add       | width=10   | add_34_G5 (butterfly.sv:34) |
| add_x_36       | DW01_add       | width=10   | add_35_G5 (butterfly.sv:35) |
| sub_x_37       | DW01_sub       | width=9    | sub_36_G5 (butterfly.sv:36) |
| sub_x_38       | DW01_sub       | width=9    | sub_37_G5 (butterfly.sv:37) |
| add_x_43       | DW01_add       | width=10   | add_34_G6 (butterfly.sv:34) |
| add_x_44       | DW01_add       | width=10   | add_35_G6 (butterfly.sv:35) |
| sub_x_45       | DW01_sub       | width=9    | sub_36_G6 (butterfly.sv:36) |
| sub_x_46       | DW01_sub       | width=9    | sub_37_G6 (butterfly.sv:37) |
| add_x_51       | DW01_add       | width=10   | add_34_G7 (butterfly.sv:34) |
| add_x_52       | DW01_add       | width=10   | add_35_G7 (butterfly.sv:35) |
| sub_x_53       | DW01_sub       | width=9    | sub_36_G7 (butterfly.sv:36) |
| sub_x_54       | DW01_sub       | width=9    | sub_37_G7 (butterfly.sv:37) |
| add_x_59       | DW01_add       | width=10   | add_34_G8 (butterfly.sv:34) |
| add_x_60       | DW01_add       | width=10   | add_35_G8 (butterfly.sv:35) |
| sub_x_61       | DW01_sub       | width=9    | sub_36_G8 (butterfly.sv:36) |
| sub_x_62       | DW01_sub       | width=9    | sub_37_G8 (butterfly.sv:37) |
| add_x_67       | DW01_add       | width=10   | add_34_G9 (butterfly.sv:34) |
| add_x_68       | DW01_add       | width=10   | add_35_G9 (butterfly.sv:35) |
| sub_x_69       | DW01_sub       | width=9    | sub_36_G9 (butterfly.sv:36) |
| sub_x_70       | DW01_sub       | width=9    | sub_37_G9 (butterfly.sv:37) |
| add_x_75       | DW01_add       | width=10   | add_34_G10 (butterfly.sv:34) |
| add_x_76       | DW01_add       | width=10   | add_35_G10 (butterfly.sv:35) |
| sub_x_77       | DW01_sub       | width=9    | sub_36_G10 (butterfly.sv:36) |
| sub_x_78       | DW01_sub       | width=9    | sub_37_G10 (butterfly.sv:37) |
| add_x_83       | DW01_add       | width=10   | add_34_G11 (butterfly.sv:34) |
| add_x_84       | DW01_add       | width=10   | add_35_G11 (butterfly.sv:35) |
| sub_x_85       | DW01_sub       | width=9    | sub_36_G11 (butterfly.sv:36) |
| sub_x_86       | DW01_sub       | width=9    | sub_37_G11 (butterfly.sv:37) |
| add_x_91       | DW01_add       | width=10   | add_34_G12 (butterfly.sv:34) |
| add_x_92       | DW01_add       | width=10   | add_35_G12 (butterfly.sv:35) |
| sub_x_93       | DW01_sub       | width=9    | sub_36_G12 (butterfly.sv:36) |
| sub_x_94       | DW01_sub       | width=9    | sub_37_G12 (butterfly.sv:37) |
| add_x_99       | DW01_add       | width=10   | add_34_G13 (butterfly.sv:34) |
| add_x_100      | DW01_add       | width=10   | add_35_G13 (butterfly.sv:35) |
| sub_x_101      | DW01_sub       | width=9    | sub_36_G13 (butterfly.sv:36) |
| sub_x_102      | DW01_sub       | width=9    | sub_37_G13 (butterfly.sv:37) |
| add_x_107      | DW01_add       | width=10   | add_34_G14 (butterfly.sv:34) |
| add_x_108      | DW01_add       | width=10   | add_35_G14 (butterfly.sv:35) |
| sub_x_109      | DW01_sub       | width=9    | sub_36_G14 (butterfly.sv:36) |
| sub_x_110      | DW01_sub       | width=9    | sub_37_G14 (butterfly.sv:37) |
| add_x_115      | DW01_add       | width=10   | add_34_G15 (butterfly.sv:34) |
| add_x_116      | DW01_add       | width=10   | add_35_G15 (butterfly.sv:35) |
| sub_x_117      | DW01_sub       | width=9    | sub_36_G15 (butterfly.sv:36) |
| sub_x_118      | DW01_sub       | width=9    | sub_37_G15 (butterfly.sv:37) |
| add_x_123      | DW01_add       | width=10   | add_34_G16 (butterfly.sv:34) |
| add_x_124      | DW01_add       | width=10   | add_35_G16 (butterfly.sv:35) |
| sub_x_125      | DW01_sub       | width=9    | sub_36_G16 (butterfly.sv:36) |
| sub_x_126      | DW01_sub       | width=9    | sub_37_G16 (butterfly.sv:37) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_add         | pparch (area,speed)                 |
| add_x_4            | DW01_add         | pparch (area,speed)                 |
| sub_x_5            | DW01_sub         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| add_x_11           | DW01_add         | pparch (area,speed)                 |
| add_x_12           | DW01_add         | pparch (area,speed)                 |
| sub_x_13           | DW01_sub         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| add_x_19           | DW01_add         | pparch (area,speed)                 |
| add_x_20           | DW01_add         | pparch (area,speed)                 |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| add_x_27           | DW01_add         | pparch (area,speed)                 |
| add_x_28           | DW01_add         | pparch (area,speed)                 |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| add_x_35           | DW01_add         | pparch (area,speed)                 |
| add_x_36           | DW01_add         | pparch (area,speed)                 |
| sub_x_37           | DW01_sub         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| add_x_43           | DW01_add         | pparch (area,speed)                 |
| add_x_44           | DW01_add         | pparch (area,speed)                 |
| sub_x_45           | DW01_sub         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| add_x_51           | DW01_add         | pparch (area,speed)                 |
| add_x_52           | DW01_add         | pparch (area,speed)                 |
| sub_x_53           | DW01_sub         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| add_x_59           | DW01_add         | pparch (area,speed)                 |
| add_x_60           | DW01_add         | pparch (area,speed)                 |
| sub_x_61           | DW01_sub         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| add_x_67           | DW01_add         | pparch (area,speed)                 |
| add_x_68           | DW01_add         | pparch (area,speed)                 |
| sub_x_69           | DW01_sub         | apparch (area)     |                |
| sub_x_70           | DW01_sub         | apparch (area)     |                |
| add_x_75           | DW01_add         | pparch (area,speed)                 |
| add_x_76           | DW01_add         | pparch (area,speed)                 |
| sub_x_77           | DW01_sub         | apparch (area)     |                |
| sub_x_78           | DW01_sub         | apparch (area)     |                |
| add_x_83           | DW01_add         | pparch (area,speed)                 |
| add_x_84           | DW01_add         | pparch (area,speed)                 |
| sub_x_85           | DW01_sub         | apparch (area)     |                |
| sub_x_86           | DW01_sub         | apparch (area)     |                |
| add_x_91           | DW01_add         | pparch (area,speed)                 |
| add_x_92           | DW01_add         | pparch (area,speed)                 |
| sub_x_93           | DW01_sub         | apparch (area)     |                |
| sub_x_94           | DW01_sub         | apparch (area)     |                |
| add_x_99           | DW01_add         | pparch (area,speed)                 |
| add_x_100          | DW01_add         | pparch (area,speed)                 |
| sub_x_101          | DW01_sub         | apparch (area)     |                |
| sub_x_102          | DW01_sub         | apparch (area)     |                |
| add_x_107          | DW01_add         | pparch (area,speed)                 |
| add_x_108          | DW01_add         | pparch (area,speed)                 |
| sub_x_109          | DW01_sub         | apparch (area)     |                |
| sub_x_110          | DW01_sub         | apparch (area)     |                |
| add_x_115          | DW01_add         | pparch (area,speed)                 |
| add_x_116          | DW01_add         | pparch (area,speed)                 |
| sub_x_117          | DW01_sub         | apparch (area)     |                |
| sub_x_118          | DW01_sub         | apparch (area)     |                |
| add_x_123          | DW01_add         | pparch (area,speed)                 |
| add_x_124          | DW01_add         | pparch (area,speed)                 |
| sub_x_125          | DW01_sub         | apparch (area)     |                |
| sub_x_126          | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_buf_WIDTH9
****************************************

No implementations to report
 
****************************************
Design : index_adder_array_WIDTH_IN5_WIDTH_OUT6_SIZE16
****************************************

Resource Report for this hierarchy in file ../verilog/fft_v3/fft_top.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=6    | add_156 (fft_top.sv:156)   |
| add_x_2        | DW01_add       | width=6    | add_156_G2 (fft_top.sv:156) |
| add_x_3        | DW01_add       | width=6    | add_156_G3 (fft_top.sv:156) |
| add_x_4        | DW01_add       | width=6    | add_156_G4 (fft_top.sv:156) |
| add_x_5        | DW01_add       | width=6    | add_156_G5 (fft_top.sv:156) |
| add_x_6        | DW01_add       | width=6    | add_156_G6 (fft_top.sv:156) |
| add_x_7        | DW01_add       | width=6    | add_156_G7 (fft_top.sv:156) |
| add_x_8        | DW01_add       | width=6    | add_156_G8 (fft_top.sv:156) |
| add_x_9        | DW01_add       | width=6    | add_156_G9 (fft_top.sv:156) |
| add_x_10       | DW01_add       | width=6    | add_156_G10 (fft_top.sv:156) |
| add_x_11       | DW01_add       | width=6    | add_156_G11 (fft_top.sv:156) |
| add_x_12       | DW01_add       | width=6    | add_156_G12 (fft_top.sv:156) |
| add_x_13       | DW01_add       | width=6    | add_156_G13 (fft_top.sv:156) |
| add_x_14       | DW01_add       | width=6    | add_156_G14 (fft_top.sv:156) |
| add_x_15       | DW01_add       | width=6    | add_156_G15 (fft_top.sv:156) |
| add_x_16       | DW01_add       | width=6    | add_156_G16 (fft_top.sv:156) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_add         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
===============================================================================

1
 
****************************************
Report : reference
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:16 2025
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SC7P5T_INVX1_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.139200     390     54.288001  
SC7P5T_TIEHIX1_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.139200       1      0.139200  
bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16
                               2330.904048       1   2330.904048  b, h, n
delaybuffer_re_DEPTH176_WIDTH5
                                172.051195       1    172.051195  h, n
index_adder_array_WIDTH_IN5_WIDTH_OUT6_SIZE16
                                 24.847200       1     24.847200  h
sdf1_N512_M512_WIDTH9_WIDTH_DO11
                              71310.627707       1  71310.627707  b, h, n
sdf2_N512_M512_WIDTH11_WIDTH_DO12
                              40643.963703       1  40643.963703  b, h, n
sdf3_N512_M512_WIDTH12_WIDTH_DO13
                               2172.564011       1   2172.564011  b, h, n
-----------------------------------------------------------------------------
Total 8 references                                  116709.385065
1
 
****************************************
Report : net fanout
        -threshold 1000
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:16 2025
****************************************


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
clk                  28443   dr, h        1001000.00    clk
rstn                 23661   h            1001000.00    rstn
reorder/n10897        1824   dr, h        1001000.00    reorder/U475/Z
MODUL1/bf2_3/net684182
                      1024   dr, h        1001000.00    MODUL1/bf2_3/U1125/Z
MODUL0/cbfp1/C_MULTIPLIER_02/n2144
                      4288   dr, h        1001000.00    MODUL0/cbfp1/C_MULTIPLIER_02/U3825/Z
MODUL1/cbfp1/C_MULTIPLIER_12/net684995
                      4370   dr, h        1001000.00    MODUL1/cbfp1/C_MULTIPLIER_12/U2666/Z
1
-----------------------
-- I/O timing report --
-----------------------

****************************************
From : clk
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: clk (clock source 'fft_clk')
  Endpoint: MODUL0/cbfp1/CBFP_0/shift_im_reg_0__10_/CLK (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                  500.00     500.00 f
  clk (in)                                                0.00 #   500.00 f
  MODUL0/clk (sdf1_N512_M512_WIDTH9_WIDTH_DO11)           0.00 #   500.00 f
  MODUL0/cbfp1/clk (top_module_02_cbfp_NUM_PARALLEL_PATHS16_OWIDTH11_BLOCK_SIZE512_DATA_IN_WIDTH13_TW_WIDTH9_TW_TABLE_DEPTH512)
                                                          0.00 #   500.00 f
  MODUL0/cbfp1/CBFP_0/clk (cbfp_WIDTH23_OWIDTH11)         0.00 #   500.00 f
  MODUL0/cbfp1/CBFP_0/clk_gate_shift_im_reg_15_/CLK (SNPS_CLOCK_GATE_HIGH_cbfp_WIDTH23_OWIDTH11_1)
                                                          0.00 #   500.00 f
  MODUL0/cbfp1/CBFP_0/clk_gate_shift_im_reg_15_/latch/Z (SC7P5T_CKGPRELATNX1_CSC20L)
                                                        977.64 #  1477.64 f
  MODUL0/cbfp1/CBFP_0/clk_gate_shift_im_reg_15_/ENCLK (SNPS_CLOCK_GATE_HIGH_cbfp_WIDTH23_OWIDTH11_1)
                                                          0.00    1477.64 f
  MODUL0/cbfp1/CBFP_0/shift_im_reg_0__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00    1477.64 f
  data arrival time                                               1477.64
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : rstn
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: rstn (input port)
  Endpoint: reorder/clk_gate_memory_re_reg_159_/latch
            (gating element for clock fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rstn (in)                                               0.00 #     0.00 r
  reorder/rst_n (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00 #     0.00 r
  reorder/U357/Z (SC7P5T_AN2X6_CSC20L)                   22.58 #    22.58 r
  reorder/U414/Z (SC7P5T_INVX20_CSC20L)                  12.80      35.38 f
  reorder/U472/Z (SC7P5T_NR2X1_MR_CSC20L)                13.64      49.02 r
  reorder/clk_gate_memory_re_reg_159_/EN (SNPS_CLOCK_GATE_HIGH_bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16_334)
                                                          0.00      49.02 r
  reorder/clk_gate_memory_re_reg_159_/latch/E (SC7P5T_CKGPRELATNX1_CSC20L)
                                                          0.00      49.02 r
  data arrival time                                                 49.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : fft_mode
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
From : din_i[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[143] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_0__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[143] (in)                                         0.00       0.00 r
  MODUL0/di_re[143] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[143] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_0__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[142] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_0__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[142] (in)                                         0.00       0.00 r
  MODUL0/di_re[142] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[142] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_0__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[141] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_0__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[141] (in)                                         0.00       0.00 r
  MODUL0/di_re[141] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[141] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_0__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[140] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_0__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[140] (in)                                         0.00       0.00 r
  MODUL0/di_re[140] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[140] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_0__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[139] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_0__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[139] (in)                                         0.00       0.00 r
  MODUL0/di_re[139] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[139] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_0__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[138] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_0__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[138] (in)                                         0.00       0.00 r
  MODUL0/di_re[138] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[138] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_0__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[137] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_0__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[137] (in)                                         0.00       0.00 r
  MODUL0/di_re[137] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[137] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_0__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[136] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_0__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[136] (in)                                         0.00       0.00 r
  MODUL0/di_re[136] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[136] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_0__1_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[135] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_0__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[135] (in)                                         0.00       0.00 r
  MODUL0/di_re[135] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[135] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_0__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[134] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_1__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[134] (in)                                         0.00       0.00 r
  MODUL0/di_re[134] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[134] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_1__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[133] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_1__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[133] (in)                                         0.00       0.00 r
  MODUL0/di_re[133] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[133] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_1__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[132] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_1__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[132] (in)                                         0.00       0.00 r
  MODUL0/di_re[132] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[132] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_1__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[131] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_1__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[131] (in)                                         0.00       0.00 r
  MODUL0/di_re[131] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[131] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_1__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[130] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_1__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[130] (in)                                         0.00       0.00 r
  MODUL0/di_re[130] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[130] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_1__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[129] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_1__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[129] (in)                                         0.00       0.00 r
  MODUL0/di_re[129] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[129] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_1__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[128] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_1__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[128] (in)                                         0.00       0.00 r
  MODUL0/di_re[128] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[128] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_1__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[127] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_1__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[127] (in)                                         0.00       0.00 r
  MODUL0/di_re[127] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[127] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_1__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[126] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_1__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[126] (in)                                         0.00       0.00 r
  MODUL0/di_re[126] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[126] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_1__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[125] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_2__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[125] (in)                                         0.00       0.00 r
  MODUL0/di_re[125] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[125] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_2__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[124] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_2__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[124] (in)                                         0.00       0.00 r
  MODUL0/di_re[124] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[124] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_2__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[123] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_2__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[123] (in)                                         0.00       0.00 r
  MODUL0/di_re[123] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[123] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_2__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[122] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_2__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[122] (in)                                         0.00       0.00 r
  MODUL0/di_re[122] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[122] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_2__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[121] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_2__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[121] (in)                                         0.00       0.00 r
  MODUL0/di_re[121] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[121] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_2__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[120] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_2__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[120] (in)                                         0.00       0.00 r
  MODUL0/di_re[120] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[120] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_2__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[119] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_2__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[119] (in)                                         0.00       0.00 r
  MODUL0/di_re[119] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[119] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_2__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[118] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_2__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[118] (in)                                         0.00       0.00 r
  MODUL0/di_re[118] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[118] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_2__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[117] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_2__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[117] (in)                                         0.00       0.00 r
  MODUL0/di_re[117] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[117] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_2__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[116] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_3__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[116] (in)                                         0.00       0.00 r
  MODUL0/di_re[116] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[116] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_3__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[115] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_3__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[115] (in)                                         0.00       0.00 r
  MODUL0/di_re[115] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[115] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_3__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[114] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_3__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[114] (in)                                         0.00       0.00 r
  MODUL0/di_re[114] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[114] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_3__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[113] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_3__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[113] (in)                                         0.00       0.00 r
  MODUL0/di_re[113] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[113] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_3__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[112] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_3__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[112] (in)                                         0.00       0.00 r
  MODUL0/di_re[112] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[112] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_3__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[111] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_3__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[111] (in)                                         0.00       0.00 r
  MODUL0/di_re[111] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[111] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_3__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[110] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_3__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[110] (in)                                         0.00       0.00 r
  MODUL0/di_re[110] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[110] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_3__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[109] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_3__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[109] (in)                                         0.00       0.00 r
  MODUL0/di_re[109] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[109] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_3__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[108] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_3__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[108] (in)                                         0.00       0.00 r
  MODUL0/di_re[108] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[108] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_3__0_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[107] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_4__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[107] (in)                                         0.00       0.00 r
  MODUL0/di_re[107] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[107] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_4__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[106] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_4__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[106] (in)                                         0.00       0.00 r
  MODUL0/di_re[106] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[106] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_4__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[105] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_4__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[105] (in)                                         0.00       0.00 r
  MODUL0/di_re[105] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[105] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_4__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[104] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_4__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[104] (in)                                         0.00       0.00 r
  MODUL0/di_re[104] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[104] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_4__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[103] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_4__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[103] (in)                                         0.00       0.00 r
  MODUL0/di_re[103] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[103] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_4__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[102] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_4__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[102] (in)                                         0.00       0.00 r
  MODUL0/di_re[102] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[102] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_4__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[101] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_4__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[101] (in)                                         0.00       0.00 r
  MODUL0/di_re[101] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[101] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_4__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[100] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_4__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[100] (in)                                         0.00       0.00 r
  MODUL0/di_re[100] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_re[100] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_re_reg_4__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[99] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_4__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[99] (in)                                          0.00       0.00 r
  MODUL0/di_re[99] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[99] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_4__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[98] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_5__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[98] (in)                                          0.00       0.00 r
  MODUL0/di_re[98] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[98] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_5__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[97] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_5__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[97] (in)                                          0.00       0.00 r
  MODUL0/di_re[97] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[97] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_5__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[96] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_5__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[96] (in)                                          0.00       0.00 r
  MODUL0/di_re[96] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[96] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_5__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[95] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_5__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[95] (in)                                          0.00       0.00 r
  MODUL0/di_re[95] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[95] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_5__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[94] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_5__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[94] (in)                                          0.00       0.00 r
  MODUL0/di_re[94] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[94] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_5__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[93] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_5__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[93] (in)                                          0.00       0.00 r
  MODUL0/di_re[93] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[93] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_5__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[92] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_5__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[92] (in)                                          0.00       0.00 r
  MODUL0/di_re[92] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[92] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_5__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[91] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_5__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[91] (in)                                          0.00       0.00 r
  MODUL0/di_re[91] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[91] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_5__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[90] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_5__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[90] (in)                                          0.00       0.00 r
  MODUL0/di_re[90] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[90] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_5__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[89] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_6__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[89] (in)                                          0.00       0.00 r
  MODUL0/di_re[89] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[89] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_6__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[88] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_6__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[88] (in)                                          0.00       0.00 r
  MODUL0/di_re[88] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[88] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_6__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[87] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_6__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[87] (in)                                          0.00       0.00 r
  MODUL0/di_re[87] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[87] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_6__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[86] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_6__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[86] (in)                                          0.00       0.00 r
  MODUL0/di_re[86] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[86] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_6__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[85] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_6__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[85] (in)                                          0.00       0.00 r
  MODUL0/di_re[85] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[85] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_6__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[84] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_6__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[84] (in)                                          0.00       0.00 r
  MODUL0/di_re[84] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[84] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_6__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[83] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_6__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[83] (in)                                          0.00       0.00 r
  MODUL0/di_re[83] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[83] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_6__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[82] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_6__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[82] (in)                                          0.00       0.00 r
  MODUL0/di_re[82] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[82] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_6__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[81] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_6__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[81] (in)                                          0.00       0.00 r
  MODUL0/di_re[81] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[81] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_6__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[80] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_7__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[80] (in)                                          0.00       0.00 r
  MODUL0/di_re[80] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[80] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_7__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[79] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_7__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[79] (in)                                          0.00       0.00 r
  MODUL0/di_re[79] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[79] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_7__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[78] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_7__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[78] (in)                                          0.00       0.00 r
  MODUL0/di_re[78] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[78] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_7__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[77] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_7__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[77] (in)                                          0.00       0.00 r
  MODUL0/di_re[77] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[77] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_7__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[76] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_7__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[76] (in)                                          0.00       0.00 r
  MODUL0/di_re[76] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[76] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_7__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[75] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_7__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[75] (in)                                          0.00       0.00 r
  MODUL0/di_re[75] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[75] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_7__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[74] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_7__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[74] (in)                                          0.00       0.00 r
  MODUL0/di_re[74] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[74] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_7__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[73] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_7__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[73] (in)                                          0.00       0.00 r
  MODUL0/di_re[73] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[73] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_7__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[72] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_7__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[72] (in)                                          0.00       0.00 r
  MODUL0/di_re[72] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[72] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_7__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[71] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_8__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[71] (in)                                          0.00       0.00 r
  MODUL0/di_re[71] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[71] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_8__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[70] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_8__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[70] (in)                                          0.00       0.00 r
  MODUL0/di_re[70] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[70] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_8__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[69] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_8__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[69] (in)                                          0.00       0.00 r
  MODUL0/di_re[69] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[69] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_8__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[68] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_8__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[68] (in)                                          0.00       0.00 r
  MODUL0/di_re[68] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[68] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_8__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[67] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_8__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[67] (in)                                          0.00       0.00 r
  MODUL0/di_re[67] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[67] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_8__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[66] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_8__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[66] (in)                                          0.00       0.00 r
  MODUL0/di_re[66] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[66] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_8__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[65] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_8__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[65] (in)                                          0.00       0.00 r
  MODUL0/di_re[65] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[65] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_8__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:44 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[64] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_8__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[64] (in)                                          0.00       0.00 r
  MODUL0/di_re[64] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[64] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_8__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[63] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_8__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[63] (in)                                          0.00       0.00 r
  MODUL0/di_re[63] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[63] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_8__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[62] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_9__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[62] (in)                                          0.00       0.00 r
  MODUL0/di_re[62] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[62] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_9__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[61] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_9__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[61] (in)                                          0.00       0.00 r
  MODUL0/di_re[61] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[61] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_9__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[60] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_9__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[60] (in)                                          0.00       0.00 r
  MODUL0/di_re[60] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[60] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_9__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[59] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_9__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[59] (in)                                          0.00       0.00 r
  MODUL0/di_re[59] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[59] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_9__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[58] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_9__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[58] (in)                                          0.00       0.00 r
  MODUL0/di_re[58] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[58] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_9__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[57] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_9__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[57] (in)                                          0.00       0.00 r
  MODUL0/di_re[57] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[57] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_9__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[56] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_9__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[56] (in)                                          0.00       0.00 r
  MODUL0/di_re[56] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[56] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_9__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[55] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_9__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[55] (in)                                          0.00       0.00 r
  MODUL0/di_re[55] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[55] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_9__1_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[54] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_9__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[54] (in)                                          0.00       0.00 r
  MODUL0/di_re[54] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[54] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_9__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[53] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_10__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[53] (in)                                          0.00       0.00 r
  MODUL0/di_re[53] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[53] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_10__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[52] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_10__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[52] (in)                                          0.00       0.00 r
  MODUL0/di_re[52] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[52] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_10__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[51] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_10__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[51] (in)                                          0.00       0.00 r
  MODUL0/di_re[51] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[51] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_10__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[50] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_10__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[50] (in)                                          0.00       0.00 r
  MODUL0/di_re[50] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[50] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_10__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[49] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_10__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[49] (in)                                          0.00       0.00 r
  MODUL0/di_re[49] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[49] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_10__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[48] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_10__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[48] (in)                                          0.00       0.00 r
  MODUL0/di_re[48] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[48] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_10__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[47] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_10__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[47] (in)                                          0.00       0.00 r
  MODUL0/di_re[47] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[47] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_10__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[46] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_10__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[46] (in)                                          0.00       0.00 r
  MODUL0/di_re[46] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[46] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_10__1_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[45] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_10__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[45] (in)                                          0.00       0.00 r
  MODUL0/di_re[45] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[45] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_10__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[44] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_11__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[44] (in)                                          0.00       0.00 r
  MODUL0/di_re[44] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[44] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_11__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[43] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_11__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[43] (in)                                          0.00       0.00 r
  MODUL0/di_re[43] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[43] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_11__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[42] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_11__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[42] (in)                                          0.00       0.00 r
  MODUL0/di_re[42] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[42] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_11__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[41] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_11__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[41] (in)                                          0.00       0.00 r
  MODUL0/di_re[41] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[41] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_11__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[40] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_11__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[40] (in)                                          0.00       0.00 r
  MODUL0/di_re[40] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[40] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_11__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[39] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_11__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[39] (in)                                          0.00       0.00 r
  MODUL0/di_re[39] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[39] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_11__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[38] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_11__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[38] (in)                                          0.00       0.00 r
  MODUL0/di_re[38] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[38] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_11__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[37] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_11__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[37] (in)                                          0.00       0.00 r
  MODUL0/di_re[37] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[37] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_11__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[36] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_11__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[36] (in)                                          0.00       0.00 r
  MODUL0/di_re[36] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[36] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_11__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[35] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_12__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[35] (in)                                          0.00       0.00 r
  MODUL0/di_re[35] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[35] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_12__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[34] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_12__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[34] (in)                                          0.00       0.00 r
  MODUL0/di_re[34] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[34] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_12__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[33] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_12__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[33] (in)                                          0.00       0.00 r
  MODUL0/di_re[33] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[33] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_12__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[32] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_12__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[32] (in)                                          0.00       0.00 r
  MODUL0/di_re[32] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[32] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_12__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[31] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_12__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[31] (in)                                          0.00       0.00 r
  MODUL0/di_re[31] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[31] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_12__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[30] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_12__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[30] (in)                                          0.00       0.00 r
  MODUL0/di_re[30] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[30] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_12__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[29] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_12__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[29] (in)                                          0.00       0.00 r
  MODUL0/di_re[29] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[29] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_12__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[28] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_12__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[28] (in)                                          0.00       0.00 r
  MODUL0/di_re[28] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[28] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_12__1_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[27] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_12__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[27] (in)                                          0.00       0.00 r
  MODUL0/di_re[27] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[27] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_12__0_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[26] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_13__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[26] (in)                                          0.00       0.00 r
  MODUL0/di_re[26] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[26] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_13__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[25] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_13__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[25] (in)                                          0.00       0.00 r
  MODUL0/di_re[25] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[25] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_13__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[24] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_13__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[24] (in)                                          0.00       0.00 r
  MODUL0/di_re[24] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[24] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_13__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[23] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_13__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[23] (in)                                          0.00       0.00 r
  MODUL0/di_re[23] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[23] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_13__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[22] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_13__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[22] (in)                                          0.00       0.00 r
  MODUL0/di_re[22] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[22] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_13__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[21] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_13__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[21] (in)                                          0.00       0.00 r
  MODUL0/di_re[21] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[21] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_13__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[20] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_13__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[20] (in)                                          0.00       0.00 r
  MODUL0/di_re[20] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[20] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_13__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[19] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_13__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[19] (in)                                          0.00       0.00 r
  MODUL0/di_re[19] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[19] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_13__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[18] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_13__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[18] (in)                                          0.00       0.00 r
  MODUL0/di_re[18] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[18] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_13__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[17] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_14__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[17] (in)                                          0.00       0.00 r
  MODUL0/di_re[17] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[17] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_14__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[16] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_14__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[16] (in)                                          0.00       0.00 r
  MODUL0/di_re[16] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[16] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_14__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[15] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_14__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[15] (in)                                          0.00       0.00 r
  MODUL0/di_re[15] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[15] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_14__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[14] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_14__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[14] (in)                                          0.00       0.00 r
  MODUL0/di_re[14] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[14] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_14__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[13] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_14__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[13] (in)                                          0.00       0.00 r
  MODUL0/di_re[13] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[13] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_14__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[12] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_14__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[12] (in)                                          0.00       0.00 r
  MODUL0/di_re[12] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[12] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_14__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[11] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_14__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[11] (in)                                          0.00       0.00 r
  MODUL0/di_re[11] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[11] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_14__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[10] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_14__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[10] (in)                                          0.00       0.00 r
  MODUL0/di_re[10] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_re[10] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_re_reg_14__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[9] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_14__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[9] (in)                                           0.00       0.00 r
  MODUL0/di_re[9] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)      0.00       0.00 r
  MODUL0/buf1/din_re[9] (delay_buf_WIDTH9)                0.00       0.00 r
  MODUL0/buf1/dout_re_reg_14__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[8] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_15__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[8] (in)                                           0.00       0.00 r
  MODUL0/di_re[8] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)      0.00       0.00 r
  MODUL0/buf1/din_re[8] (delay_buf_WIDTH9)                0.00       0.00 r
  MODUL0/buf1/dout_re_reg_15__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[7] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_15__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[7] (in)                                           0.00       0.00 r
  MODUL0/di_re[7] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)      0.00       0.00 r
  MODUL0/buf1/din_re[7] (delay_buf_WIDTH9)                0.00       0.00 r
  MODUL0/buf1/dout_re_reg_15__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[6] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_15__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[6] (in)                                           0.00       0.00 r
  MODUL0/di_re[6] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)      0.00       0.00 r
  MODUL0/buf1/din_re[6] (delay_buf_WIDTH9)                0.00       0.00 r
  MODUL0/buf1/dout_re_reg_15__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[5] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_15__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[5] (in)                                           0.00       0.00 r
  MODUL0/di_re[5] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)      0.00       0.00 r
  MODUL0/buf1/din_re[5] (delay_buf_WIDTH9)                0.00       0.00 r
  MODUL0/buf1/dout_re_reg_15__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[4] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_15__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[4] (in)                                           0.00       0.00 r
  MODUL0/di_re[4] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)      0.00       0.00 r
  MODUL0/buf1/din_re[4] (delay_buf_WIDTH9)                0.00       0.00 r
  MODUL0/buf1/dout_re_reg_15__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[3] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_15__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[3] (in)                                           0.00       0.00 r
  MODUL0/di_re[3] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)      0.00       0.00 r
  MODUL0/buf1/din_re[3] (delay_buf_WIDTH9)                0.00       0.00 r
  MODUL0/buf1/dout_re_reg_15__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[2] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_15__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[2] (in)                                           0.00       0.00 r
  MODUL0/di_re[2] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)      0.00       0.00 r
  MODUL0/buf1/din_re[2] (delay_buf_WIDTH9)                0.00       0.00 r
  MODUL0/buf1/dout_re_reg_15__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[1] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_15__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[1] (in)                                           0.00       0.00 r
  MODUL0/di_re[1] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)      0.00       0.00 r
  MODUL0/buf1/din_re[1] (delay_buf_WIDTH9)                0.00       0.00 r
  MODUL0/buf1/dout_re_reg_15__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[0] (input port)
  Endpoint: MODUL0/buf1/dout_re_reg_15__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[0] (in)                                           0.00       0.00 r
  MODUL0/di_re[0] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)      0.00       0.00 r
  MODUL0/buf1/din_re[0] (delay_buf_WIDTH9)                0.00       0.00 r
  MODUL0/buf1/dout_re_reg_15__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[143] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_0__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[143] (in)                                         0.00       0.00 r
  MODUL0/di_im[143] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[143] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_0__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[142] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_0__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[142] (in)                                         0.00       0.00 r
  MODUL0/di_im[142] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[142] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_0__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[141] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_0__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[141] (in)                                         0.00       0.00 r
  MODUL0/di_im[141] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[141] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_0__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[140] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_0__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[140] (in)                                         0.00       0.00 r
  MODUL0/di_im[140] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[140] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_0__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[139] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_0__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[139] (in)                                         0.00       0.00 r
  MODUL0/di_im[139] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[139] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_0__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[138] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_0__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[138] (in)                                         0.00       0.00 r
  MODUL0/di_im[138] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[138] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_0__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[137] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_0__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[137] (in)                                         0.00       0.00 r
  MODUL0/di_im[137] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[137] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_0__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[136] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_0__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[136] (in)                                         0.00       0.00 r
  MODUL0/di_im[136] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[136] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_0__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[135] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_0__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[135] (in)                                         0.00       0.00 r
  MODUL0/di_im[135] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[135] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_0__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[134] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_1__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[134] (in)                                         0.00       0.00 r
  MODUL0/di_im[134] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[134] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_1__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[133] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_1__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[133] (in)                                         0.00       0.00 r
  MODUL0/di_im[133] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[133] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_1__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[132] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_1__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[132] (in)                                         0.00       0.00 r
  MODUL0/di_im[132] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[132] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_1__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[131] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_1__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[131] (in)                                         0.00       0.00 r
  MODUL0/di_im[131] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[131] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_1__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[130] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_1__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[130] (in)                                         0.00       0.00 r
  MODUL0/di_im[130] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[130] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_1__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[129] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_1__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[129] (in)                                         0.00       0.00 r
  MODUL0/di_im[129] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[129] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_1__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[128] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_1__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[128] (in)                                         0.00       0.00 r
  MODUL0/di_im[128] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[128] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_1__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[127] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_1__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[127] (in)                                         0.00       0.00 r
  MODUL0/di_im[127] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[127] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_1__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[126] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_1__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[126] (in)                                         0.00       0.00 r
  MODUL0/di_im[126] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[126] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_1__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[125] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_2__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[125] (in)                                         0.00       0.00 r
  MODUL0/di_im[125] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[125] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_2__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[124] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_2__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[124] (in)                                         0.00       0.00 r
  MODUL0/di_im[124] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[124] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_2__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[123] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_2__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[123] (in)                                         0.00       0.00 r
  MODUL0/di_im[123] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[123] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_2__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[122] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_2__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[122] (in)                                         0.00       0.00 r
  MODUL0/di_im[122] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[122] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_2__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[121] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_2__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[121] (in)                                         0.00       0.00 r
  MODUL0/di_im[121] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[121] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_2__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[120] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_2__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[120] (in)                                         0.00       0.00 r
  MODUL0/di_im[120] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[120] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_2__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[119] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_2__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[119] (in)                                         0.00       0.00 r
  MODUL0/di_im[119] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[119] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_2__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[118] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_2__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[118] (in)                                         0.00       0.00 r
  MODUL0/di_im[118] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[118] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_2__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[117] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_2__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[117] (in)                                         0.00       0.00 r
  MODUL0/di_im[117] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[117] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_2__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[116] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_3__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[116] (in)                                         0.00       0.00 r
  MODUL0/di_im[116] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[116] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_3__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[115] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_3__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[115] (in)                                         0.00       0.00 r
  MODUL0/di_im[115] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[115] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_3__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[114] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_3__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[114] (in)                                         0.00       0.00 r
  MODUL0/di_im[114] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[114] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_3__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[113] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_3__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[113] (in)                                         0.00       0.00 r
  MODUL0/di_im[113] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[113] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_3__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[112] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_3__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[112] (in)                                         0.00       0.00 r
  MODUL0/di_im[112] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[112] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_3__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[111] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_3__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[111] (in)                                         0.00       0.00 r
  MODUL0/di_im[111] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[111] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_3__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[110] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_3__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[110] (in)                                         0.00       0.00 r
  MODUL0/di_im[110] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[110] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_3__2_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[109] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_3__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[109] (in)                                         0.00       0.00 r
  MODUL0/di_im[109] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[109] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_3__1_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[108] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_3__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[108] (in)                                         0.00       0.00 r
  MODUL0/di_im[108] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[108] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_3__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[107] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_4__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[107] (in)                                         0.00       0.00 r
  MODUL0/di_im[107] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[107] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_4__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[106] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_4__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[106] (in)                                         0.00       0.00 r
  MODUL0/di_im[106] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[106] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_4__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[105] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_4__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[105] (in)                                         0.00       0.00 r
  MODUL0/di_im[105] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[105] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_4__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[104] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_4__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[104] (in)                                         0.00       0.00 r
  MODUL0/di_im[104] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[104] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_4__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[103] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_4__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[103] (in)                                         0.00       0.00 r
  MODUL0/di_im[103] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[103] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_4__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[102] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_4__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[102] (in)                                         0.00       0.00 r
  MODUL0/di_im[102] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[102] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_4__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[101] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_4__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[101] (in)                                         0.00       0.00 r
  MODUL0/di_im[101] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[101] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_4__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[100] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_4__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[100] (in)                                         0.00       0.00 r
  MODUL0/di_im[100] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)
                                                          0.00       0.00 r
  MODUL0/buf1/din_im[100] (delay_buf_WIDTH9)              0.00       0.00 r
  MODUL0/buf1/dout_im_reg_4__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[99] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_4__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[99] (in)                                          0.00       0.00 r
  MODUL0/di_im[99] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[99] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_4__0_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[98] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_5__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[98] (in)                                          0.00       0.00 r
  MODUL0/di_im[98] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[98] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_5__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[97] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_5__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[97] (in)                                          0.00       0.00 r
  MODUL0/di_im[97] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[97] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_5__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[96] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_5__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[96] (in)                                          0.00       0.00 r
  MODUL0/di_im[96] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[96] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_5__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[95] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_5__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[95] (in)                                          0.00       0.00 r
  MODUL0/di_im[95] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[95] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_5__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[94] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_5__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[94] (in)                                          0.00       0.00 r
  MODUL0/di_im[94] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[94] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_5__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[93] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_5__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[93] (in)                                          0.00       0.00 r
  MODUL0/di_im[93] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[93] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_5__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[92] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_5__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[92] (in)                                          0.00       0.00 r
  MODUL0/di_im[92] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[92] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_5__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[91] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_5__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[91] (in)                                          0.00       0.00 r
  MODUL0/di_im[91] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[91] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_5__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[90] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_5__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[90] (in)                                          0.00       0.00 r
  MODUL0/di_im[90] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[90] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_5__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[89] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_6__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[89] (in)                                          0.00       0.00 r
  MODUL0/di_im[89] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[89] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_6__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[88] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_6__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[88] (in)                                          0.00       0.00 r
  MODUL0/di_im[88] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[88] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_6__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[87] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_6__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[87] (in)                                          0.00       0.00 r
  MODUL0/di_im[87] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[87] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_6__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[86] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_6__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[86] (in)                                          0.00       0.00 r
  MODUL0/di_im[86] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[86] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_6__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[85] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_6__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[85] (in)                                          0.00       0.00 r
  MODUL0/di_im[85] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[85] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_6__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[84] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_6__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[84] (in)                                          0.00       0.00 r
  MODUL0/di_im[84] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[84] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_6__3_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[83] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_6__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[83] (in)                                          0.00       0.00 r
  MODUL0/di_im[83] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[83] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_6__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[82] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_6__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[82] (in)                                          0.00       0.00 r
  MODUL0/di_im[82] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[82] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_6__1_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[81] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_6__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[81] (in)                                          0.00       0.00 r
  MODUL0/di_im[81] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[81] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_6__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[80] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_7__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[80] (in)                                          0.00       0.00 r
  MODUL0/di_im[80] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[80] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_7__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[79] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_7__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[79] (in)                                          0.00       0.00 r
  MODUL0/di_im[79] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[79] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_7__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[78] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_7__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[78] (in)                                          0.00       0.00 r
  MODUL0/di_im[78] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[78] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_7__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[77] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_7__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[77] (in)                                          0.00       0.00 r
  MODUL0/di_im[77] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[77] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_7__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[76] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_7__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[76] (in)                                          0.00       0.00 r
  MODUL0/di_im[76] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[76] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_7__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[75] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_7__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[75] (in)                                          0.00       0.00 r
  MODUL0/di_im[75] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[75] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_7__3_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[74] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_7__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[74] (in)                                          0.00       0.00 r
  MODUL0/di_im[74] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[74] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_7__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[73] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_7__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[73] (in)                                          0.00       0.00 r
  MODUL0/di_im[73] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[73] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_7__1_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[72] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_7__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[72] (in)                                          0.00       0.00 r
  MODUL0/di_im[72] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[72] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_7__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[71] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_8__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[71] (in)                                          0.00       0.00 r
  MODUL0/di_im[71] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[71] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_8__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[70] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_8__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[70] (in)                                          0.00       0.00 r
  MODUL0/di_im[70] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[70] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_8__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[69] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_8__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[69] (in)                                          0.00       0.00 r
  MODUL0/di_im[69] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[69] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_8__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[68] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_8__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[68] (in)                                          0.00       0.00 r
  MODUL0/di_im[68] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[68] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_8__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[67] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_8__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[67] (in)                                          0.00       0.00 r
  MODUL0/di_im[67] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[67] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_8__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[66] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_8__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[66] (in)                                          0.00       0.00 r
  MODUL0/di_im[66] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[66] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_8__3_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[65] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_8__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[65] (in)                                          0.00       0.00 r
  MODUL0/di_im[65] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[65] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_8__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[64] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_8__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[64] (in)                                          0.00       0.00 r
  MODUL0/di_im[64] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[64] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_8__1_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[63] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_8__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[63] (in)                                          0.00       0.00 r
  MODUL0/di_im[63] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[63] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_8__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[62] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_9__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[62] (in)                                          0.00       0.00 r
  MODUL0/di_im[62] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[62] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_9__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[61] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_9__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[61] (in)                                          0.00       0.00 r
  MODUL0/di_im[61] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[61] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_9__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[60] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_9__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[60] (in)                                          0.00       0.00 r
  MODUL0/di_im[60] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[60] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_9__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[59] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_9__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[59] (in)                                          0.00       0.00 r
  MODUL0/di_im[59] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[59] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_9__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[58] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_9__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[58] (in)                                          0.00       0.00 r
  MODUL0/di_im[58] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[58] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_9__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[57] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_9__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[57] (in)                                          0.00       0.00 r
  MODUL0/di_im[57] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[57] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_9__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[56] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_9__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[56] (in)                                          0.00       0.00 r
  MODUL0/di_im[56] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[56] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_9__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[55] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_9__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[55] (in)                                          0.00       0.00 r
  MODUL0/di_im[55] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[55] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_9__1_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[54] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_9__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[54] (in)                                          0.00       0.00 r
  MODUL0/di_im[54] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[54] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_9__0_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[53] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_10__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[53] (in)                                          0.00       0.00 r
  MODUL0/di_im[53] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[53] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_10__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[52] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_10__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[52] (in)                                          0.00       0.00 r
  MODUL0/di_im[52] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[52] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_10__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[51] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_10__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[51] (in)                                          0.00       0.00 r
  MODUL0/di_im[51] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[51] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_10__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[50] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_10__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[50] (in)                                          0.00       0.00 r
  MODUL0/di_im[50] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[50] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_10__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[49] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_10__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[49] (in)                                          0.00       0.00 r
  MODUL0/di_im[49] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[49] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_10__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[48] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_10__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[48] (in)                                          0.00       0.00 r
  MODUL0/di_im[48] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[48] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_10__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[47] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_10__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[47] (in)                                          0.00       0.00 r
  MODUL0/di_im[47] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[47] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_10__2_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[46] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_10__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[46] (in)                                          0.00       0.00 r
  MODUL0/di_im[46] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[46] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_10__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[45] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_10__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[45] (in)                                          0.00       0.00 r
  MODUL0/di_im[45] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[45] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_10__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[44] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_11__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[44] (in)                                          0.00       0.00 r
  MODUL0/di_im[44] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[44] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_11__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[43] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_11__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[43] (in)                                          0.00       0.00 r
  MODUL0/di_im[43] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[43] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_11__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[42] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_11__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[42] (in)                                          0.00       0.00 r
  MODUL0/di_im[42] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[42] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_11__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[41] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_11__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[41] (in)                                          0.00       0.00 r
  MODUL0/di_im[41] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[41] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_11__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[40] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_11__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[40] (in)                                          0.00       0.00 r
  MODUL0/di_im[40] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[40] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_11__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[39] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_11__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[39] (in)                                          0.00       0.00 r
  MODUL0/di_im[39] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[39] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_11__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[38] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_11__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[38] (in)                                          0.00       0.00 r
  MODUL0/di_im[38] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[38] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_11__2_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[37] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_11__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[37] (in)                                          0.00       0.00 r
  MODUL0/di_im[37] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[37] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_11__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[36] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_11__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[36] (in)                                          0.00       0.00 r
  MODUL0/di_im[36] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[36] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_11__0_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[35] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_12__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[35] (in)                                          0.00       0.00 r
  MODUL0/di_im[35] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[35] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_12__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[34] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_12__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[34] (in)                                          0.00       0.00 r
  MODUL0/di_im[34] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[34] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_12__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[33] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_12__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[33] (in)                                          0.00       0.00 r
  MODUL0/di_im[33] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[33] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_12__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[32] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_12__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[32] (in)                                          0.00       0.00 r
  MODUL0/di_im[32] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[32] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_12__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[31] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_12__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[31] (in)                                          0.00       0.00 r
  MODUL0/di_im[31] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[31] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_12__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[30] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_12__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[30] (in)                                          0.00       0.00 r
  MODUL0/di_im[30] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[30] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_12__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[29] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_12__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[29] (in)                                          0.00       0.00 r
  MODUL0/di_im[29] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[29] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_12__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[28] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_12__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[28] (in)                                          0.00       0.00 r
  MODUL0/di_im[28] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[28] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_12__1_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[27] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_12__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[27] (in)                                          0.00       0.00 r
  MODUL0/di_im[27] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[27] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_12__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[26] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_13__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[26] (in)                                          0.00       0.00 r
  MODUL0/di_im[26] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[26] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_13__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[25] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_13__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[25] (in)                                          0.00       0.00 r
  MODUL0/di_im[25] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[25] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_13__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[24] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_13__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[24] (in)                                          0.00       0.00 r
  MODUL0/di_im[24] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[24] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_13__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[23] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_13__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[23] (in)                                          0.00       0.00 r
  MODUL0/di_im[23] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[23] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_13__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[22] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_13__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[22] (in)                                          0.00       0.00 r
  MODUL0/di_im[22] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[22] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_13__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[21] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_13__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[21] (in)                                          0.00       0.00 r
  MODUL0/di_im[21] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[21] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_13__3_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[20] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_13__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[20] (in)                                          0.00       0.00 r
  MODUL0/di_im[20] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[20] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_13__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[19] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_13__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[19] (in)                                          0.00       0.00 r
  MODUL0/di_im[19] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[19] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_13__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[18] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_13__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[18] (in)                                          0.00       0.00 r
  MODUL0/di_im[18] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[18] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_13__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[17] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_14__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[17] (in)                                          0.00       0.00 r
  MODUL0/di_im[17] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[17] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_14__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[16] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_14__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[16] (in)                                          0.00       0.00 r
  MODUL0/di_im[16] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[16] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_14__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[15] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_14__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[15] (in)                                          0.00       0.00 r
  MODUL0/di_im[15] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[15] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_14__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[14] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_14__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[14] (in)                                          0.00       0.00 r
  MODUL0/di_im[14] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[14] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_14__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[13] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_14__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[13] (in)                                          0.00       0.00 r
  MODUL0/di_im[13] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[13] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_14__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[12] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_14__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[12] (in)                                          0.00       0.00 r
  MODUL0/di_im[12] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[12] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_14__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[11] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_14__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[11] (in)                                          0.00       0.00 r
  MODUL0/di_im[11] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[11] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_14__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[10] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_14__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[10] (in)                                          0.00       0.00 r
  MODUL0/di_im[10] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)     0.00       0.00 r
  MODUL0/buf1/din_im[10] (delay_buf_WIDTH9)               0.00       0.00 r
  MODUL0/buf1/dout_im_reg_14__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[9] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_14__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[9] (in)                                           0.00       0.00 r
  MODUL0/di_im[9] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)      0.00       0.00 r
  MODUL0/buf1/din_im[9] (delay_buf_WIDTH9)                0.00       0.00 r
  MODUL0/buf1/dout_im_reg_14__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[8] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_15__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[8] (in)                                           0.00       0.00 r
  MODUL0/di_im[8] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)      0.00       0.00 r
  MODUL0/buf1/din_im[8] (delay_buf_WIDTH9)                0.00       0.00 r
  MODUL0/buf1/dout_im_reg_15__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[7] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_15__7_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[7] (in)                                           0.00       0.00 r
  MODUL0/di_im[7] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)      0.00       0.00 r
  MODUL0/buf1/din_im[7] (delay_buf_WIDTH9)                0.00       0.00 r
  MODUL0/buf1/dout_im_reg_15__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[6] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_15__6_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[6] (in)                                           0.00       0.00 r
  MODUL0/di_im[6] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)      0.00       0.00 r
  MODUL0/buf1/din_im[6] (delay_buf_WIDTH9)                0.00       0.00 r
  MODUL0/buf1/dout_im_reg_15__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[5] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_15__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[5] (in)                                           0.00       0.00 r
  MODUL0/di_im[5] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)      0.00       0.00 r
  MODUL0/buf1/din_im[5] (delay_buf_WIDTH9)                0.00       0.00 r
  MODUL0/buf1/dout_im_reg_15__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[4] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_15__4_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[4] (in)                                           0.00       0.00 r
  MODUL0/di_im[4] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)      0.00       0.00 r
  MODUL0/buf1/din_im[4] (delay_buf_WIDTH9)                0.00       0.00 r
  MODUL0/buf1/dout_im_reg_15__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[3] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_15__3_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[3] (in)                                           0.00       0.00 r
  MODUL0/di_im[3] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)      0.00       0.00 r
  MODUL0/buf1/din_im[3] (delay_buf_WIDTH9)                0.00       0.00 r
  MODUL0/buf1/dout_im_reg_15__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[2] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_15__2_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[2] (in)                                           0.00       0.00 r
  MODUL0/di_im[2] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)      0.00       0.00 r
  MODUL0/buf1/din_im[2] (delay_buf_WIDTH9)                0.00       0.00 r
  MODUL0/buf1/dout_im_reg_15__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[1] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_15__1_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[1] (in)                                           0.00       0.00 r
  MODUL0/di_im[1] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)      0.00       0.00 r
  MODUL0/buf1/din_im[1] (delay_buf_WIDTH9)                0.00       0.00 r
  MODUL0/buf1/dout_im_reg_15__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[0] (input port)
  Endpoint: MODUL0/buf1/dout_im_reg_15__0_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[0] (in)                                           0.00       0.00 r
  MODUL0/di_im[0] (sdf1_N512_M512_WIDTH9_WIDTH_DO11)      0.00       0.00 r
  MODUL0/buf1/din_im[0] (delay_buf_WIDTH9)                0.00       0.00 r
  MODUL0/buf1/dout_im_reg_15__0_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_valid
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_valid (input port)
  Endpoint: MODUL0/do_count_en_reg
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_valid (in)                                          0.00       0.00 r
  MODUL0/di_en (sdf1_N512_M512_WIDTH9_WIDTH_DO11)         0.00       0.00 r
  MODUL0/U22920/Z (SC7P5T_MUX2X1_A_CSC20L)               27.27      27.27 r
  MODUL0/do_count_en_reg/D (SC7P5T_SDFFRQX1_A_CSC20L)     0.00      27.27 r
  data arrival time                                                 27.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_re[207]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[206]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[205]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[204]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[203]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[202]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[201]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[200]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[199]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[198]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[197]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[196]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[195]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[194]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[193]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[192]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[191]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[190]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[189]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[188]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[187]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[186]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[185]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[184]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[183]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[182]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[181]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[180]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[179]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[178]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[177]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[176]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[175]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[174]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[173]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[172]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[171]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[170]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[169]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[168]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[167]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[166]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[165]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[164]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[163]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[162]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[161]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[160]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[159]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[158]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[157]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[156]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[155]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[154]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[153]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[152]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[151]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[150]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[149]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[148]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[147]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[146]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[145]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[144]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_re[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_re[12] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U380/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_re[12] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_re[12] (out)                                         0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_re[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_re[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U365/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_re[11] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_re[11] (out)                                         0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_re[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_re[10] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U367/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_re[10] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_re[10] (out)                                         0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_re[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_re[9] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U368/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_re[9] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_re[9] (out)                                          0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_re[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_re[8] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U372/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_re[8] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_re[8] (out)                                          0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_re[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_re[7] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U360/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_re[7] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_re[7] (out)                                          0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_re[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_re[6] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U383/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_re[6] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_re[6] (out)                                          0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_re[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_re[5] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U375/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_re[5] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_re[5] (out)                                          0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_re[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_re[4] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U373/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_re[4] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_re[4] (out)                                          0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_re[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_re[3] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U378/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_re[3] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_re[3] (out)                                          0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_re[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_re[2] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U358/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_re[2] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_re[2] (out)                                          0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_re[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_re[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U361/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_re[1] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_re[1] (out)                                          0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_re[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_re[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U363/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_re[0] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_re[0] (out)                                          0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_im[207]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[206]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[205]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[204]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[203]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[202]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[201]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[200]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[199]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[198]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[197]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[196]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[195]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[194]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[193]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[192]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[191]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[190]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[189]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[188]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[187]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[186]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[185]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[184]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[183]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[182]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[181]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[180]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[179]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[178]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[177]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[176]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[175]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[174]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[173]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[172]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[171]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[170]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[169]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[168]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[167]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[166]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[165]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[164]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[163]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[162]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[161]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[160]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[159]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[158]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[157]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[156]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[155]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[154]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[153]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[152]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[151]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[150]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[149]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[148]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[147]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[146]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[145]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[144]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed
No paths.

1
****************************************
To : do_im[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_im[12] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U371/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_im[12] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_im[12] (out)                                         0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_im[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_im[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U369/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_im[11] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_im[11] (out)                                         0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_im[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_im[10] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U366/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_im[10] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_im[10] (out)                                         0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_im[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_im[9] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U362/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_im[9] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_im[9] (out)                                          0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_im[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_im[8] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U381/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_im[8] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_im[8] (out)                                          0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_im[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_im[7] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U377/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_im[7] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_im[7] (out)                                          0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_im[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_im[6] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U376/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_im[6] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_im[6] (out)                                          0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_im[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_im[5] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U374/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_im[5] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_im[5] (out)                                          0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_im[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_im[4] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U379/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_im[4] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_im[4] (out)                                          0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_im[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_im[3] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U382/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_im[3] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_im[3] (out)                                          0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_im[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_im[2] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U359/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_im[2] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_im[2] (out)                                          0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_im[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_im[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U364/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_im[1] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_im[1] (out)                                          0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_im[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_output_counter_reg_0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_im[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_output_counter_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  reorder/final_output_counter_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)
                                                         59.85      59.85 f
  reorder/U505/Z (SC7P5T_NR2X2_MR_CSC20L)                 9.90      69.74 r
  reorder/U2094/Z (SC7P5T_ND3X1_CSC20L)                  15.72      85.46 f
  reorder/U435/Z (SC7P5T_INVX1_CSC20L)                   11.26      96.72 r
  reorder/U389/Z (SC7P5T_AN2X1_CSC20L)                   21.58     118.30 r
  reorder/U384/Z (SC7P5T_AN2X4_P_CSC20L)                 40.06     158.36 r
  reorder/U370/Z (SC7P5T_AN2X1_CSC20L)                   26.19     184.55 r
  reorder/final_dout_im[0] (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00     184.55 r
  do_im[0] (out)                                          0.00     184.55 r
  data arrival time                                                184.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do_en
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:47 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: reorder/final_valid_reg
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: do_en (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  reorder/final_valid_reg/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  reorder/final_valid_reg/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         59.44      59.44 r
  reorder/final_valid (bit_reverse_512_pipeline_DATA_WIDTH13_ADDR_WIDTH9_PARALLEL_NUM16)
                                                          0.00      59.44 r
  do_en (out)                                             0.00      59.44 r
  data arrival time                                                 59.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
