// Seed: 986297052
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  uwire id_3;
  always $display;
  for (id_4 = -1; id_3 ? -1'b0 : id_1; id_3 = -1) wire id_5;
  supply1 id_6 = -1'b0, id_7;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd0
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8#(id_9[-1^+_id_10], id_11),
    id_12,
    id_13,
    id_14
);
  inout wire id_11;
  output wire _id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_15;
  module_0 modCall_1 (
      id_13,
      id_3
  );
  always begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        id_5 <= 1'b0;
      end
    end
    id_7 <= id_4 == id_12;
  end
endmodule
