{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693122500818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693122500819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 27 08:48:20 2023 " "Processing started: Sun Aug 27 08:48:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693122500819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1693122500819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DigitalClock -c DigitalClock " "Command: quartus_sta DigitalClock -c DigitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1693122500819 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1693122500900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1693122501075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1693122501075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693122501109 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693122501109 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DigitalClock.sdc " "Synopsys Design Constraints File file not found: 'DigitalClock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1693122501364 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1693122501364 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_FPGA CLK_FPGA " "create_clock -period 1.000 -name CLK_FPGA CLK_FPGA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693122501365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " "create_clock -period 1.000 -name fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693122501365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name increment_hour increment_hour " "create_clock -period 1.000 -name increment_hour increment_hour" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693122501365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour " "create_clock -period 1.000 -name time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693122501365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name update_count update_count " "create_clock -period 1.000 -name update_count update_count" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693122501365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " "create_clock -period 1.000 -name fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693122501365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name increment_minute increment_minute " "create_clock -period 1.000 -name increment_minute increment_minute" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693122501365 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693122501365 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1693122501368 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693122501369 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1693122501370 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1693122501378 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1693122501384 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693122501385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.035 " "Worst-case setup slack is -3.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.035            -156.776 CLK_FPGA  " "   -3.035            -156.776 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.183             -14.925 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -2.183             -14.925 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.343              -8.753 increment_hour  " "   -1.343              -8.753 increment_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.267              -8.587 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour  " "   -1.267              -8.587 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.966              -4.855 update_count  " "   -0.966              -4.855 update_count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.903              -4.670 increment_minute  " "   -0.903              -4.670 increment_minute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.298               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693122501387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 increment_hour  " "    0.348               0.000 increment_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 increment_minute  " "    0.348               0.000 increment_minute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour  " "    0.348               0.000 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 update_count  " "    0.348               0.000 update_count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.393               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 CLK_FPGA  " "    0.529               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.196               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "    1.196               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693122501391 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693122501394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693122501397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -104.016 CLK_FPGA  " "   -3.000            -104.016 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -1.403             -12.627 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 update_count  " "   -1.403             -12.627 update_count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 increment_hour  " "   -1.403             -11.224 increment_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 increment_minute  " "   -1.403             -11.224 increment_minute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour  " "   -1.403             -11.224 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "   -1.403              -1.403 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122501399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693122501399 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693122501410 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1693122501430 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1693122502138 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693122502240 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693122502246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.717 " "Worst-case setup slack is -2.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.717            -139.003 CLK_FPGA  " "   -2.717            -139.003 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.922             -13.057 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -1.922             -13.057 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.123              -7.406 increment_hour  " "   -1.123              -7.406 increment_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.083              -7.276 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour  " "   -1.083              -7.276 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.800              -3.749 update_count  " "   -0.800              -3.749 update_count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751              -3.691 increment_minute  " "   -0.751              -3.691 increment_minute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.362               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693122502251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 increment_minute  " "    0.312               0.000 increment_minute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 update_count  " "    0.312               0.000 update_count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 increment_hour  " "    0.313               0.000 increment_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour  " "    0.313               0.000 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.355               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 CLK_FPGA  " "    0.473               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.110               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "    1.110               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693122502254 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693122502257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693122502260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -104.016 CLK_FPGA  " "   -3.000            -104.016 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -1.403             -12.627 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 update_count  " "   -1.403             -12.627 update_count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 increment_hour  " "   -1.403             -11.224 increment_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 increment_minute  " "   -1.403             -11.224 increment_minute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour  " "   -1.403             -11.224 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "   -1.403              -1.403 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693122502262 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693122502272 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693122502586 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693122502590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.674 " "Worst-case setup slack is -0.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.674             -27.928 CLK_FPGA  " "   -0.674             -27.928 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.313              -1.831 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -0.313              -1.831 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.015 increment_hour  " "   -0.015              -0.015 increment_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour  " "    0.045               0.000 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 update_count  " "    0.168               0.000 update_count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 increment_minute  " "    0.200               0.000 increment_minute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.694               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693122502594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 increment_hour  " "    0.152               0.000 increment_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 increment_minute  " "    0.152               0.000 increment_minute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 update_count  " "    0.152               0.000 update_count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour  " "    0.153               0.000 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.170               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 CLK_FPGA  " "    0.192               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "    0.459               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693122502599 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693122502603 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693122502606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -87.343 CLK_FPGA  " "   -3.000             -87.343 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -1.000              -9.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 update_count  " "   -1.000              -9.000 update_count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 increment_hour  " "   -1.000              -8.000 increment_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 increment_minute  " "   -1.000              -8.000 increment_minute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour  " "   -1.000              -8.000 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "   -1.000              -1.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693122502609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693122502609 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693122503534 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693122503535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693122503576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 27 08:48:23 2023 " "Processing ended: Sun Aug 27 08:48:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693122503576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693122503576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693122503576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1693122503576 ""}
