{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695640933241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695640933250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 20:22:13 2023 " "Processing started: Mon Sep 25 20:22:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695640933250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695640933250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fa -c fa " "Command: quartus_map --read_settings_files=on --write_settings_files=off fa -c fa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695640933250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695640934034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695640934035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.v 1 1 " "Found 1 design units, including 1 entities, in source file ha.v" { { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "ha.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment2/fa/ha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695640940129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695640940129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 7 7 " "Found 7 design units, including 7 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _nand2 " "Found entity 1: _nand2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment2/fa/gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695640940137 ""} { "Info" "ISGN_ENTITY_NAME" "2 _nand3 " "Found entity 2: _nand3" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment2/fa/gates.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695640940137 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and2 " "Found entity 3: _and2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment2/fa/gates.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695640940137 ""} { "Info" "ISGN_ENTITY_NAME" "4 _nor2 " "Found entity 4: _nor2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment2/fa/gates.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695640940137 ""} { "Info" "ISGN_ENTITY_NAME" "5 _or2 " "Found entity 5: _or2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment2/fa/gates.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695640940137 ""} { "Info" "ISGN_ENTITY_NAME" "6 _inv " "Found entity 6: _inv" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment2/fa/gates.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695640940137 ""} { "Info" "ISGN_ENTITY_NAME" "7 _xor2 " "Found entity 7: _xor2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment2/fa/gates.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695640940137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695640940137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "fa.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment2/fa/fa.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695640940144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695640940144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fa.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fa " "Found entity 1: tb_fa" {  } { { "tb_fa.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment2/fa/tb_fa.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695640940151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695640940151 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w0 fa.v(7) " "Verilog HDL Implicit Net warning at fa.v(7): created implicit net for \"w0\"" {  } { { "fa.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment2/fa/fa.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695640940152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 fa.v(9) " "Verilog HDL Implicit Net warning at fa.v(9): created implicit net for \"w1\"" {  } { { "fa.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment2/fa/fa.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695640940152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 fa.v(10) " "Verilog HDL Implicit Net warning at fa.v(10): created implicit net for \"w2\"" {  } { { "fa.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment2/fa/fa.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695640940152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w3 fa.v(11) " "Verilog HDL Implicit Net warning at fa.v(11): created implicit net for \"w3\"" {  } { { "fa.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment2/fa/fa.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695640940152 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fa " "Elaborating entity \"fa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695640940182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor2 _xor2:U0_xor2 " "Elaborating entity \"_xor2\" for hierarchy \"_xor2:U0_xor2\"" {  } { { "fa.v" "U0_xor2" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment2/fa/fa.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695640940191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv _xor2:U0_xor2\|_inv:U0_inv " "Elaborating entity \"_inv\" for hierarchy \"_xor2:U0_xor2\|_inv:U0_inv\"" {  } { { "gates.v" "U0_inv" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment2/fa/gates.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695640940193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2 _xor2:U0_xor2\|_and2:U2_and2 " "Elaborating entity \"_and2\" for hierarchy \"_xor2:U0_xor2\|_and2:U2_and2\"" {  } { { "gates.v" "U2_and2" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment2/fa/gates.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695640940196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or2 _xor2:U0_xor2\|_or2:U4_or2 " "Elaborating entity \"_or2\" for hierarchy \"_xor2:U0_xor2\|_or2:U4_or2\"" {  } { { "gates.v" "U4_or2" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment2/fa/gates.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695640940198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_nand2 _nand2:U2_nand2 " "Elaborating entity \"_nand2\" for hierarchy \"_nand2:U2_nand2\"" {  } { { "fa.v" "U2_nand2" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment2/fa/fa.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695640940204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_nand3 _nand3:U5_nand3 " "Elaborating entity \"_nand3\" for hierarchy \"_nand3:U5_nand3\"" {  } { { "fa.v" "U5_nand3" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment2/fa/fa.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695640940208 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695640940546 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695640940733 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695640940733 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695640940754 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695640940754 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695640940754 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695640940754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695640940763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 20:22:20 2023 " "Processing ended: Mon Sep 25 20:22:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695640940763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695640940763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695640940763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695640940763 ""}
