<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1379:9" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem2,gmem3" VarName="dout" LoopLoc="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1379:9" LoopName="MMIterOutLoop2" ParentFunc="xf::cv::MMIterOut&lt;8, 0, 64, 64, 1, 1, 2&gt;::AxiStream2Axi(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, ap_uint&lt;8&gt;*, ap_uint&lt;13&gt;&amp;) (.249)" Length="variable" Direction="write" AccessID="dout1seq" OrigID="for.inc.store.5" OrigAccess-DebugLoc="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1384:10" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem1" VarName="din" LoopLoc="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021:21" LoopName="VITIS_LOOP_1021_1" ParentFunc="xf::cv::MMIterIn&lt;8, 0, 128, 128, 1, 2&gt;::Axi2AxiStream(ap_uint&lt;8&gt;*, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, int, int, int, int)" Length="variable" Direction="read" AccessID="din2seq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1026:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1379:9" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem2,gmem3" VarName="dout" LoopLoc="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1379:9" LoopName="MMIterOutLoop2" ParentFunc="xf::cv::MMIterOut&lt;8, 0, 64, 64, 1, 1, 2&gt;::AxiStream2Axi(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, ap_uint&lt;8&gt;*, ap_uint&lt;13&gt;&amp;) (.249)" OrigID="dout1seq" OrigAccess-DebugLoc="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1379:9" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem1" VarName="din" LoopLoc="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021:21" LoopName="VITIS_LOOP_1021_1" ParentFunc="xf::cv::MMIterIn&lt;8, 0, 128, 128, 1, 2&gt;::Axi2AxiStream(ap_uint&lt;8&gt;*, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, int, int, int, int)" OrigID="din2seq" OrigAccess-DebugLoc="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021:21" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_1021_1' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021:21" LoopName="VITIS_LOOP_1021_1" Length="variable" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1379:9" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 8 in loop 'MMIterOutLoop2' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1379:9" LoopName="MMIterOutLoop2" Length="variable" Width="8" Direction="write"/>
</VitisHLS:BurstInfo>

