library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ALU is

port(

	

);

end ALU;

architecture ARCH_1 of ALU is

	begin
	
end ARCH_1;