// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module DataStorage(
  input          clock,
  input          io_en,
  output         io_error,
  input          io_req_valid,
  input  [2:0]   io_req_bits_way,
  input  [6:0]   io_req_bits_set,
  input          io_req_bits_wen,
  output [511:0] io_rdata_data,
  input  [511:0] io_wdata_data
);

  wire [547:0] _array_io_r_resp_data_0_data;
  wire [9:0]   hi = {io_req_bits_way, io_req_bits_set};
  wire [127:0] _arrayWriteData_syndromeUInt_T =
    {1'h0, io_wdata_data[126:0] & 127'h55AAAAAAAAAAAAAAAB55555556AAAD5B};
  wire [127:0] _arrayWriteData_syndromeUInt_T_3 =
    {1'h0, io_wdata_data[126:0] & 127'h66CCCCCCCCCCCCCCCD9999999B33366D};
  wire [127:0] _arrayWriteData_syndromeUInt_T_6 =
    {1'h0, io_wdata_data[126:1] & 126'h3C7878787878787878F0F0F0F1E1E3C7, 1'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_9 =
    {io_wdata_data[127:4] & 124'h80FF00FF00FF00FF01FE01FE03FC07F, 4'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_12 =
    {8'h0, io_wdata_data[119:11] & 109'h1FFFE0001FFFE0003FFFC0007FFF, 11'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_15 =
    {8'h0, io_wdata_data[119:26] & 94'h3FFFFFFFC00000007FFFFFFF, 26'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_18 = {8'h0, io_wdata_data[119:57], 57'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_21 = {io_wdata_data[127:120], 120'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_24 =
    {1'h0, io_wdata_data[254:128] & 127'h55AAAAAAAAAAAAAAAB55555556AAAD5B};
  wire [127:0] _arrayWriteData_syndromeUInt_T_27 =
    {1'h0, io_wdata_data[254:128] & 127'h66CCCCCCCCCCCCCCCD9999999B33366D};
  wire [127:0] _arrayWriteData_syndromeUInt_T_30 =
    {1'h0, io_wdata_data[254:129] & 126'h3C7878787878787878F0F0F0F1E1E3C7, 1'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_33 =
    {io_wdata_data[255:132] & 124'h80FF00FF00FF00FF01FE01FE03FC07F, 4'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_36 =
    {8'h0, io_wdata_data[247:139] & 109'h1FFFE0001FFFE0003FFFC0007FFF, 11'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_39 =
    {8'h0, io_wdata_data[247:154] & 94'h3FFFFFFFC00000007FFFFFFF, 26'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_42 = {8'h0, io_wdata_data[247:185], 57'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_45 = {io_wdata_data[255:248], 120'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_48 =
    {1'h0, io_wdata_data[382:256] & 127'h55AAAAAAAAAAAAAAAB55555556AAAD5B};
  wire [127:0] _arrayWriteData_syndromeUInt_T_51 =
    {1'h0, io_wdata_data[382:256] & 127'h66CCCCCCCCCCCCCCCD9999999B33366D};
  wire [127:0] _arrayWriteData_syndromeUInt_T_54 =
    {1'h0, io_wdata_data[382:257] & 126'h3C7878787878787878F0F0F0F1E1E3C7, 1'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_57 =
    {io_wdata_data[383:260] & 124'h80FF00FF00FF00FF01FE01FE03FC07F, 4'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_60 =
    {8'h0, io_wdata_data[375:267] & 109'h1FFFE0001FFFE0003FFFC0007FFF, 11'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_63 =
    {8'h0, io_wdata_data[375:282] & 94'h3FFFFFFFC00000007FFFFFFF, 26'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_66 = {8'h0, io_wdata_data[375:313], 57'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_69 = {io_wdata_data[383:376], 120'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_72 =
    {1'h0, io_wdata_data[510:384] & 127'h55AAAAAAAAAAAAAAAB55555556AAAD5B};
  wire [127:0] _arrayWriteData_syndromeUInt_T_75 =
    {1'h0, io_wdata_data[510:384] & 127'h66CCCCCCCCCCCCCCCD9999999B33366D};
  wire [127:0] _arrayWriteData_syndromeUInt_T_78 =
    {1'h0, io_wdata_data[510:385] & 126'h3C7878787878787878F0F0F0F1E1E3C7, 1'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_81 =
    {io_wdata_data[511:388] & 124'h80FF00FF00FF00FF01FE01FE03FC07F, 4'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_84 =
    {8'h0, io_wdata_data[503:395] & 109'h1FFFE0001FFFE0003FFFC0007FFF, 11'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_87 =
    {8'h0, io_wdata_data[503:410] & 94'h3FFFFFFFC00000007FFFFFFF, 26'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_90 = {8'h0, io_wdata_data[503:441], 57'h0};
  wire [127:0] _arrayWriteData_syndromeUInt_T_93 = {io_wdata_data[511:504], 120'h0};
  reg          error_REG;
  reg          error_REG_1;
  always @(posedge clock) begin
    error_REG <= io_req_valid & ~io_req_bits_wen;
    error_REG_1 <= error_REG;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        error_REG = _RANDOM[/*Zero width*/ 1'b0][0];
        error_REG_1 = _RANDOM[/*Zero width*/ 1'b0][1];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  GatedSplittedSRAM array (
    .clock                     (clock),
    .io_r_req_valid            (io_req_valid & ~io_req_bits_wen),
    .io_r_req_bits_setIdx      (hi),
    .io_r_resp_data_0_data     (_array_io_r_resp_data_0_data),
    .io_w_req_valid            (io_req_valid & io_req_bits_wen),
    .io_w_req_bits_setIdx      (hi),
    .io_w_req_bits_data_0_data
      ({^{^_arrayWriteData_syndromeUInt_T_21,
          ^_arrayWriteData_syndromeUInt_T_18,
          ^_arrayWriteData_syndromeUInt_T_15,
          ^_arrayWriteData_syndromeUInt_T_12,
          ^_arrayWriteData_syndromeUInt_T_9,
          ^_arrayWriteData_syndromeUInt_T_6,
          ^_arrayWriteData_syndromeUInt_T_3,
          ^_arrayWriteData_syndromeUInt_T,
          io_wdata_data[127:0]},
        ^_arrayWriteData_syndromeUInt_T_21,
        ^_arrayWriteData_syndromeUInt_T_18,
        ^_arrayWriteData_syndromeUInt_T_15,
        ^_arrayWriteData_syndromeUInt_T_12,
        ^_arrayWriteData_syndromeUInt_T_9,
        ^_arrayWriteData_syndromeUInt_T_6,
        ^_arrayWriteData_syndromeUInt_T_3,
        ^_arrayWriteData_syndromeUInt_T,
        io_wdata_data[127:0],
        ^{^_arrayWriteData_syndromeUInt_T_45,
          ^_arrayWriteData_syndromeUInt_T_42,
          ^_arrayWriteData_syndromeUInt_T_39,
          ^_arrayWriteData_syndromeUInt_T_36,
          ^_arrayWriteData_syndromeUInt_T_33,
          ^_arrayWriteData_syndromeUInt_T_30,
          ^_arrayWriteData_syndromeUInt_T_27,
          ^_arrayWriteData_syndromeUInt_T_24,
          io_wdata_data[255:128]},
        ^_arrayWriteData_syndromeUInt_T_45,
        ^_arrayWriteData_syndromeUInt_T_42,
        ^_arrayWriteData_syndromeUInt_T_39,
        ^_arrayWriteData_syndromeUInt_T_36,
        ^_arrayWriteData_syndromeUInt_T_33,
        ^_arrayWriteData_syndromeUInt_T_30,
        ^_arrayWriteData_syndromeUInt_T_27,
        ^_arrayWriteData_syndromeUInt_T_24,
        io_wdata_data[255:128],
        ^{^_arrayWriteData_syndromeUInt_T_69,
          ^_arrayWriteData_syndromeUInt_T_66,
          ^_arrayWriteData_syndromeUInt_T_63,
          ^_arrayWriteData_syndromeUInt_T_60,
          ^_arrayWriteData_syndromeUInt_T_57,
          ^_arrayWriteData_syndromeUInt_T_54,
          ^_arrayWriteData_syndromeUInt_T_51,
          ^_arrayWriteData_syndromeUInt_T_48,
          io_wdata_data[383:256]},
        ^_arrayWriteData_syndromeUInt_T_69,
        ^_arrayWriteData_syndromeUInt_T_66,
        ^_arrayWriteData_syndromeUInt_T_63,
        ^_arrayWriteData_syndromeUInt_T_60,
        ^_arrayWriteData_syndromeUInt_T_57,
        ^_arrayWriteData_syndromeUInt_T_54,
        ^_arrayWriteData_syndromeUInt_T_51,
        ^_arrayWriteData_syndromeUInt_T_48,
        io_wdata_data[383:256],
        ^{^_arrayWriteData_syndromeUInt_T_93,
          ^_arrayWriteData_syndromeUInt_T_90,
          ^_arrayWriteData_syndromeUInt_T_87,
          ^_arrayWriteData_syndromeUInt_T_84,
          ^_arrayWriteData_syndromeUInt_T_81,
          ^_arrayWriteData_syndromeUInt_T_78,
          ^_arrayWriteData_syndromeUInt_T_75,
          ^_arrayWriteData_syndromeUInt_T_72,
          io_wdata_data[511:384]},
        ^_arrayWriteData_syndromeUInt_T_93,
        ^_arrayWriteData_syndromeUInt_T_90,
        ^_arrayWriteData_syndromeUInt_T_87,
        ^_arrayWriteData_syndromeUInt_T_84,
        ^_arrayWriteData_syndromeUInt_T_81,
        ^_arrayWriteData_syndromeUInt_T_78,
        ^_arrayWriteData_syndromeUInt_T_75,
        ^_arrayWriteData_syndromeUInt_T_72,
        io_wdata_data[511:384]}),
    .io_en                     (io_en)
  );
  assign io_error =
    (^(_array_io_r_resp_data_0_data[136:0]) | ~(^(_array_io_r_resp_data_0_data[136:0]))
     & (|{^{_array_io_r_resp_data_0_data[135:120] & 16'h80FF, 120'h0},
          ^{_array_io_r_resp_data_0_data[134:57] & 78'h20007FFFFFFFFFFFFFFF, 57'h0},
          ^{_array_io_r_resp_data_0_data[133:26] & 108'h8003FFFFFFFC00000007FFFFFFF,
            26'h0},
          ^{_array_io_r_resp_data_0_data[132:11] & 122'h2001FFFE0001FFFE0003FFFC0007FFF,
            11'h0},
          ^{_array_io_r_resp_data_0_data[131:4] & 128'h880FF00FF00FF00FF01FE01FE03FC07F,
            4'h0},
          ^{_array_io_r_resp_data_0_data[130:1] & 130'h23C7878787878787878F0F0F0F1E1E3C7,
            1'h0},
          ^(_array_io_r_resp_data_0_data[129:0] & 130'h266CCCCCCCCCCCCCCCD9999999B33366D),
          ^(_array_io_r_resp_data_0_data[128:0]
            & 129'h155AAAAAAAAAAAAAAAB55555556AAAD5B)})
     | ^(_array_io_r_resp_data_0_data[273:137])
     | ~(^(_array_io_r_resp_data_0_data[273:137]))
     & (|{^{_array_io_r_resp_data_0_data[272:257] & 16'h80FF, 120'h0},
          ^{_array_io_r_resp_data_0_data[271:194] & 78'h20007FFFFFFFFFFFFFFF, 57'h0},
          ^{_array_io_r_resp_data_0_data[270:163] & 108'h8003FFFFFFFC00000007FFFFFFF,
            26'h0},
          ^{_array_io_r_resp_data_0_data[269:148] & 122'h2001FFFE0001FFFE0003FFFC0007FFF,
            11'h0},
          ^{_array_io_r_resp_data_0_data[268:141] & 128'h880FF00FF00FF00FF01FE01FE03FC07F,
            4'h0},
          ^{_array_io_r_resp_data_0_data[267:138]
              & 130'h23C7878787878787878F0F0F0F1E1E3C7,
            1'h0},
          ^(_array_io_r_resp_data_0_data[266:137]
            & 130'h266CCCCCCCCCCCCCCCD9999999B33366D),
          ^(_array_io_r_resp_data_0_data[265:137]
            & 129'h155AAAAAAAAAAAAAAAB55555556AAAD5B)})
     | ^(_array_io_r_resp_data_0_data[410:274])
     | ~(^(_array_io_r_resp_data_0_data[410:274]))
     & (|{^{_array_io_r_resp_data_0_data[409:394] & 16'h80FF, 120'h0},
          ^{_array_io_r_resp_data_0_data[408:331] & 78'h20007FFFFFFFFFFFFFFF, 57'h0},
          ^{_array_io_r_resp_data_0_data[407:300] & 108'h8003FFFFFFFC00000007FFFFFFF,
            26'h0},
          ^{_array_io_r_resp_data_0_data[406:285] & 122'h2001FFFE0001FFFE0003FFFC0007FFF,
            11'h0},
          ^{_array_io_r_resp_data_0_data[405:278] & 128'h880FF00FF00FF00FF01FE01FE03FC07F,
            4'h0},
          ^{_array_io_r_resp_data_0_data[404:275]
              & 130'h23C7878787878787878F0F0F0F1E1E3C7,
            1'h0},
          ^(_array_io_r_resp_data_0_data[403:274]
            & 130'h266CCCCCCCCCCCCCCCD9999999B33366D),
          ^(_array_io_r_resp_data_0_data[402:274]
            & 129'h155AAAAAAAAAAAAAAAB55555556AAAD5B)})
     | ^(_array_io_r_resp_data_0_data[547:411])
     | ~(^(_array_io_r_resp_data_0_data[547:411]))
     & (|{^{_array_io_r_resp_data_0_data[546:531] & 16'h80FF, 120'h0},
          ^{_array_io_r_resp_data_0_data[545:468] & 78'h20007FFFFFFFFFFFFFFF, 57'h0},
          ^{_array_io_r_resp_data_0_data[544:437] & 108'h8003FFFFFFFC00000007FFFFFFF,
            26'h0},
          ^{_array_io_r_resp_data_0_data[543:422] & 122'h2001FFFE0001FFFE0003FFFC0007FFF,
            11'h0},
          ^{_array_io_r_resp_data_0_data[542:415] & 128'h880FF00FF00FF00FF01FE01FE03FC07F,
            4'h0},
          ^{_array_io_r_resp_data_0_data[541:412]
              & 130'h23C7878787878787878F0F0F0F1E1E3C7,
            1'h0},
          ^(_array_io_r_resp_data_0_data[540:411]
            & 130'h266CCCCCCCCCCCCCCCD9999999B33366D),
          ^(_array_io_r_resp_data_0_data[539:411]
            & 129'h155AAAAAAAAAAAAAAAB55555556AAAD5B)})) & error_REG_1;
  assign io_rdata_data =
    {_array_io_r_resp_data_0_data[127:0],
     _array_io_r_resp_data_0_data[264:137],
     _array_io_r_resp_data_0_data[401:274],
     _array_io_r_resp_data_0_data[538:411]};
endmodule

