{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752619038447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752619038448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 15 19:37:18 2025 " "Processing started: Tue Jul 15 19:37:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752619038448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752619038448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off unidade_controle -c unidade_controle " "Command: quartus_map --read_settings_files=on --write_settings_files=off unidade_controle -c unidade_controle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752619038448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752619038962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752619038962 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "unidade_controle.v " "Can't analyze file -- file unidade_controle.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1752619048184 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ctrl.v 1 1 " "Using design file ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752619048239 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752619048239 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ctrl " "Elaborating entity \"ctrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752619048240 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752619048750 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752619049070 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752619049070 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[0\] " "No output dependent on input pin \"instrucao\[0\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[1\] " "No output dependent on input pin \"instrucao\[1\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[2\] " "No output dependent on input pin \"instrucao\[2\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[3\] " "No output dependent on input pin \"instrucao\[3\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[4\] " "No output dependent on input pin \"instrucao\[4\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[5\] " "No output dependent on input pin \"instrucao\[5\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[6\] " "No output dependent on input pin \"instrucao\[6\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[7\] " "No output dependent on input pin \"instrucao\[7\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[8\] " "No output dependent on input pin \"instrucao\[8\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[9\] " "No output dependent on input pin \"instrucao\[9\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[10\] " "No output dependent on input pin \"instrucao\[10\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[11\] " "No output dependent on input pin \"instrucao\[11\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[12\] " "No output dependent on input pin \"instrucao\[12\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[13\] " "No output dependent on input pin \"instrucao\[13\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[14\] " "No output dependent on input pin \"instrucao\[14\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[15\] " "No output dependent on input pin \"instrucao\[15\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[16\] " "No output dependent on input pin \"instrucao\[16\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[17\] " "No output dependent on input pin \"instrucao\[17\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[18\] " "No output dependent on input pin \"instrucao\[18\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[19\] " "No output dependent on input pin \"instrucao\[19\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[20\] " "No output dependent on input pin \"instrucao\[20\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[21\] " "No output dependent on input pin \"instrucao\[21\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[22\] " "No output dependent on input pin \"instrucao\[22\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[23\] " "No output dependent on input pin \"instrucao\[23\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[24\] " "No output dependent on input pin \"instrucao\[24\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[25\] " "No output dependent on input pin \"instrucao\[25\]\"" {  } { { "ctrl.v" "" { Text "C:/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752619049111 "|ctrl|instrucao[25]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1752619049111 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752619049113 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752619049113 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752619049113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752619049113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752619049139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 15 19:37:29 2025 " "Processing ended: Tue Jul 15 19:37:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752619049139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752619049139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752619049139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752619049139 ""}
