Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Wed Feb 28 23:55:06 2018
| Host         : localhost.localdomain running 64-bit Fedora release 27 (Twenty Seven)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_VGA_timing_summary_routed.rpt -rpx top_VGA_timing_summary_routed.rpx
| Design       : top_VGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.399        0.000                      0                  867        0.056        0.000                      0                  867        4.500        0.000                       0                   330  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               3.399        0.000                      0                  867        0.056        0.000                      0                  867        4.500        0.000                       0                   330  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        3.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelvertical_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/green_mux_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 2.405ns (37.064%)  route 4.084ns (62.936%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.553     5.074    i_vgacontroller/CLK
    SLICE_X38Y30         FDCE                                         r  i_vgacontroller/s_pixelvertical_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  i_vgacontroller/s_pixelvertical_reg[1]/Q
                         net (fo=17, routed)          1.457     7.050    i_sourcemultiplexer/s_pixelvertical_reg[9]_1[1]
    SLICE_X30Y29         LUT4 (Prop_lut4_I1_O)        0.124     7.174 r  i_sourcemultiplexer/red_mux_o3_carry_i_8/O
                         net (fo=1, routed)           0.000     7.174    i_sourcemultiplexer/red_mux_o3_carry_i_8_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.687 r  i_sourcemultiplexer/red_mux_o3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.687    i_sourcemultiplexer/red_mux_o3_carry_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.941 f  i_sourcemultiplexer/red_mux_o3_carry__0/CO[0]
                         net (fo=2, routed)           0.791     8.731    i_sourcemultiplexer/red_mux_o3
    SLICE_X30Y33         LUT4 (Prop_lut4_I1_O)        0.367     9.098 f  i_sourcemultiplexer/red_mux_o[3]_i_8/O
                         net (fo=39, routed)          0.778     9.876    i_iologic/red_mux_o1
    SLICE_X30Y35         LUT4 (Prop_lut4_I2_O)        0.150    10.026 r  i_iologic/green_mux_o[3]_i_7/O
                         net (fo=4, routed)           0.625    10.651    i_iologic/green_mux_o[3]_i_7_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I2_O)        0.355    11.006 r  i_iologic/green_mux_o[3]_i_3/O
                         net (fo=1, routed)           0.433    11.439    i_iologic/green_mux_o[3]_i_3_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.563 r  i_iologic/green_mux_o[3]_i_1/O
                         net (fo=1, routed)           0.000    11.563    i_sourcemultiplexer/s_swsync_reg[1][3]
    SLICE_X33Y34         FDCE                                         r  i_sourcemultiplexer/green_mux_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.439    14.780    i_sourcemultiplexer/CLK
    SLICE_X33Y34         FDCE                                         r  i_sourcemultiplexer/green_mux_o_reg[3]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X33Y34         FDCE (Setup_fdce_C_D)        0.029    14.962    i_sourcemultiplexer/green_mux_o_reg[3]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -11.563    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelvertical_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/green_mux_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 2.405ns (37.704%)  route 3.974ns (62.296%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.553     5.074    i_vgacontroller/CLK
    SLICE_X38Y30         FDCE                                         r  i_vgacontroller/s_pixelvertical_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  i_vgacontroller/s_pixelvertical_reg[1]/Q
                         net (fo=17, routed)          1.457     7.050    i_sourcemultiplexer/s_pixelvertical_reg[9]_1[1]
    SLICE_X30Y29         LUT4 (Prop_lut4_I1_O)        0.124     7.174 r  i_sourcemultiplexer/red_mux_o3_carry_i_8/O
                         net (fo=1, routed)           0.000     7.174    i_sourcemultiplexer/red_mux_o3_carry_i_8_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.687 r  i_sourcemultiplexer/red_mux_o3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.687    i_sourcemultiplexer/red_mux_o3_carry_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.941 f  i_sourcemultiplexer/red_mux_o3_carry__0/CO[0]
                         net (fo=2, routed)           0.791     8.731    i_sourcemultiplexer/red_mux_o3
    SLICE_X30Y33         LUT4 (Prop_lut4_I1_O)        0.367     9.098 f  i_sourcemultiplexer/red_mux_o[3]_i_8/O
                         net (fo=39, routed)          0.778     9.876    i_iologic/red_mux_o1
    SLICE_X30Y35         LUT4 (Prop_lut4_I2_O)        0.150    10.026 r  i_iologic/green_mux_o[3]_i_7/O
                         net (fo=4, routed)           0.493    10.519    i_iologic/green_mux_o[3]_i_7_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I0_O)        0.355    10.874 r  i_iologic/green_mux_o[2]_i_2/O
                         net (fo=1, routed)           0.455    11.329    i_iologic/green_mux_o[2]_i_2_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I4_O)        0.124    11.453 r  i_iologic/green_mux_o[2]_i_1/O
                         net (fo=1, routed)           0.000    11.453    i_sourcemultiplexer/s_swsync_reg[1][2]
    SLICE_X31Y35         FDCE                                         r  i_sourcemultiplexer/green_mux_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.440    14.781    i_sourcemultiplexer/CLK
    SLICE_X31Y35         FDCE                                         r  i_sourcemultiplexer/green_mux_o_reg[2]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)        0.029    14.963    i_sourcemultiplexer/green_mux_o_reg[2]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelvertical_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/red_mux_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 2.148ns (33.556%)  route 4.253ns (66.444%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.553     5.074    i_vgacontroller/CLK
    SLICE_X38Y30         FDCE                                         r  i_vgacontroller/s_pixelvertical_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  i_vgacontroller/s_pixelvertical_reg[1]/Q
                         net (fo=17, routed)          1.457     7.050    i_sourcemultiplexer/s_pixelvertical_reg[9]_1[1]
    SLICE_X30Y29         LUT4 (Prop_lut4_I1_O)        0.124     7.174 r  i_sourcemultiplexer/red_mux_o3_carry_i_8/O
                         net (fo=1, routed)           0.000     7.174    i_sourcemultiplexer/red_mux_o3_carry_i_8_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.687 r  i_sourcemultiplexer/red_mux_o3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.687    i_sourcemultiplexer/red_mux_o3_carry_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.941 f  i_sourcemultiplexer/red_mux_o3_carry__0/CO[0]
                         net (fo=2, routed)           0.791     8.731    i_sourcemultiplexer/red_mux_o3
    SLICE_X30Y33         LUT4 (Prop_lut4_I1_O)        0.367     9.098 f  i_sourcemultiplexer/red_mux_o[3]_i_8/O
                         net (fo=39, routed)          0.778     9.876    i_iologic/red_mux_o1
    SLICE_X30Y35         LUT4 (Prop_lut4_I2_O)        0.124    10.000 r  i_iologic/red_mux_o[3]_i_9/O
                         net (fo=4, routed)           0.707    10.707    i_iologic/red_mux_o[3]_i_9_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.831 r  i_iologic/red_mux_o[3]_i_5/O
                         net (fo=1, routed)           0.520    11.351    i_iologic/red_mux_o[3]_i_5_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.475 r  i_iologic/red_mux_o[3]_i_1/O
                         net (fo=1, routed)           0.000    11.475    i_sourcemultiplexer/D[3]
    SLICE_X30Y33         FDCE                                         r  i_sourcemultiplexer/red_mux_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.438    14.779    i_sourcemultiplexer/CLK
    SLICE_X30Y33         FDCE                                         r  i_sourcemultiplexer/red_mux_o_reg[3]/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X30Y33         FDCE (Setup_fdce_C_D)        0.077    15.009    i_sourcemultiplexer/red_mux_o_reg[3]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.559ns  (required time - arrival time)
  Source:                 i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory1/memory1_r_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 1.636ns (25.912%)  route 4.678ns (74.088%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.612     5.133    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     6.015 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.912     7.926    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     8.050 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     8.050    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_7_n_0
    SLICE_X8Y21          MUXF7 (Prop_muxf7_I1_O)      0.214     8.264 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.898    10.163    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X48Y28         LUT5 (Prop_lut5_I4_O)        0.297    10.460 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           0.868    11.328    i_vgacontroller/douta[11]
    SLICE_X37Y32         LUT2 (Prop_lut2_I0_O)        0.119    11.447 r  i_vgacontroller/memory1_r_o[3]_i_1/O
                         net (fo=1, routed)           0.000    11.447    i_memory1/D[3]
    SLICE_X37Y32         FDCE                                         r  i_memory1/memory1_r_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.437    14.778    i_memory1/CLK
    SLICE_X37Y32         FDCE                                         r  i_memory1/memory1_r_o_reg[3]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X37Y32         FDCE (Setup_fdce_C_D)        0.075    15.006    i_memory1/memory1_r_o_reg[3]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                  3.559    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelvertical_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/blue_mux_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 1.200ns (19.013%)  route 5.111ns (80.987%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.554     5.075    i_vgacontroller/CLK
    SLICE_X39Y31         FDCE                                         r  i_vgacontroller/s_pixelvertical_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  i_vgacontroller/s_pixelvertical_reg[4]/Q
                         net (fo=21, routed)          1.076     6.607    i_vgacontroller/addr_rom1_o_reg[16]_1[4]
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.731 r  i_vgacontroller/red_mux_o[3]_i_20/O
                         net (fo=2, routed)           0.948     7.679    i_vgacontroller/red_mux_o[3]_i_20_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.803 r  i_vgacontroller/red_mux_o[3]_i_28/O
                         net (fo=1, routed)           0.658     8.461    i_vgacontroller/red_mux_o[3]_i_28_n_0
    SLICE_X36Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.585 r  i_vgacontroller/red_mux_o[3]_i_17/O
                         net (fo=3, routed)           0.976     9.561    i_vgacontroller/red_mux_o[3]_i_17_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.685 f  i_vgacontroller/blue_mux_o[3]_i_6/O
                         net (fo=4, routed)           1.020    10.706    i_iologic/s_swsync_reg[1]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.830 r  i_iologic/blue_mux_o[2]_i_2/O
                         net (fo=1, routed)           0.433    11.263    i_iologic/blue_mux_o[2]_i_2_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    11.387 r  i_iologic/blue_mux_o[2]_i_1/O
                         net (fo=1, routed)           0.000    11.387    i_sourcemultiplexer/memory1_b_o_reg[3][2]
    SLICE_X29Y35         FDCE                                         r  i_sourcemultiplexer/blue_mux_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.442    14.783    i_sourcemultiplexer/CLK
    SLICE_X29Y35         FDCE                                         r  i_sourcemultiplexer/blue_mux_o_reg[2]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X29Y35         FDCE (Setup_fdce_C_D)        0.029    14.965    i_sourcemultiplexer/blue_mux_o_reg[2]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory1/memory1_r_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 1.640ns (26.104%)  route 4.643ns (73.896%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.612     5.133    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     6.015 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.733     7.748    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[6]
    SLICE_X9Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.872 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.872    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_7_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.217     8.089 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.089    10.178    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X48Y30         LUT5 (Prop_lut5_I4_O)        0.299    10.477 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.820    11.297    i_vgacontroller/douta[9]
    SLICE_X36Y31         LUT2 (Prop_lut2_I0_O)        0.118    11.415 r  i_vgacontroller/memory1_r_o[1]_i_1/O
                         net (fo=1, routed)           0.000    11.415    i_memory1/D[1]
    SLICE_X36Y31         FDCE                                         r  i_memory1/memory1_r_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.435    14.776    i_memory1/CLK
    SLICE_X36Y31         FDCE                                         r  i_memory1/memory1_r_o_reg[1]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X36Y31         FDCE (Setup_fdce_C_D)        0.075    15.004    i_memory1/memory1_r_o_reg[1]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  3.589    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory1/memory1_r_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 1.674ns (26.889%)  route 4.552ns (73.111%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.611     5.132    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.014 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.759     7.773    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X9Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.897 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.897    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_7_n_0
    SLICE_X9Y23          MUXF7 (Prop_muxf7_I1_O)      0.217     8.114 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.838     9.952    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3_n_0
    SLICE_X46Y29         LUT5 (Prop_lut5_I4_O)        0.299    10.251 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.955    11.205    i_vgacontroller/douta[8]
    SLICE_X36Y31         LUT2 (Prop_lut2_I0_O)        0.152    11.357 r  i_vgacontroller/memory1_r_o[0]_i_1/O
                         net (fo=1, routed)           0.000    11.357    i_memory1/D[0]
    SLICE_X36Y31         FDCE                                         r  i_memory1/memory1_r_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.435    14.776    i_memory1/CLK
    SLICE_X36Y31         FDCE                                         r  i_memory1/memory1_r_o_reg[0]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X36Y31         FDCE (Setup_fdce_C_D)        0.075    15.004    i_memory1/memory1_r_o_reg[0]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -11.357    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory1/memory1_b_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 1.641ns (26.564%)  route 4.536ns (73.436%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.612     5.133    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.015 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.963     7.978    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.102 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     8.102    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_7_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I1_O)      0.214     8.316 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.711    10.027    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X48Y28         LUT5 (Prop_lut5_I4_O)        0.297    10.324 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.862    11.186    i_vgacontroller/douta[3]
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.124    11.310 r  i_vgacontroller/memory1_b_o[3]_i_1/O
                         net (fo=1, routed)           0.000    11.310    i_memory1/s_pixelvertical_reg[8]_0[3]
    SLICE_X40Y29         FDCE                                         r  i_memory1/memory1_b_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.436    14.777    i_memory1/CLK
    SLICE_X40Y29         FDCE                                         r  i_memory1/memory1_b_o_reg[3]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X40Y29         FDCE (Setup_fdce_C_D)        0.029    14.959    i_memory1/memory1_b_o_reg[3]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -11.310    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelvertical_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/red_mux_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 2.148ns (34.536%)  route 4.072ns (65.464%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.553     5.074    i_vgacontroller/CLK
    SLICE_X38Y30         FDCE                                         r  i_vgacontroller/s_pixelvertical_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  i_vgacontroller/s_pixelvertical_reg[1]/Q
                         net (fo=17, routed)          1.457     7.050    i_sourcemultiplexer/s_pixelvertical_reg[9]_1[1]
    SLICE_X30Y29         LUT4 (Prop_lut4_I1_O)        0.124     7.174 r  i_sourcemultiplexer/red_mux_o3_carry_i_8/O
                         net (fo=1, routed)           0.000     7.174    i_sourcemultiplexer/red_mux_o3_carry_i_8_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.687 r  i_sourcemultiplexer/red_mux_o3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.687    i_sourcemultiplexer/red_mux_o3_carry_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.941 r  i_sourcemultiplexer/red_mux_o3_carry__0/CO[0]
                         net (fo=2, routed)           0.791     8.731    i_sourcemultiplexer/red_mux_o3
    SLICE_X30Y33         LUT4 (Prop_lut4_I1_O)        0.367     9.098 r  i_sourcemultiplexer/red_mux_o[3]_i_8/O
                         net (fo=39, routed)          0.704     9.802    i_iologic/red_mux_o1
    SLICE_X30Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.926 r  i_iologic/red_mux_o[1]_i_4/O
                         net (fo=1, routed)           0.670    10.596    i_iologic/red_mux_o[1]_i_4_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.720 r  i_iologic/red_mux_o[1]_i_2/O
                         net (fo=1, routed)           0.449    11.170    i_iologic/red_mux_o[1]_i_2_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I4_O)        0.124    11.294 r  i_iologic/red_mux_o[1]_i_1/O
                         net (fo=1, routed)           0.000    11.294    i_sourcemultiplexer/D[1]
    SLICE_X29Y36         FDCE                                         r  i_sourcemultiplexer/red_mux_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.442    14.783    i_sourcemultiplexer/CLK
    SLICE_X29Y36         FDCE                                         r  i_sourcemultiplexer/red_mux_o_reg[1]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X29Y36         FDCE (Setup_fdce_C_D)        0.031    14.967    i_sourcemultiplexer/red_mux_o_reg[1]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelvertical_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/green_mux_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 2.405ns (38.787%)  route 3.796ns (61.213%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.553     5.074    i_vgacontroller/CLK
    SLICE_X38Y30         FDCE                                         r  i_vgacontroller/s_pixelvertical_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  i_vgacontroller/s_pixelvertical_reg[1]/Q
                         net (fo=17, routed)          1.457     7.050    i_sourcemultiplexer/s_pixelvertical_reg[9]_1[1]
    SLICE_X30Y29         LUT4 (Prop_lut4_I1_O)        0.124     7.174 r  i_sourcemultiplexer/red_mux_o3_carry_i_8/O
                         net (fo=1, routed)           0.000     7.174    i_sourcemultiplexer/red_mux_o3_carry_i_8_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.687 r  i_sourcemultiplexer/red_mux_o3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.687    i_sourcemultiplexer/red_mux_o3_carry_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.941 f  i_sourcemultiplexer/red_mux_o3_carry__0/CO[0]
                         net (fo=2, routed)           0.791     8.731    i_sourcemultiplexer/red_mux_o3
    SLICE_X30Y33         LUT4 (Prop_lut4_I1_O)        0.367     9.098 f  i_sourcemultiplexer/red_mux_o[3]_i_8/O
                         net (fo=39, routed)          0.778     9.876    i_iologic/red_mux_o1
    SLICE_X30Y35         LUT4 (Prop_lut4_I2_O)        0.150    10.026 r  i_iologic/green_mux_o[3]_i_7/O
                         net (fo=4, routed)           0.337    10.363    i_iologic/green_mux_o[3]_i_7_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I0_O)        0.355    10.718 r  i_iologic/green_mux_o[1]_i_2/O
                         net (fo=1, routed)           0.433    11.151    i_iologic/green_mux_o[1]_i_2_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.275 r  i_iologic/green_mux_o[1]_i_1/O
                         net (fo=1, routed)           0.000    11.275    i_sourcemultiplexer/s_swsync_reg[1][1]
    SLICE_X31Y34         FDCE                                         r  i_sourcemultiplexer/green_mux_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.439    14.780    i_sourcemultiplexer/CLK
    SLICE_X31Y34         FDCE                                         r  i_sourcemultiplexer/green_mux_o_reg[1]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X31Y34         FDCE (Setup_fdce_C_D)        0.029    14.962    i_sourcemultiplexer/green_mux_o_reg[1]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -11.275    
  -------------------------------------------------------------------
                         slack                                  3.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_memory2/addr_rom2_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.164ns (29.726%)  route 0.388ns (70.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.564     1.447    i_memory2/CLK
    SLICE_X8Y38          FDCE                                         r  i_memory2/addr_rom2_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  i_memory2/addr_rom2_o_reg[10]/Q
                         net (fo=5, routed)           0.388     1.999    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y20         RAMB18E1                                     r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.876     2.004    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.943    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 i_memory2/addr_rom2_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.164ns (29.245%)  route 0.397ns (70.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.564     1.447    i_memory2/CLK
    SLICE_X8Y38          FDCE                                         r  i_memory2/addr_rom2_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  i_memory2/addr_rom2_o_reg[4]/Q
                         net (fo=5, routed)           0.397     2.008    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y21         RAMB18E1                                     r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.876     2.004    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X0Y21         RAMB18E1                                     r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.943    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_memory1/addr_rom1_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.012%)  route 0.299ns (67.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.550     1.433    i_memory1/CLK
    SLICE_X35Y26         FDCE                                         r  i_memory1/addr_rom1_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  i_memory1/addr_rom1_o_reg[16]/Q
                         net (fo=28, routed)          0.299     1.874    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[4]
    SLICE_X46Y29         FDRE                                         r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.823     1.950    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y29         FDRE                                         r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X46Y29         FDRE (Hold_fdre_C_D)         0.063     1.764    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 i_memory2/addr_rom2_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.164ns (26.399%)  route 0.457ns (73.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.562     1.445    i_memory2/CLK
    SLICE_X8Y36          FDCE                                         r  i_memory2/addr_rom2_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  i_memory2/addr_rom2_o_reg[3]/Q
                         net (fo=5, routed)           0.457     2.066    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y20         RAMB18E1                                     r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.876     2.004    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.943    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 i_memory2/addr_rom2_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.164ns (26.410%)  route 0.457ns (73.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.564     1.447    i_memory2/CLK
    SLICE_X8Y38          FDCE                                         r  i_memory2/addr_rom2_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  i_memory2/addr_rom2_o_reg[10]/Q
                         net (fo=5, routed)           0.457     2.068    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y21         RAMB18E1                                     r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.876     2.004    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X0Y21         RAMB18E1                                     r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.943    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 i_memory2/addr_rom2_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.559%)  route 0.484ns (77.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.564     1.447    i_memory2/CLK
    SLICE_X9Y38          FDCE                                         r  i_memory2/addr_rom2_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  i_memory2/addr_rom2_o_reg[13]/Q
                         net (fo=6, routed)           0.484     2.072    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    RAMB18_X0Y20         RAMB18E1                                     r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.876     2.004    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.943    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_memory1/addr_rom1_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.517%)  route 0.485ns (77.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.549     1.432    i_memory1/CLK
    SLICE_X35Y25         FDCE                                         r  i_memory1/addr_rom1_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  i_memory1/addr_rom1_o_reg[0]/Q
                         net (fo=27, routed)          0.485     2.058    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y5          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.866     1.994    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.249     1.745    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.928    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_memory1/memory1_g_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/green_mux_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.086%)  route 0.302ns (61.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.556     1.439    i_memory1/CLK
    SLICE_X36Y31         FDCE                                         r  i_memory1/memory1_g_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  i_memory1/memory1_g_o_reg[2]/Q
                         net (fo=3, routed)           0.302     1.882    i_iologic/memory1_g_o_reg[3][2]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.927 r  i_iologic/green_mux_o[2]_i_1/O
                         net (fo=1, routed)           0.000     1.927    i_sourcemultiplexer/s_swsync_reg[1][2]
    SLICE_X31Y35         FDCE                                         r  i_sourcemultiplexer/green_mux_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.827     1.954    i_sourcemultiplexer/CLK
    SLICE_X31Y35         FDCE                                         r  i_sourcemultiplexer/green_mux_o_reg[2]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X31Y35         FDCE (Hold_fdce_C_D)         0.091     1.796    i_sourcemultiplexer/green_mux_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_memory2/addr_rom2_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.164ns (26.073%)  route 0.465ns (73.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.562     1.445    i_memory2/CLK
    SLICE_X8Y36          FDCE                                         r  i_memory2/addr_rom2_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  i_memory2/addr_rom2_o_reg[2]/Q
                         net (fo=5, routed)           0.465     2.074    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y21         RAMB18E1                                     r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.876     2.004    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X0Y21         RAMB18E1                                     r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.943    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_memory1/addr_rom1_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.553%)  route 0.484ns (77.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.551     1.434    i_memory1/CLK
    SLICE_X32Y26         FDCE                                         r  i_memory1/addr_rom1_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  i_memory1/addr_rom1_o_reg[4]/Q
                         net (fo=27, routed)          0.484     2.059    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y5          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.866     1.994    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.249     1.745    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.928    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y21  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y21  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y8   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_20_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y8   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_26_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y15  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y35  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_15_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y25  i_memory1/addr_rom1_o_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y25  i_memory1/addr_rom1_o_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y25  i_memory1/pixelcount_2_s_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y25  i_memory1/pixelcount_2_s_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y25  i_memory1/pixelcount_2_s_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y25  i_memory1/pixelcount_2_s_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y27  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_32_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y12  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_44_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y22  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_50_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y32  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_56_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y26  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_62_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y26  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_62_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y17  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_68_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y17  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_74_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y46   i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y45   i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C



