test compile precise-output
set unwind_info=false
target aarch64

function %fn0(b8x8) -> b1 {
block0(v0: b8x8):
    v1 = vall_true v0
    return v1
}

; block0:
;   uminv b3, v0.8b
;   mov x5, v3.d[0]
;   subs xzr, x5, #0
;   cset x0, ne
;   ret

function %fn1(b8x16) -> b1 {
block0(v0: b8x16):
    v1 = vall_true v0
    return v1
}

; block0:
;   uminv b3, v0.16b
;   mov x5, v3.d[0]
;   subs xzr, x5, #0
;   cset x0, ne
;   ret

function %fn2(b16x4) -> b1 {
block0(v0: b16x4):
    v1 = vall_true v0
    return v1
}

; block0:
;   uminv h3, v0.4h
;   mov x5, v3.d[0]
;   subs xzr, x5, #0
;   cset x0, ne
;   ret

function %fn3(b16x8) -> b1 {
block0(v0: b16x8):
    v1 = vall_true v0
    return v1
}

; block0:
;   uminv h3, v0.8h
;   mov x5, v3.d[0]
;   subs xzr, x5, #0
;   cset x0, ne
;   ret

function %fn4(b32x2) -> b1 {
block0(v0: b32x2):
    v1 = vall_true v0
    return v1
}

; block0:
;   mov x3, v0.d[0]
;   subs xzr, xzr, x3, LSR 32
;   ccmp w3, #0, #nZcv, ne
;   cset x0, ne
;   ret

function %fn5(b32x4) -> b1 {
block0(v0: b32x4):
    v1 = vall_true v0
    return v1
}

; block0:
;   uminv s3, v0.4s
;   mov x5, v3.d[0]
;   subs xzr, x5, #0
;   cset x0, ne
;   ret

function %fn6(b64x2) -> b1 {
block0(v0: b64x2):
    v1 = vall_true v0
    return v1
}

; block0:
;   cmeq v3.2d, v0.2d, #0
;   addp v5.2d, v3.2d, v3.2d
;   fcmp d5, d5
;   cset x0, eq
;   ret
