<!DOCTYPE html public "-//W3C//DTD HTML 4.0 Final//EN">
<html>
<head>
<meta charset="utf-8">
<meta generator="Ease 9.5 Revision 5">
<link rel="stylesheet" type="text/css" href="easestyle.css">
<title>Entity design.internal_connections</title>
</head>
<body>
<div class="hdlw_banner"><a href="https://www.hdlworks.com">Generated by <b>Ease</b> for <i>chrisnielsen</i> on Fri Dec 13 09:05:10 2024</a></div>

<div class="hdlw_nav"><table><tr><td><a href="javascript:history.go(-1)"><img src="images/arrow_left.png">Back</a></td>
<td><a href="index.htm"><img src="images/ease.png">Index</a></td>
<td><a href="design_nus4l6t2.htm"><img src="images/library.png">design</a></td>
</tr>
</table>
</div>
<h1>Documentation for entity design.internal_connections</h1><table class="tableContents"><tr>
<td class="grActive"><a href="design_internal_connections_hlh5uh6r.htm">Contents</a></td>
<td><a href="design_internal_connections_hlh5uh6r-d.htm">Side Data</a></td>
<td><a href="design_internal_connections_hlh5uh6r-h.htm">Generated HDL</a></td>
</tr></table>
<br>
<object class="ease_svg_symbol" width="800" height="400" data="design_internal_connections_hlh5uh6r.svg" type="image/svg+xml">
</object>
<br>
<h1>Ports</h1><table class="fsmTable"><tr><td>Name</td><td>Direction</td><td>Type</td><td>Default value</td><td>Comment</td></tr>
<tr><td>clock</td><td>input</td><td>std_logic</td><td></td><td>Core signals (2 bits)</td></tr>
<tr><td>resetbar</td><td>input</td><td>std_logic</td><td></td><td></td></tr>
<tr><td>debug_clk</td><td>input</td><td>std_logic</td><td></td><td>Unified debug interface (48 bits total)</td></tr>
<tr><td>debug_addr</td><td>input</td><td>std_logic_vector(6 downto 0)</td><td></td><td>7 bits (128 addresses)</td></tr>
<tr><td>debug_data</td><td>inout</td><td>std_logic_vector(31 downto 0)</td><td></td><td></td></tr>
<tr><td>rf_enable</td><td>input</td><td>std_logic</td><td></td><td>Register File read enable</td></tr>
<tr><td>im_enable</td><td>input</td><td>std_logic</td><td></td><td>Instruction Memory write enable</td></tr>
<tr><td>dm_enable</td><td>input</td><td>std_logic</td><td></td><td>Data Memory read enable</td></tr>
</table>
<ul>
  <li class="ease_list_item" style="list-style-image: url(images/paperclip.png)">ieee.numeric_std.all</li>
  <li class="ease_list_item" style="list-style-image: url(images/paperclip.png)">work.all</li>
  <li class="ease_list_item" style="list-style-image: url(images/paperclip.png)"><a href="design_types_pkg_1qr2epuf.htm">design.types_pkg.all</a>
  </li>
</ul>
<ul>
  <li class="ease_list_item" style="list-style-image: url(images/arch_blk.png)">Architecture: <a href="design_internal_connections_behavioral_9onak7b9.htm">behavioral</a>
  <ul>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: pc_mux_inst: <a href="design_pc_mux_301gd838.htm">pc_mux</a>
    : behavioral</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: pc_4_adder_instance: <a href="design_pc4adder_6ajbiv2m.htm">pc4adder</a>
    : rtl</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: pc_instance: <a href="design_program_counter_f1emcgdm.htm">program_counter</a>
    : rtl</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: instruction_memory_inst: <a href="design_instruction_memory_rdm177kr.htm">instruction_memory</a>
    : Behavioral</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: ifid_instance: <a href="design_ifid_riggjs00.htm">ifid</a>
    : Behavioral</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: imm_gen_inst: <a href="design_ImmGen_5tuimev2.htm">ImmGen</a>
    : Behavioral</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: pcimmadder_inst: <a href="design_pcimmadder_bboqhlnm.htm">pcimmadder</a>
    : behavior</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: REGFILE_INST: <a href="design_regfile_7uh4qmv7.htm">regfile</a>
    : Behavioral</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: CONTROLUNIT_INST: <a href="design_ControlUnit_fe94ekjk.htm">ControlUnit</a>
    : Behavioral</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: HAZARD_UNIT_INST: <a href="design_hazard_unit_47kv3o2n.htm">hazard_unit</a>
    : Behavioral</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: IDEX_INST: <a href="design_idex_ajje3hhl.htm">idex</a>
    : Behavioral</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: ALU_CONTROL_INST: <a href="design_alucontrol_ug8a6vip.htm">alucontrol</a>
    : Behavioral</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: ALU_INST: <a href="design_ALU_cs98qu8d.htm">ALU</a>
    : Behavioral</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: FORWARDING_MUX_A_INST: <a href="design_forwardingMuxA_gqmdjjsj.htm">forwardingMuxA</a>
    : Behavioral</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: FORWARDING_MUX_B_INST: <a href="design_forwardingMuxB_4n02h5ve.htm">forwardingMuxB</a>
    : Behavioral</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: ALU_SRC_MUX_B_INST: <a href="design_ALUSrcMuxB_bjbf32dg.htm">ALUSrcMuxB</a>
    : Behavioral</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: EXMEM_INST: <a href="design_exmem_ctmfjk9a.htm">exmem</a>
    : Behavioral</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: FORWARDING_UNIT_INST: <a href="design_ForwardingUnit_fm313vhe.htm">ForwardingUnit</a>
    : Behavioral</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: DATA_MEMORY_INST: <a href="design_data_memory_eadv07qn.htm">data_memory</a>
    : Behavioral</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: BRANCH_AND_INST: <a href="design_BranchAND_dn7vfqm2.htm">BranchAND</a>
    : Behavioral</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: MEMWB_INST: <a href="design_memwb_asgm4ij9.htm">memwb</a>
    : Behavioral</li>
    <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Instance: WRITEBACK_MUX_INST: <a href="design_writebackmux_6qeahgl4.htm">writebackmux</a>
    : Behavioral</li>
    <li class="ease_list_item" style="list-style-image: url(images/blk_process.png)">Process: <a href="design_internal_connections_behavioral_Proc0_k977dsjc.htm">Proc0</a>
    </li>
    <li class="ease_list_item" style="list-style-image: url(images/blk_concur.png)">Concurrent Statement: <a href="design_internal_connections_behavioral_concurrent0_csj635gb.htm">concurrent0</a>
    </li>
  </ul>
  </li>
</ul>
</body>
</html>
