
stm32f4-ai-digit-recognition-test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003154  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00073948  080032dc  080032dc  000132dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08076c24  08076c24  00091368  2**0
                  CONTENTS
  4 .ARM          00000008  08076c24  08076c24  00086c24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08076c2c  08076c2c  00091368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08076c2c  08076c2c  00086c2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08076c30  08076c30  00086c30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001368  20000000  08076c34  00090000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ac  20001368  08077f9c  00091368  2**2
                  ALLOC
 10 ._user_heap_stack 00000a04  20001414  08077f9c  00091414  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00091368  2**0
                  CONTENTS, READONLY
 12 .debug_info   000062de  00000000  00000000  00091398  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001243  00000000  00000000  00097676  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000480  00000000  00000000  000988c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000003d8  00000000  00000000  00098d40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000211d6  00000000  00000000  00099118  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00004ef1  00000000  00000000  000ba2ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cb0d9  00000000  00000000  000bf1df  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0018a2b8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000011ac  00000000  00000000  0018a334  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20001368 	.word	0x20001368
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080032c4 	.word	0x080032c4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000136c 	.word	0x2000136c
 80001c4:	080032c4 	.word	0x080032c4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_d2f>:
 8000540:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000544:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000548:	bf24      	itt	cs
 800054a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800054e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000552:	d90d      	bls.n	8000570 <__aeabi_d2f+0x30>
 8000554:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000558:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800055c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000560:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000564:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000568:	bf08      	it	eq
 800056a:	f020 0001 	biceq.w	r0, r0, #1
 800056e:	4770      	bx	lr
 8000570:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000574:	d121      	bne.n	80005ba <__aeabi_d2f+0x7a>
 8000576:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800057a:	bfbc      	itt	lt
 800057c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000580:	4770      	bxlt	lr
 8000582:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000586:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800058a:	f1c2 0218 	rsb	r2, r2, #24
 800058e:	f1c2 0c20 	rsb	ip, r2, #32
 8000592:	fa10 f30c 	lsls.w	r3, r0, ip
 8000596:	fa20 f002 	lsr.w	r0, r0, r2
 800059a:	bf18      	it	ne
 800059c:	f040 0001 	orrne.w	r0, r0, #1
 80005a0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80005a4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80005a8:	fa03 fc0c 	lsl.w	ip, r3, ip
 80005ac:	ea40 000c 	orr.w	r0, r0, ip
 80005b0:	fa23 f302 	lsr.w	r3, r3, r2
 80005b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80005b8:	e7cc      	b.n	8000554 <__aeabi_d2f+0x14>
 80005ba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80005be:	d107      	bne.n	80005d0 <__aeabi_d2f+0x90>
 80005c0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80005c4:	bf1e      	ittt	ne
 80005c6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80005ca:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80005ce:	4770      	bxne	lr
 80005d0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80005d4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80005d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <__aeabi_uldivmod>:
 80005e0:	b953      	cbnz	r3, 80005f8 <__aeabi_uldivmod+0x18>
 80005e2:	b94a      	cbnz	r2, 80005f8 <__aeabi_uldivmod+0x18>
 80005e4:	2900      	cmp	r1, #0
 80005e6:	bf08      	it	eq
 80005e8:	2800      	cmpeq	r0, #0
 80005ea:	bf1c      	itt	ne
 80005ec:	f04f 31ff 	movne.w	r1, #4294967295
 80005f0:	f04f 30ff 	movne.w	r0, #4294967295
 80005f4:	f000 b972 	b.w	80008dc <__aeabi_idiv0>
 80005f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80005fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000600:	f000 f806 	bl	8000610 <__udivmoddi4>
 8000604:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000608:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800060c:	b004      	add	sp, #16
 800060e:	4770      	bx	lr

08000610 <__udivmoddi4>:
 8000610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000614:	9e08      	ldr	r6, [sp, #32]
 8000616:	4604      	mov	r4, r0
 8000618:	4688      	mov	r8, r1
 800061a:	2b00      	cmp	r3, #0
 800061c:	d14b      	bne.n	80006b6 <__udivmoddi4+0xa6>
 800061e:	428a      	cmp	r2, r1
 8000620:	4615      	mov	r5, r2
 8000622:	d967      	bls.n	80006f4 <__udivmoddi4+0xe4>
 8000624:	fab2 f282 	clz	r2, r2
 8000628:	b14a      	cbz	r2, 800063e <__udivmoddi4+0x2e>
 800062a:	f1c2 0720 	rsb	r7, r2, #32
 800062e:	fa01 f302 	lsl.w	r3, r1, r2
 8000632:	fa20 f707 	lsr.w	r7, r0, r7
 8000636:	4095      	lsls	r5, r2
 8000638:	ea47 0803 	orr.w	r8, r7, r3
 800063c:	4094      	lsls	r4, r2
 800063e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000642:	0c23      	lsrs	r3, r4, #16
 8000644:	fbb8 f7fe 	udiv	r7, r8, lr
 8000648:	fa1f fc85 	uxth.w	ip, r5
 800064c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000650:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000654:	fb07 f10c 	mul.w	r1, r7, ip
 8000658:	4299      	cmp	r1, r3
 800065a:	d909      	bls.n	8000670 <__udivmoddi4+0x60>
 800065c:	18eb      	adds	r3, r5, r3
 800065e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000662:	f080 811b 	bcs.w	800089c <__udivmoddi4+0x28c>
 8000666:	4299      	cmp	r1, r3
 8000668:	f240 8118 	bls.w	800089c <__udivmoddi4+0x28c>
 800066c:	3f02      	subs	r7, #2
 800066e:	442b      	add	r3, r5
 8000670:	1a5b      	subs	r3, r3, r1
 8000672:	b2a4      	uxth	r4, r4
 8000674:	fbb3 f0fe 	udiv	r0, r3, lr
 8000678:	fb0e 3310 	mls	r3, lr, r0, r3
 800067c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000680:	fb00 fc0c 	mul.w	ip, r0, ip
 8000684:	45a4      	cmp	ip, r4
 8000686:	d909      	bls.n	800069c <__udivmoddi4+0x8c>
 8000688:	192c      	adds	r4, r5, r4
 800068a:	f100 33ff 	add.w	r3, r0, #4294967295
 800068e:	f080 8107 	bcs.w	80008a0 <__udivmoddi4+0x290>
 8000692:	45a4      	cmp	ip, r4
 8000694:	f240 8104 	bls.w	80008a0 <__udivmoddi4+0x290>
 8000698:	3802      	subs	r0, #2
 800069a:	442c      	add	r4, r5
 800069c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80006a0:	eba4 040c 	sub.w	r4, r4, ip
 80006a4:	2700      	movs	r7, #0
 80006a6:	b11e      	cbz	r6, 80006b0 <__udivmoddi4+0xa0>
 80006a8:	40d4      	lsrs	r4, r2
 80006aa:	2300      	movs	r3, #0
 80006ac:	e9c6 4300 	strd	r4, r3, [r6]
 80006b0:	4639      	mov	r1, r7
 80006b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006b6:	428b      	cmp	r3, r1
 80006b8:	d909      	bls.n	80006ce <__udivmoddi4+0xbe>
 80006ba:	2e00      	cmp	r6, #0
 80006bc:	f000 80eb 	beq.w	8000896 <__udivmoddi4+0x286>
 80006c0:	2700      	movs	r7, #0
 80006c2:	e9c6 0100 	strd	r0, r1, [r6]
 80006c6:	4638      	mov	r0, r7
 80006c8:	4639      	mov	r1, r7
 80006ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006ce:	fab3 f783 	clz	r7, r3
 80006d2:	2f00      	cmp	r7, #0
 80006d4:	d147      	bne.n	8000766 <__udivmoddi4+0x156>
 80006d6:	428b      	cmp	r3, r1
 80006d8:	d302      	bcc.n	80006e0 <__udivmoddi4+0xd0>
 80006da:	4282      	cmp	r2, r0
 80006dc:	f200 80fa 	bhi.w	80008d4 <__udivmoddi4+0x2c4>
 80006e0:	1a84      	subs	r4, r0, r2
 80006e2:	eb61 0303 	sbc.w	r3, r1, r3
 80006e6:	2001      	movs	r0, #1
 80006e8:	4698      	mov	r8, r3
 80006ea:	2e00      	cmp	r6, #0
 80006ec:	d0e0      	beq.n	80006b0 <__udivmoddi4+0xa0>
 80006ee:	e9c6 4800 	strd	r4, r8, [r6]
 80006f2:	e7dd      	b.n	80006b0 <__udivmoddi4+0xa0>
 80006f4:	b902      	cbnz	r2, 80006f8 <__udivmoddi4+0xe8>
 80006f6:	deff      	udf	#255	; 0xff
 80006f8:	fab2 f282 	clz	r2, r2
 80006fc:	2a00      	cmp	r2, #0
 80006fe:	f040 808f 	bne.w	8000820 <__udivmoddi4+0x210>
 8000702:	1b49      	subs	r1, r1, r5
 8000704:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000708:	fa1f f885 	uxth.w	r8, r5
 800070c:	2701      	movs	r7, #1
 800070e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000712:	0c23      	lsrs	r3, r4, #16
 8000714:	fb0e 111c 	mls	r1, lr, ip, r1
 8000718:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800071c:	fb08 f10c 	mul.w	r1, r8, ip
 8000720:	4299      	cmp	r1, r3
 8000722:	d907      	bls.n	8000734 <__udivmoddi4+0x124>
 8000724:	18eb      	adds	r3, r5, r3
 8000726:	f10c 30ff 	add.w	r0, ip, #4294967295
 800072a:	d202      	bcs.n	8000732 <__udivmoddi4+0x122>
 800072c:	4299      	cmp	r1, r3
 800072e:	f200 80cd 	bhi.w	80008cc <__udivmoddi4+0x2bc>
 8000732:	4684      	mov	ip, r0
 8000734:	1a59      	subs	r1, r3, r1
 8000736:	b2a3      	uxth	r3, r4
 8000738:	fbb1 f0fe 	udiv	r0, r1, lr
 800073c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000740:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000744:	fb08 f800 	mul.w	r8, r8, r0
 8000748:	45a0      	cmp	r8, r4
 800074a:	d907      	bls.n	800075c <__udivmoddi4+0x14c>
 800074c:	192c      	adds	r4, r5, r4
 800074e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000752:	d202      	bcs.n	800075a <__udivmoddi4+0x14a>
 8000754:	45a0      	cmp	r8, r4
 8000756:	f200 80b6 	bhi.w	80008c6 <__udivmoddi4+0x2b6>
 800075a:	4618      	mov	r0, r3
 800075c:	eba4 0408 	sub.w	r4, r4, r8
 8000760:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000764:	e79f      	b.n	80006a6 <__udivmoddi4+0x96>
 8000766:	f1c7 0c20 	rsb	ip, r7, #32
 800076a:	40bb      	lsls	r3, r7
 800076c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000770:	ea4e 0e03 	orr.w	lr, lr, r3
 8000774:	fa01 f407 	lsl.w	r4, r1, r7
 8000778:	fa20 f50c 	lsr.w	r5, r0, ip
 800077c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000780:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000784:	4325      	orrs	r5, r4
 8000786:	fbb3 f9f8 	udiv	r9, r3, r8
 800078a:	0c2c      	lsrs	r4, r5, #16
 800078c:	fb08 3319 	mls	r3, r8, r9, r3
 8000790:	fa1f fa8e 	uxth.w	sl, lr
 8000794:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000798:	fb09 f40a 	mul.w	r4, r9, sl
 800079c:	429c      	cmp	r4, r3
 800079e:	fa02 f207 	lsl.w	r2, r2, r7
 80007a2:	fa00 f107 	lsl.w	r1, r0, r7
 80007a6:	d90b      	bls.n	80007c0 <__udivmoddi4+0x1b0>
 80007a8:	eb1e 0303 	adds.w	r3, lr, r3
 80007ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80007b0:	f080 8087 	bcs.w	80008c2 <__udivmoddi4+0x2b2>
 80007b4:	429c      	cmp	r4, r3
 80007b6:	f240 8084 	bls.w	80008c2 <__udivmoddi4+0x2b2>
 80007ba:	f1a9 0902 	sub.w	r9, r9, #2
 80007be:	4473      	add	r3, lr
 80007c0:	1b1b      	subs	r3, r3, r4
 80007c2:	b2ad      	uxth	r5, r5
 80007c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80007c8:	fb08 3310 	mls	r3, r8, r0, r3
 80007cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80007d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80007d4:	45a2      	cmp	sl, r4
 80007d6:	d908      	bls.n	80007ea <__udivmoddi4+0x1da>
 80007d8:	eb1e 0404 	adds.w	r4, lr, r4
 80007dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80007e0:	d26b      	bcs.n	80008ba <__udivmoddi4+0x2aa>
 80007e2:	45a2      	cmp	sl, r4
 80007e4:	d969      	bls.n	80008ba <__udivmoddi4+0x2aa>
 80007e6:	3802      	subs	r0, #2
 80007e8:	4474      	add	r4, lr
 80007ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80007ee:	fba0 8902 	umull	r8, r9, r0, r2
 80007f2:	eba4 040a 	sub.w	r4, r4, sl
 80007f6:	454c      	cmp	r4, r9
 80007f8:	46c2      	mov	sl, r8
 80007fa:	464b      	mov	r3, r9
 80007fc:	d354      	bcc.n	80008a8 <__udivmoddi4+0x298>
 80007fe:	d051      	beq.n	80008a4 <__udivmoddi4+0x294>
 8000800:	2e00      	cmp	r6, #0
 8000802:	d069      	beq.n	80008d8 <__udivmoddi4+0x2c8>
 8000804:	ebb1 050a 	subs.w	r5, r1, sl
 8000808:	eb64 0403 	sbc.w	r4, r4, r3
 800080c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000810:	40fd      	lsrs	r5, r7
 8000812:	40fc      	lsrs	r4, r7
 8000814:	ea4c 0505 	orr.w	r5, ip, r5
 8000818:	e9c6 5400 	strd	r5, r4, [r6]
 800081c:	2700      	movs	r7, #0
 800081e:	e747      	b.n	80006b0 <__udivmoddi4+0xa0>
 8000820:	f1c2 0320 	rsb	r3, r2, #32
 8000824:	fa20 f703 	lsr.w	r7, r0, r3
 8000828:	4095      	lsls	r5, r2
 800082a:	fa01 f002 	lsl.w	r0, r1, r2
 800082e:	fa21 f303 	lsr.w	r3, r1, r3
 8000832:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000836:	4338      	orrs	r0, r7
 8000838:	0c01      	lsrs	r1, r0, #16
 800083a:	fbb3 f7fe 	udiv	r7, r3, lr
 800083e:	fa1f f885 	uxth.w	r8, r5
 8000842:	fb0e 3317 	mls	r3, lr, r7, r3
 8000846:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800084a:	fb07 f308 	mul.w	r3, r7, r8
 800084e:	428b      	cmp	r3, r1
 8000850:	fa04 f402 	lsl.w	r4, r4, r2
 8000854:	d907      	bls.n	8000866 <__udivmoddi4+0x256>
 8000856:	1869      	adds	r1, r5, r1
 8000858:	f107 3cff 	add.w	ip, r7, #4294967295
 800085c:	d22f      	bcs.n	80008be <__udivmoddi4+0x2ae>
 800085e:	428b      	cmp	r3, r1
 8000860:	d92d      	bls.n	80008be <__udivmoddi4+0x2ae>
 8000862:	3f02      	subs	r7, #2
 8000864:	4429      	add	r1, r5
 8000866:	1acb      	subs	r3, r1, r3
 8000868:	b281      	uxth	r1, r0
 800086a:	fbb3 f0fe 	udiv	r0, r3, lr
 800086e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000872:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000876:	fb00 f308 	mul.w	r3, r0, r8
 800087a:	428b      	cmp	r3, r1
 800087c:	d907      	bls.n	800088e <__udivmoddi4+0x27e>
 800087e:	1869      	adds	r1, r5, r1
 8000880:	f100 3cff 	add.w	ip, r0, #4294967295
 8000884:	d217      	bcs.n	80008b6 <__udivmoddi4+0x2a6>
 8000886:	428b      	cmp	r3, r1
 8000888:	d915      	bls.n	80008b6 <__udivmoddi4+0x2a6>
 800088a:	3802      	subs	r0, #2
 800088c:	4429      	add	r1, r5
 800088e:	1ac9      	subs	r1, r1, r3
 8000890:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000894:	e73b      	b.n	800070e <__udivmoddi4+0xfe>
 8000896:	4637      	mov	r7, r6
 8000898:	4630      	mov	r0, r6
 800089a:	e709      	b.n	80006b0 <__udivmoddi4+0xa0>
 800089c:	4607      	mov	r7, r0
 800089e:	e6e7      	b.n	8000670 <__udivmoddi4+0x60>
 80008a0:	4618      	mov	r0, r3
 80008a2:	e6fb      	b.n	800069c <__udivmoddi4+0x8c>
 80008a4:	4541      	cmp	r1, r8
 80008a6:	d2ab      	bcs.n	8000800 <__udivmoddi4+0x1f0>
 80008a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80008ac:	eb69 020e 	sbc.w	r2, r9, lr
 80008b0:	3801      	subs	r0, #1
 80008b2:	4613      	mov	r3, r2
 80008b4:	e7a4      	b.n	8000800 <__udivmoddi4+0x1f0>
 80008b6:	4660      	mov	r0, ip
 80008b8:	e7e9      	b.n	800088e <__udivmoddi4+0x27e>
 80008ba:	4618      	mov	r0, r3
 80008bc:	e795      	b.n	80007ea <__udivmoddi4+0x1da>
 80008be:	4667      	mov	r7, ip
 80008c0:	e7d1      	b.n	8000866 <__udivmoddi4+0x256>
 80008c2:	4681      	mov	r9, r0
 80008c4:	e77c      	b.n	80007c0 <__udivmoddi4+0x1b0>
 80008c6:	3802      	subs	r0, #2
 80008c8:	442c      	add	r4, r5
 80008ca:	e747      	b.n	800075c <__udivmoddi4+0x14c>
 80008cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80008d0:	442b      	add	r3, r5
 80008d2:	e72f      	b.n	8000734 <__udivmoddi4+0x124>
 80008d4:	4638      	mov	r0, r7
 80008d6:	e708      	b.n	80006ea <__udivmoddi4+0xda>
 80008d8:	4637      	mov	r7, r6
 80008da:	e6e9      	b.n	80006b0 <__udivmoddi4+0xa0>

080008dc <__aeabi_idiv0>:
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop

080008e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008e0:	b5b0      	push	{r4, r5, r7, lr}
 80008e2:	f5ad 5d8d 	sub.w	sp, sp, #4512	; 0x11a0
 80008e6:	b086      	sub	sp, #24
 80008e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	char buf[50];
		int buf_len = 0;
 80008ea:	2300      	movs	r3, #0
 80008ec:	f507 528d 	add.w	r2, r7, #4512	; 0x11a0
 80008f0:	f102 020c 	add.w	r2, r2, #12
 80008f4:	6013      	str	r3, [r2, #0]
			// Buffers used to store input and output tensors
			AI_ALIGNED(4) ai_i8 in_data[AI_MY_MODEL_IN_1_SIZE_BYTES];
			AI_ALIGNED(4) ai_i8 out_data[AI_MY_MODEL_OUT_1_SIZE_BYTES];

			// pointer to our model
			ai_handle my_model = AI_HANDLE_NULL;
 80008f6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80008fa:	3b14      	subs	r3, #20
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]

			//initialize wrapper structs that hold pointers to data and info about the
			// data(tensor height, width, channels)
			ai_buffer ai_input[AI_MY_MODEL_IN_NUM] = AI_MY_MODEL_IN;
 8000900:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000904:	3b0c      	subs	r3, #12
 8000906:	4ab7      	ldr	r2, [pc, #732]	; (8000be4 <main+0x304>)
 8000908:	461c      	mov	r4, r3
 800090a:	4615      	mov	r5, r2
 800090c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800090e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000910:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000914:	e884 0003 	stmia.w	r4, {r0, r1}
			ai_buffer ai_output[AI_MY_MODEL_OUT_NUM] = AI_MY_MODEL_OUT;
 8000918:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800091c:	3b04      	subs	r3, #4
 800091e:	4ab2      	ldr	r2, [pc, #712]	; (8000be8 <main+0x308>)
 8000920:	461c      	mov	r4, r3
 8000922:	4615      	mov	r5, r2
 8000924:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000926:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000928:	e895 0003 	ldmia.w	r5, {r0, r1}
 800092c:	e884 0003 	stmia.w	r4, {r0, r1}

			//set working memory and get weights and biases from model
			ai_network_params ai_params = {
 8000930:	f107 0318 	add.w	r3, r7, #24
 8000934:	3b14      	subs	r3, #20
 8000936:	4aad      	ldr	r2, [pc, #692]	; (8000bec <main+0x30c>)
 8000938:	601a      	str	r2, [r3, #0]
 800093a:	f107 0318 	add.w	r3, r7, #24
 800093e:	3b14      	subs	r3, #20
 8000940:	2201      	movs	r2, #1
 8000942:	809a      	strh	r2, [r3, #4]
 8000944:	f107 0318 	add.w	r3, r7, #24
 8000948:	3b14      	subs	r3, #20
 800094a:	2201      	movs	r2, #1
 800094c:	80da      	strh	r2, [r3, #6]
 800094e:	f107 0318 	add.w	r3, r7, #24
 8000952:	3b14      	subs	r3, #20
 8000954:	2201      	movs	r2, #1
 8000956:	811a      	strh	r2, [r3, #8]
 8000958:	f107 0318 	add.w	r3, r7, #24
 800095c:	3b14      	subs	r3, #20
 800095e:	4aa4      	ldr	r2, [pc, #656]	; (8000bf0 <main+0x310>)
 8000960:	60da      	str	r2, [r3, #12]

			AI_MY_MODEL_DATA_WEIGHTS(ai_my_model_data_weights_get()),
 8000962:	f001 f98f 	bl	8001c84 <ai_my_model_data_weights_get>
 8000966:	4602      	mov	r2, r0
			ai_network_params ai_params = {
 8000968:	f107 0318 	add.w	r3, r7, #24
 800096c:	3b14      	subs	r3, #20
 800096e:	611a      	str	r2, [r3, #16]
 8000970:	f107 0318 	add.w	r3, r7, #24
 8000974:	3b14      	subs	r3, #20
 8000976:	2200      	movs	r2, #0
 8000978:	615a      	str	r2, [r3, #20]
 800097a:	f107 0318 	add.w	r3, r7, #24
 800097e:	3b14      	subs	r3, #20
 8000980:	4a9c      	ldr	r2, [pc, #624]	; (8000bf4 <main+0x314>)
 8000982:	619a      	str	r2, [r3, #24]
 8000984:	f107 0318 	add.w	r3, r7, #24
 8000988:	3b14      	subs	r3, #20
 800098a:	2201      	movs	r2, #1
 800098c:	839a      	strh	r2, [r3, #28]
 800098e:	f107 0318 	add.w	r3, r7, #24
 8000992:	3b14      	subs	r3, #20
 8000994:	2201      	movs	r2, #1
 8000996:	83da      	strh	r2, [r3, #30]
 8000998:	f107 0318 	add.w	r3, r7, #24
 800099c:	3b14      	subs	r3, #20
 800099e:	2201      	movs	r2, #1
 80009a0:	841a      	strh	r2, [r3, #32]
 80009a2:	f107 0318 	add.w	r3, r7, #24
 80009a6:	3b14      	subs	r3, #20
 80009a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80009ac:	625a      	str	r2, [r3, #36]	; 0x24
 80009ae:	f107 0318 	add.w	r3, r7, #24
 80009b2:	3b14      	subs	r3, #20
 80009b4:	f507 624d 	add.w	r2, r7, #3280	; 0xcd0
 80009b8:	629a      	str	r2, [r3, #40]	; 0x28
 80009ba:	f107 0318 	add.w	r3, r7, #24
 80009be:	3b14      	subs	r3, #20
 80009c0:	2200      	movs	r2, #0
 80009c2:	62da      	str	r2, [r3, #44]	; 0x2c
			AI_MY_MODEL_DATA_ACTIVATIONS(activations) };

			//set pointers wrapper structs to our data buffers
			ai_input[0].n_batches = 1;
 80009c4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80009c8:	3b0c      	subs	r3, #12
 80009ca:	2201      	movs	r2, #1
 80009cc:	809a      	strh	r2, [r3, #4]
			ai_input[0].data = AI_HANDLE_PTR(in_data);
 80009ce:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80009d2:	3b0c      	subs	r3, #12
 80009d4:	f107 0298 	add.w	r2, r7, #152	; 0x98
 80009d8:	3a08      	subs	r2, #8
 80009da:	611a      	str	r2, [r3, #16]
			ai_output[0].n_batches = 1;
 80009dc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80009e0:	3b04      	subs	r3, #4
 80009e2:	2201      	movs	r2, #1
 80009e4:	809a      	strh	r2, [r3, #4]
			ai_output[0].data = AI_HANDLE_PTR(out_data);
 80009e6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80009ea:	3b04      	subs	r3, #4
 80009ec:	f107 0278 	add.w	r2, r7, #120	; 0x78
 80009f0:	3a10      	subs	r2, #16
 80009f2:	611a      	str	r2, [r3, #16]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009f4:	f000 fa68 	bl	8000ec8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009f8:	f000 f908 	bl	8000c0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009fc:	f000 f984 	bl	8000d08 <MX_GPIO_Init>
  MX_CRC_Init();
 8000a00:	f000 f96e 	bl	8000ce0 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */

  //greetings!!
    buf_len = sprintf(buf, "\r\n\r\nSTM32 X-Cube-AI test \r\n");
 8000a04:	f507 538b 	add.w	r3, r7, #4448	; 0x1160
 8000a08:	f103 0314 	add.w	r3, r3, #20
 8000a0c:	4a7a      	ldr	r2, [pc, #488]	; (8000bf8 <main+0x318>)
 8000a0e:	461c      	mov	r4, r3
 8000a10:	4615      	mov	r5, r2
 8000a12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a16:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a1a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000a1e:	231b      	movs	r3, #27
 8000a20:	f507 528d 	add.w	r2, r7, #4512	; 0x11a0
 8000a24:	f102 020c 	add.w	r2, r2, #12
 8000a28:	6013      	str	r3, [r2, #0]
    //buf değişkeninde verimiz saklanıyor

    //create instance of neural network
    ai_err = ai_my_model_create(&my_model, AI_MY_MODEL_DATA_CONFIG);
 8000a2a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000a2e:	3b14      	subs	r3, #20
 8000a30:	2100      	movs	r1, #0
 8000a32:	4618      	mov	r0, r3
 8000a34:	f001 f8c0 	bl	8001bb8 <ai_my_model_create>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 8000a3e:	f102 0210 	add.w	r2, r2, #16
 8000a42:	6013      	str	r3, [r2, #0]
    if (ai_err.type != AI_ERROR_NONE)
 8000a44:	f507 538b 	add.w	r3, r7, #4448	; 0x1160
 8000a48:	f103 0310 	add.w	r3, r3, #16
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d016      	beq.n	8000a80 <main+0x1a0>
    {
  	  buf_len = sprintf(buf, "Error: could not create NN instance\r\n");
 8000a52:	f507 538b 	add.w	r3, r7, #4448	; 0x1160
 8000a56:	f103 0314 	add.w	r3, r3, #20
 8000a5a:	4a68      	ldr	r2, [pc, #416]	; (8000bfc <main+0x31c>)
 8000a5c:	461c      	mov	r4, r3
 8000a5e:	4615      	mov	r5, r2
 8000a60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a68:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000a6c:	6020      	str	r0, [r4, #0]
 8000a6e:	3404      	adds	r4, #4
 8000a70:	8021      	strh	r1, [r4, #0]
 8000a72:	2325      	movs	r3, #37	; 0x25
 8000a74:	f507 528d 	add.w	r2, r7, #4512	; 0x11a0
 8000a78:	f102 020c 	add.w	r2, r2, #12
 8000a7c:	6013      	str	r3, [r2, #0]
  	  //buf değişkeninde verimiz saklanıyor
  	  while(1);
 8000a7e:	e7fe      	b.n	8000a7e <main+0x19e>
    }

    //initialize neural network
    if(!ai_my_model_init(my_model, &ai_params))
 8000a80:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000a84:	3b14      	subs	r3, #20
 8000a86:	681a      	ldr	r2, [r3, #0]
 8000a88:	f107 0318 	add.w	r3, r7, #24
 8000a8c:	3b14      	subs	r3, #20
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4610      	mov	r0, r2
 8000a92:	f001 f8a7 	bl	8001be4 <ai_my_model_init>
 8000a96:	4603      	mov	r3, r0
 8000a98:	f083 0301 	eor.w	r3, r3, #1
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d013      	beq.n	8000aca <main+0x1ea>
    {
  	  buf_len = sprintf(buf, "Error: could not initialize NN\r\n");
 8000aa2:	f507 538b 	add.w	r3, r7, #4448	; 0x1160
 8000aa6:	f103 0314 	add.w	r3, r3, #20
 8000aaa:	4a55      	ldr	r2, [pc, #340]	; (8000c00 <main+0x320>)
 8000aac:	461c      	mov	r4, r3
 8000aae:	4615      	mov	r5, r2
 8000ab0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ab2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ab4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ab6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ab8:	682b      	ldr	r3, [r5, #0]
 8000aba:	7023      	strb	r3, [r4, #0]
 8000abc:	2320      	movs	r3, #32
 8000abe:	f507 528d 	add.w	r2, r7, #4512	; 0x11a0
 8000ac2:	f102 020c 	add.w	r2, r2, #12
 8000ac6:	6013      	str	r3, [r2, #0]
  	  //buf değişkeninde verimiz saklanıyor
  	  while(1);
 8000ac8:	e7fe      	b.n	8000ac8 <main+0x1e8>
	  //Fill input buffer (use test value)
	  /*
	   * note: modele göndereceğimiz verilerimizi
	   * input bufferına alıyoruz.
 	   */
	  	  for (uint32_t i = 0 ; i<AI_MY_MODEL_IN_1_SIZE ; i++){
 8000aca:	2300      	movs	r3, #0
 8000acc:	f507 528d 	add.w	r2, r7, #4512	; 0x11a0
 8000ad0:	f102 0214 	add.w	r2, r2, #20
 8000ad4:	6013      	str	r3, [r2, #0]
 8000ad6:	e01e      	b.n	8000b16 <main+0x236>
	  		  ((ai_float *)in_data)[i] = my_data_0_num_2[i];
 8000ad8:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8000adc:	f103 0314 	add.w	r3, r3, #20
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	009a      	lsls	r2, r3, #2
 8000ae4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000ae8:	3b08      	subs	r3, #8
 8000aea:	4413      	add	r3, r2
 8000aec:	4945      	ldr	r1, [pc, #276]	; (8000c04 <main+0x324>)
 8000aee:	f507 528d 	add.w	r2, r7, #4512	; 0x11a0
 8000af2:	f102 0214 	add.w	r2, r2, #20
 8000af6:	6812      	ldr	r2, [r2, #0]
 8000af8:	0092      	lsls	r2, r2, #2
 8000afa:	440a      	add	r2, r1
 8000afc:	6812      	ldr	r2, [r2, #0]
 8000afe:	601a      	str	r2, [r3, #0]
	  	  for (uint32_t i = 0 ; i<AI_MY_MODEL_IN_1_SIZE ; i++){
 8000b00:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8000b04:	f103 0314 	add.w	r3, r3, #20
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	f507 528d 	add.w	r2, r7, #4512	; 0x11a0
 8000b10:	f102 0214 	add.w	r2, r2, #20
 8000b14:	6013      	str	r3, [r2, #0]
 8000b16:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8000b1a:	f103 0314 	add.w	r3, r3, #20
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 8000b24:	d3d8      	bcc.n	8000ad8 <main+0x1f8>
	  	  /*
	  	   * note: yüklediğimiz test verilerini modele gönderiyoruz.
	  	   * modeli bu veriler ile çalıştırıyoruz. Sonuçlarını kaydediyoruz.
	  	   * predict işlemini yapıyoruz yani aslında.
	  	   */
	  	  nbatch = ai_my_model_run(my_model, &ai_input[0], &ai_output[0]);
 8000b26:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000b2a:	3b14      	subs	r3, #20
 8000b2c:	6818      	ldr	r0, [r3, #0]
 8000b2e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000b32:	3a04      	subs	r2, #4
 8000b34:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000b38:	3b0c      	subs	r3, #12
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	f001 f891 	bl	8001c62 <ai_my_model_run>
 8000b40:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8000b44:	f103 0308 	add.w	r3, r3, #8
 8000b48:	6018      	str	r0, [r3, #0]
	  	  if (nbatch != 1){
 8000b4a:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8000b4e:	f103 0308 	add.w	r3, r3, #8
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	2b01      	cmp	r3, #1
 8000b56:	d012      	beq.n	8000b7e <main+0x29e>
	  		  buf_len = sprintf(buf, "Error: could not run inference\r\n");
 8000b58:	f507 538b 	add.w	r3, r7, #4448	; 0x1160
 8000b5c:	f103 0314 	add.w	r3, r3, #20
 8000b60:	4a29      	ldr	r2, [pc, #164]	; (8000c08 <main+0x328>)
 8000b62:	461c      	mov	r4, r3
 8000b64:	4615      	mov	r5, r2
 8000b66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b6e:	682b      	ldr	r3, [r5, #0]
 8000b70:	7023      	strb	r3, [r4, #0]
 8000b72:	2320      	movs	r3, #32
 8000b74:	f507 528d 	add.w	r2, r7, #4512	; 0x11a0
 8000b78:	f102 020c 	add.w	r2, r2, #12
 8000b7c:	6013      	str	r3, [r2, #0]
	  	   * bunun sebebi softmax için 10 nöronlu bir
	  	   * çıkış layeri kullanmamızdır. 0 ile 9 arasındaki
	  	   * hangi index 1'e en yakın ise sınıflandırmanın
	  	   * sonucu ilgili indextir.
	  	   */
		for (uint32_t i = 0 ; i<40 ; i++){
 8000b7e:	2300      	movs	r3, #0
 8000b80:	f507 528d 	add.w	r2, r7, #4512	; 0x11a0
 8000b84:	f102 0210 	add.w	r2, r2, #16
 8000b88:	6013      	str	r3, [r2, #0]
 8000b8a:	e022      	b.n	8000bd2 <main+0x2f2>
			y_val_array[i] = ((float*) out_data)[i];
 8000b8c:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8000b90:	f103 0310 	add.w	r3, r3, #16
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	009a      	lsls	r2, r3, #2
 8000b98:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000b9c:	3b10      	subs	r3, #16
 8000b9e:	4413      	add	r3, r2
 8000ba0:	681a      	ldr	r2, [r3, #0]
 8000ba2:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8000ba6:	f103 0310 	add.w	r3, r3, #16
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	009b      	lsls	r3, r3, #2
 8000bae:	f507 518d 	add.w	r1, r7, #4512	; 0x11a0
 8000bb2:	f101 0118 	add.w	r1, r1, #24
 8000bb6:	440b      	add	r3, r1
 8000bb8:	3be8      	subs	r3, #232	; 0xe8
 8000bba:	601a      	str	r2, [r3, #0]
		for (uint32_t i = 0 ; i<40 ; i++){
 8000bbc:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8000bc0:	f103 0310 	add.w	r3, r3, #16
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	3301      	adds	r3, #1
 8000bc8:	f507 528d 	add.w	r2, r7, #4512	; 0x11a0
 8000bcc:	f102 0210 	add.w	r2, r2, #16
 8000bd0:	6013      	str	r3, [r2, #0]
 8000bd2:	f507 538d 	add.w	r3, r7, #4512	; 0x11a0
 8000bd6:	f103 0310 	add.w	r3, r3, #16
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	2b27      	cmp	r3, #39	; 0x27
 8000bde:	d9d5      	bls.n	8000b8c <main+0x2ac>
	  	  for (uint32_t i = 0 ; i<AI_MY_MODEL_IN_1_SIZE ; i++){
 8000be0:	e773      	b.n	8000aca <main+0x1ea>
 8000be2:	bf00      	nop
 8000be4:	08003368 	.word	0x08003368
 8000be8:	08003380 	.word	0x08003380
 8000bec:	40040440 	.word	0x40040440
 8000bf0:	00073828 	.word	0x00073828
 8000bf4:	00040440 	.word	0x00040440
 8000bf8:	080032dc 	.word	0x080032dc
 8000bfc:	080032f8 	.word	0x080032f8
 8000c00:	08003320 	.word	0x08003320
 8000c04:	20000000 	.word	0x20000000
 8000c08:	08003344 	.word	0x08003344

08000c0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b094      	sub	sp, #80	; 0x50
 8000c10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c12:	f107 0320 	add.w	r3, r7, #32
 8000c16:	2230      	movs	r2, #48	; 0x30
 8000c18:	2100      	movs	r1, #0
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f002 f9ef 	bl	8002ffe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c20:	f107 030c 	add.w	r3, r7, #12
 8000c24:	2200      	movs	r2, #0
 8000c26:	601a      	str	r2, [r3, #0]
 8000c28:	605a      	str	r2, [r3, #4]
 8000c2a:	609a      	str	r2, [r3, #8]
 8000c2c:	60da      	str	r2, [r3, #12]
 8000c2e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c30:	2300      	movs	r3, #0
 8000c32:	60bb      	str	r3, [r7, #8]
 8000c34:	4b28      	ldr	r3, [pc, #160]	; (8000cd8 <SystemClock_Config+0xcc>)
 8000c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c38:	4a27      	ldr	r2, [pc, #156]	; (8000cd8 <SystemClock_Config+0xcc>)
 8000c3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c3e:	6413      	str	r3, [r2, #64]	; 0x40
 8000c40:	4b25      	ldr	r3, [pc, #148]	; (8000cd8 <SystemClock_Config+0xcc>)
 8000c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c48:	60bb      	str	r3, [r7, #8]
 8000c4a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	607b      	str	r3, [r7, #4]
 8000c50:	4b22      	ldr	r3, [pc, #136]	; (8000cdc <SystemClock_Config+0xd0>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a21      	ldr	r2, [pc, #132]	; (8000cdc <SystemClock_Config+0xd0>)
 8000c56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c5a:	6013      	str	r3, [r2, #0]
 8000c5c:	4b1f      	ldr	r3, [pc, #124]	; (8000cdc <SystemClock_Config+0xd0>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c64:	607b      	str	r3, [r7, #4]
 8000c66:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c68:	2301      	movs	r3, #1
 8000c6a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000c6c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000c70:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c72:	2302      	movs	r3, #2
 8000c74:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c76:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000c7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000c7c:	2308      	movs	r3, #8
 8000c7e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000c80:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000c84:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c86:	2302      	movs	r3, #2
 8000c88:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000c8a:	2307      	movs	r3, #7
 8000c8c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c8e:	f107 0320 	add.w	r3, r7, #32
 8000c92:	4618      	mov	r0, r3
 8000c94:	f000 fa8c 	bl	80011b0 <HAL_RCC_OscConfig>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000c9e:	f000 f85b 	bl	8000d58 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ca2:	230f      	movs	r3, #15
 8000ca4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000caa:	2300      	movs	r3, #0
 8000cac:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000cae:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000cb2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000cb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cb8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000cba:	f107 030c 	add.w	r3, r7, #12
 8000cbe:	2105      	movs	r1, #5
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f000 fce5 	bl	8001690 <HAL_RCC_ClockConfig>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000ccc:	f000 f844 	bl	8000d58 <Error_Handler>
  }
}
 8000cd0:	bf00      	nop
 8000cd2:	3750      	adds	r7, #80	; 0x50
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	40023800 	.word	0x40023800
 8000cdc:	40007000 	.word	0x40007000

08000ce0 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000ce4:	4b06      	ldr	r3, [pc, #24]	; (8000d00 <MX_CRC_Init+0x20>)
 8000ce6:	4a07      	ldr	r2, [pc, #28]	; (8000d04 <MX_CRC_Init+0x24>)
 8000ce8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000cea:	4805      	ldr	r0, [pc, #20]	; (8000d00 <MX_CRC_Init+0x20>)
 8000cec:	f000 fa43 	bl	8001176 <HAL_CRC_Init>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000cf6:	f000 f82f 	bl	8000d58 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	20001408 	.word	0x20001408
 8000d04:	40023000 	.word	0x40023000

08000d08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d0e:	2300      	movs	r3, #0
 8000d10:	607b      	str	r3, [r7, #4]
 8000d12:	4b10      	ldr	r3, [pc, #64]	; (8000d54 <MX_GPIO_Init+0x4c>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d16:	4a0f      	ldr	r2, [pc, #60]	; (8000d54 <MX_GPIO_Init+0x4c>)
 8000d18:	f043 0304 	orr.w	r3, r3, #4
 8000d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d1e:	4b0d      	ldr	r3, [pc, #52]	; (8000d54 <MX_GPIO_Init+0x4c>)
 8000d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d22:	f003 0304 	and.w	r3, r3, #4
 8000d26:	607b      	str	r3, [r7, #4]
 8000d28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	603b      	str	r3, [r7, #0]
 8000d2e:	4b09      	ldr	r3, [pc, #36]	; (8000d54 <MX_GPIO_Init+0x4c>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d32:	4a08      	ldr	r2, [pc, #32]	; (8000d54 <MX_GPIO_Init+0x4c>)
 8000d34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d38:	6313      	str	r3, [r2, #48]	; 0x30
 8000d3a:	4b06      	ldr	r3, [pc, #24]	; (8000d54 <MX_GPIO_Init+0x4c>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d42:	603b      	str	r3, [r7, #0]
 8000d44:	683b      	ldr	r3, [r7, #0]

}
 8000d46:	bf00      	nop
 8000d48:	370c      	adds	r7, #12
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	40023800 	.word	0x40023800

08000d58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d5c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d5e:	e7fe      	b.n	8000d5e <Error_Handler+0x6>

08000d60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d66:	2300      	movs	r3, #0
 8000d68:	607b      	str	r3, [r7, #4]
 8000d6a:	4b10      	ldr	r3, [pc, #64]	; (8000dac <HAL_MspInit+0x4c>)
 8000d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d6e:	4a0f      	ldr	r2, [pc, #60]	; (8000dac <HAL_MspInit+0x4c>)
 8000d70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d74:	6453      	str	r3, [r2, #68]	; 0x44
 8000d76:	4b0d      	ldr	r3, [pc, #52]	; (8000dac <HAL_MspInit+0x4c>)
 8000d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d7e:	607b      	str	r3, [r7, #4]
 8000d80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d82:	2300      	movs	r3, #0
 8000d84:	603b      	str	r3, [r7, #0]
 8000d86:	4b09      	ldr	r3, [pc, #36]	; (8000dac <HAL_MspInit+0x4c>)
 8000d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d8a:	4a08      	ldr	r2, [pc, #32]	; (8000dac <HAL_MspInit+0x4c>)
 8000d8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d90:	6413      	str	r3, [r2, #64]	; 0x40
 8000d92:	4b06      	ldr	r3, [pc, #24]	; (8000dac <HAL_MspInit+0x4c>)
 8000d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d9a:	603b      	str	r3, [r7, #0]
 8000d9c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d9e:	2007      	movs	r0, #7
 8000da0:	f000 f9b6 	bl	8001110 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	40023800 	.word	0x40023800

08000db0 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b085      	sub	sp, #20
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a0b      	ldr	r2, [pc, #44]	; (8000dec <HAL_CRC_MspInit+0x3c>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d10d      	bne.n	8000dde <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	60fb      	str	r3, [r7, #12]
 8000dc6:	4b0a      	ldr	r3, [pc, #40]	; (8000df0 <HAL_CRC_MspInit+0x40>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dca:	4a09      	ldr	r2, [pc, #36]	; (8000df0 <HAL_CRC_MspInit+0x40>)
 8000dcc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000dd0:	6313      	str	r3, [r2, #48]	; 0x30
 8000dd2:	4b07      	ldr	r3, [pc, #28]	; (8000df0 <HAL_CRC_MspInit+0x40>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000dda:	60fb      	str	r3, [r7, #12]
 8000ddc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000dde:	bf00      	nop
 8000de0:	3714      	adds	r7, #20
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	40023000 	.word	0x40023000
 8000df0:	40023800 	.word	0x40023800

08000df4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000df8:	e7fe      	b.n	8000df8 <NMI_Handler+0x4>

08000dfa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dfa:	b480      	push	{r7}
 8000dfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dfe:	e7fe      	b.n	8000dfe <HardFault_Handler+0x4>

08000e00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e04:	e7fe      	b.n	8000e04 <MemManage_Handler+0x4>

08000e06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e06:	b480      	push	{r7}
 8000e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e0a:	e7fe      	b.n	8000e0a <BusFault_Handler+0x4>

08000e0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e10:	e7fe      	b.n	8000e10 <UsageFault_Handler+0x4>

08000e12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e12:	b480      	push	{r7}
 8000e14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e16:	bf00      	nop
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr

08000e20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e24:	bf00      	nop
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr

08000e2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e2e:	b480      	push	{r7}
 8000e30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e32:	bf00      	nop
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr

08000e3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e40:	f000 f894 	bl	8000f6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e44:	bf00      	nop
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e4c:	4b08      	ldr	r3, [pc, #32]	; (8000e70 <SystemInit+0x28>)
 8000e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e52:	4a07      	ldr	r2, [pc, #28]	; (8000e70 <SystemInit+0x28>)
 8000e54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e5c:	4b04      	ldr	r3, [pc, #16]	; (8000e70 <SystemInit+0x28>)
 8000e5e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e62:	609a      	str	r2, [r3, #8]
#endif
}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	e000ed00 	.word	0xe000ed00

08000e74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000eac <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000e78:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000e7a:	e003      	b.n	8000e84 <LoopCopyDataInit>

08000e7c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000e7c:	4b0c      	ldr	r3, [pc, #48]	; (8000eb0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000e7e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000e80:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000e82:	3104      	adds	r1, #4

08000e84 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000e84:	480b      	ldr	r0, [pc, #44]	; (8000eb4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000e86:	4b0c      	ldr	r3, [pc, #48]	; (8000eb8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000e88:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000e8a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000e8c:	d3f6      	bcc.n	8000e7c <CopyDataInit>
  ldr  r2, =_sbss
 8000e8e:	4a0b      	ldr	r2, [pc, #44]	; (8000ebc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000e90:	e002      	b.n	8000e98 <LoopFillZerobss>

08000e92 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000e92:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000e94:	f842 3b04 	str.w	r3, [r2], #4

08000e98 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000e98:	4b09      	ldr	r3, [pc, #36]	; (8000ec0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000e9a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000e9c:	d3f9      	bcc.n	8000e92 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000e9e:	f7ff ffd3 	bl	8000e48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ea2:	f002 f87d 	bl	8002fa0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ea6:	f7ff fd1b 	bl	80008e0 <main>
  bx  lr    
 8000eaa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000eac:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000eb0:	08076c34 	.word	0x08076c34
  ldr  r0, =_sdata
 8000eb4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000eb8:	20001368 	.word	0x20001368
  ldr  r2, =_sbss
 8000ebc:	20001368 	.word	0x20001368
  ldr  r3, = _ebss
 8000ec0:	20001414 	.word	0x20001414

08000ec4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ec4:	e7fe      	b.n	8000ec4 <ADC_IRQHandler>
	...

08000ec8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ecc:	4b0e      	ldr	r3, [pc, #56]	; (8000f08 <HAL_Init+0x40>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a0d      	ldr	r2, [pc, #52]	; (8000f08 <HAL_Init+0x40>)
 8000ed2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ed6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ed8:	4b0b      	ldr	r3, [pc, #44]	; (8000f08 <HAL_Init+0x40>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a0a      	ldr	r2, [pc, #40]	; (8000f08 <HAL_Init+0x40>)
 8000ede:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ee2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ee4:	4b08      	ldr	r3, [pc, #32]	; (8000f08 <HAL_Init+0x40>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a07      	ldr	r2, [pc, #28]	; (8000f08 <HAL_Init+0x40>)
 8000eea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000eee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ef0:	2003      	movs	r0, #3
 8000ef2:	f000 f90d 	bl	8001110 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ef6:	2000      	movs	r0, #0
 8000ef8:	f000 f808 	bl	8000f0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000efc:	f7ff ff30 	bl	8000d60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f00:	2300      	movs	r3, #0
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	40023c00 	.word	0x40023c00

08000f0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f14:	4b12      	ldr	r3, [pc, #72]	; (8000f60 <HAL_InitTick+0x54>)
 8000f16:	681a      	ldr	r2, [r3, #0]
 8000f18:	4b12      	ldr	r3, [pc, #72]	; (8000f64 <HAL_InitTick+0x58>)
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f22:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f000 f917 	bl	800115e <HAL_SYSTICK_Config>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d001      	beq.n	8000f3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f36:	2301      	movs	r3, #1
 8000f38:	e00e      	b.n	8000f58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	2b0f      	cmp	r3, #15
 8000f3e:	d80a      	bhi.n	8000f56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f40:	2200      	movs	r2, #0
 8000f42:	6879      	ldr	r1, [r7, #4]
 8000f44:	f04f 30ff 	mov.w	r0, #4294967295
 8000f48:	f000 f8ed 	bl	8001126 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f4c:	4a06      	ldr	r2, [pc, #24]	; (8000f68 <HAL_InitTick+0x5c>)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f52:	2300      	movs	r3, #0
 8000f54:	e000      	b.n	8000f58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3708      	adds	r7, #8
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	20000c40 	.word	0x20000c40
 8000f64:	20000c48 	.word	0x20000c48
 8000f68:	20000c44 	.word	0x20000c44

08000f6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f70:	4b06      	ldr	r3, [pc, #24]	; (8000f8c <HAL_IncTick+0x20>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	461a      	mov	r2, r3
 8000f76:	4b06      	ldr	r3, [pc, #24]	; (8000f90 <HAL_IncTick+0x24>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	4a04      	ldr	r2, [pc, #16]	; (8000f90 <HAL_IncTick+0x24>)
 8000f7e:	6013      	str	r3, [r2, #0]
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	20000c48 	.word	0x20000c48
 8000f90:	20001410 	.word	0x20001410

08000f94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  return uwTick;
 8000f98:	4b03      	ldr	r3, [pc, #12]	; (8000fa8 <HAL_GetTick+0x14>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	20001410 	.word	0x20001410

08000fac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b085      	sub	sp, #20
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	f003 0307 	and.w	r3, r3, #7
 8000fba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fbc:	4b0c      	ldr	r3, [pc, #48]	; (8000ff0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fbe:	68db      	ldr	r3, [r3, #12]
 8000fc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fc2:	68ba      	ldr	r2, [r7, #8]
 8000fc4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fc8:	4013      	ands	r3, r2
 8000fca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fd4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fde:	4a04      	ldr	r2, [pc, #16]	; (8000ff0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	60d3      	str	r3, [r2, #12]
}
 8000fe4:	bf00      	nop
 8000fe6:	3714      	adds	r7, #20
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	e000ed00 	.word	0xe000ed00

08000ff4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ff8:	4b04      	ldr	r3, [pc, #16]	; (800100c <__NVIC_GetPriorityGrouping+0x18>)
 8000ffa:	68db      	ldr	r3, [r3, #12]
 8000ffc:	0a1b      	lsrs	r3, r3, #8
 8000ffe:	f003 0307 	and.w	r3, r3, #7
}
 8001002:	4618      	mov	r0, r3
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr
 800100c:	e000ed00 	.word	0xe000ed00

08001010 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001010:	b480      	push	{r7}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
 8001016:	4603      	mov	r3, r0
 8001018:	6039      	str	r1, [r7, #0]
 800101a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800101c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001020:	2b00      	cmp	r3, #0
 8001022:	db0a      	blt.n	800103a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	b2da      	uxtb	r2, r3
 8001028:	490c      	ldr	r1, [pc, #48]	; (800105c <__NVIC_SetPriority+0x4c>)
 800102a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800102e:	0112      	lsls	r2, r2, #4
 8001030:	b2d2      	uxtb	r2, r2
 8001032:	440b      	add	r3, r1
 8001034:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001038:	e00a      	b.n	8001050 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	b2da      	uxtb	r2, r3
 800103e:	4908      	ldr	r1, [pc, #32]	; (8001060 <__NVIC_SetPriority+0x50>)
 8001040:	79fb      	ldrb	r3, [r7, #7]
 8001042:	f003 030f 	and.w	r3, r3, #15
 8001046:	3b04      	subs	r3, #4
 8001048:	0112      	lsls	r2, r2, #4
 800104a:	b2d2      	uxtb	r2, r2
 800104c:	440b      	add	r3, r1
 800104e:	761a      	strb	r2, [r3, #24]
}
 8001050:	bf00      	nop
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr
 800105c:	e000e100 	.word	0xe000e100
 8001060:	e000ed00 	.word	0xe000ed00

08001064 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001064:	b480      	push	{r7}
 8001066:	b089      	sub	sp, #36	; 0x24
 8001068:	af00      	add	r7, sp, #0
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	f003 0307 	and.w	r3, r3, #7
 8001076:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001078:	69fb      	ldr	r3, [r7, #28]
 800107a:	f1c3 0307 	rsb	r3, r3, #7
 800107e:	2b04      	cmp	r3, #4
 8001080:	bf28      	it	cs
 8001082:	2304      	movcs	r3, #4
 8001084:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	3304      	adds	r3, #4
 800108a:	2b06      	cmp	r3, #6
 800108c:	d902      	bls.n	8001094 <NVIC_EncodePriority+0x30>
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	3b03      	subs	r3, #3
 8001092:	e000      	b.n	8001096 <NVIC_EncodePriority+0x32>
 8001094:	2300      	movs	r3, #0
 8001096:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001098:	f04f 32ff 	mov.w	r2, #4294967295
 800109c:	69bb      	ldr	r3, [r7, #24]
 800109e:	fa02 f303 	lsl.w	r3, r2, r3
 80010a2:	43da      	mvns	r2, r3
 80010a4:	68bb      	ldr	r3, [r7, #8]
 80010a6:	401a      	ands	r2, r3
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010ac:	f04f 31ff 	mov.w	r1, #4294967295
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	fa01 f303 	lsl.w	r3, r1, r3
 80010b6:	43d9      	mvns	r1, r3
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010bc:	4313      	orrs	r3, r2
         );
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3724      	adds	r7, #36	; 0x24
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
	...

080010cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	3b01      	subs	r3, #1
 80010d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010dc:	d301      	bcc.n	80010e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010de:	2301      	movs	r3, #1
 80010e0:	e00f      	b.n	8001102 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010e2:	4a0a      	ldr	r2, [pc, #40]	; (800110c <SysTick_Config+0x40>)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	3b01      	subs	r3, #1
 80010e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010ea:	210f      	movs	r1, #15
 80010ec:	f04f 30ff 	mov.w	r0, #4294967295
 80010f0:	f7ff ff8e 	bl	8001010 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010f4:	4b05      	ldr	r3, [pc, #20]	; (800110c <SysTick_Config+0x40>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010fa:	4b04      	ldr	r3, [pc, #16]	; (800110c <SysTick_Config+0x40>)
 80010fc:	2207      	movs	r2, #7
 80010fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001100:	2300      	movs	r3, #0
}
 8001102:	4618      	mov	r0, r3
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	e000e010 	.word	0xe000e010

08001110 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f7ff ff47 	bl	8000fac <__NVIC_SetPriorityGrouping>
}
 800111e:	bf00      	nop
 8001120:	3708      	adds	r7, #8
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001126:	b580      	push	{r7, lr}
 8001128:	b086      	sub	sp, #24
 800112a:	af00      	add	r7, sp, #0
 800112c:	4603      	mov	r3, r0
 800112e:	60b9      	str	r1, [r7, #8]
 8001130:	607a      	str	r2, [r7, #4]
 8001132:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001134:	2300      	movs	r3, #0
 8001136:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001138:	f7ff ff5c 	bl	8000ff4 <__NVIC_GetPriorityGrouping>
 800113c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800113e:	687a      	ldr	r2, [r7, #4]
 8001140:	68b9      	ldr	r1, [r7, #8]
 8001142:	6978      	ldr	r0, [r7, #20]
 8001144:	f7ff ff8e 	bl	8001064 <NVIC_EncodePriority>
 8001148:	4602      	mov	r2, r0
 800114a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800114e:	4611      	mov	r1, r2
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff ff5d 	bl	8001010 <__NVIC_SetPriority>
}
 8001156:	bf00      	nop
 8001158:	3718      	adds	r7, #24
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}

0800115e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800115e:	b580      	push	{r7, lr}
 8001160:	b082      	sub	sp, #8
 8001162:	af00      	add	r7, sp, #0
 8001164:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f7ff ffb0 	bl	80010cc <SysTick_Config>
 800116c:	4603      	mov	r3, r0
}
 800116e:	4618      	mov	r0, r3
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}

08001176 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001176:	b580      	push	{r7, lr}
 8001178:	b082      	sub	sp, #8
 800117a:	af00      	add	r7, sp, #0
 800117c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d101      	bne.n	8001188 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001184:	2301      	movs	r3, #1
 8001186:	e00e      	b.n	80011a6 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	795b      	ldrb	r3, [r3, #5]
 800118c:	b2db      	uxtb	r3, r3
 800118e:	2b00      	cmp	r3, #0
 8001190:	d105      	bne.n	800119e <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2200      	movs	r2, #0
 8001196:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001198:	6878      	ldr	r0, [r7, #4]
 800119a:	f7ff fe09 	bl	8000db0 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2201      	movs	r2, #1
 80011a2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80011a4:	2300      	movs	r3, #0
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
	...

080011b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d101      	bne.n	80011c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011be:	2301      	movs	r3, #1
 80011c0:	e25b      	b.n	800167a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f003 0301 	and.w	r3, r3, #1
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d075      	beq.n	80012ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80011ce:	4ba3      	ldr	r3, [pc, #652]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	f003 030c 	and.w	r3, r3, #12
 80011d6:	2b04      	cmp	r3, #4
 80011d8:	d00c      	beq.n	80011f4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011da:	4ba0      	ldr	r3, [pc, #640]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80011e2:	2b08      	cmp	r3, #8
 80011e4:	d112      	bne.n	800120c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011e6:	4b9d      	ldr	r3, [pc, #628]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80011f2:	d10b      	bne.n	800120c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011f4:	4b99      	ldr	r3, [pc, #612]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d05b      	beq.n	80012b8 <HAL_RCC_OscConfig+0x108>
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d157      	bne.n	80012b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001208:	2301      	movs	r3, #1
 800120a:	e236      	b.n	800167a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001214:	d106      	bne.n	8001224 <HAL_RCC_OscConfig+0x74>
 8001216:	4b91      	ldr	r3, [pc, #580]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4a90      	ldr	r2, [pc, #576]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 800121c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001220:	6013      	str	r3, [r2, #0]
 8001222:	e01d      	b.n	8001260 <HAL_RCC_OscConfig+0xb0>
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800122c:	d10c      	bne.n	8001248 <HAL_RCC_OscConfig+0x98>
 800122e:	4b8b      	ldr	r3, [pc, #556]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4a8a      	ldr	r2, [pc, #552]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 8001234:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001238:	6013      	str	r3, [r2, #0]
 800123a:	4b88      	ldr	r3, [pc, #544]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a87      	ldr	r2, [pc, #540]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 8001240:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001244:	6013      	str	r3, [r2, #0]
 8001246:	e00b      	b.n	8001260 <HAL_RCC_OscConfig+0xb0>
 8001248:	4b84      	ldr	r3, [pc, #528]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a83      	ldr	r2, [pc, #524]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 800124e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001252:	6013      	str	r3, [r2, #0]
 8001254:	4b81      	ldr	r3, [pc, #516]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a80      	ldr	r2, [pc, #512]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 800125a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800125e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d013      	beq.n	8001290 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001268:	f7ff fe94 	bl	8000f94 <HAL_GetTick>
 800126c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800126e:	e008      	b.n	8001282 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001270:	f7ff fe90 	bl	8000f94 <HAL_GetTick>
 8001274:	4602      	mov	r2, r0
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	2b64      	cmp	r3, #100	; 0x64
 800127c:	d901      	bls.n	8001282 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800127e:	2303      	movs	r3, #3
 8001280:	e1fb      	b.n	800167a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001282:	4b76      	ldr	r3, [pc, #472]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800128a:	2b00      	cmp	r3, #0
 800128c:	d0f0      	beq.n	8001270 <HAL_RCC_OscConfig+0xc0>
 800128e:	e014      	b.n	80012ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001290:	f7ff fe80 	bl	8000f94 <HAL_GetTick>
 8001294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001296:	e008      	b.n	80012aa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001298:	f7ff fe7c 	bl	8000f94 <HAL_GetTick>
 800129c:	4602      	mov	r2, r0
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	1ad3      	subs	r3, r2, r3
 80012a2:	2b64      	cmp	r3, #100	; 0x64
 80012a4:	d901      	bls.n	80012aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80012a6:	2303      	movs	r3, #3
 80012a8:	e1e7      	b.n	800167a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012aa:	4b6c      	ldr	r3, [pc, #432]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d1f0      	bne.n	8001298 <HAL_RCC_OscConfig+0xe8>
 80012b6:	e000      	b.n	80012ba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f003 0302 	and.w	r3, r3, #2
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d063      	beq.n	800138e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80012c6:	4b65      	ldr	r3, [pc, #404]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 80012c8:	689b      	ldr	r3, [r3, #8]
 80012ca:	f003 030c 	and.w	r3, r3, #12
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d00b      	beq.n	80012ea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012d2:	4b62      	ldr	r3, [pc, #392]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80012da:	2b08      	cmp	r3, #8
 80012dc:	d11c      	bne.n	8001318 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012de:	4b5f      	ldr	r3, [pc, #380]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d116      	bne.n	8001318 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012ea:	4b5c      	ldr	r3, [pc, #368]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f003 0302 	and.w	r3, r3, #2
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d005      	beq.n	8001302 <HAL_RCC_OscConfig+0x152>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	68db      	ldr	r3, [r3, #12]
 80012fa:	2b01      	cmp	r3, #1
 80012fc:	d001      	beq.n	8001302 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e1bb      	b.n	800167a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001302:	4b56      	ldr	r3, [pc, #344]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	691b      	ldr	r3, [r3, #16]
 800130e:	00db      	lsls	r3, r3, #3
 8001310:	4952      	ldr	r1, [pc, #328]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 8001312:	4313      	orrs	r3, r2
 8001314:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001316:	e03a      	b.n	800138e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d020      	beq.n	8001362 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001320:	4b4f      	ldr	r3, [pc, #316]	; (8001460 <HAL_RCC_OscConfig+0x2b0>)
 8001322:	2201      	movs	r2, #1
 8001324:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001326:	f7ff fe35 	bl	8000f94 <HAL_GetTick>
 800132a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800132c:	e008      	b.n	8001340 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800132e:	f7ff fe31 	bl	8000f94 <HAL_GetTick>
 8001332:	4602      	mov	r2, r0
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	1ad3      	subs	r3, r2, r3
 8001338:	2b02      	cmp	r3, #2
 800133a:	d901      	bls.n	8001340 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800133c:	2303      	movs	r3, #3
 800133e:	e19c      	b.n	800167a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001340:	4b46      	ldr	r3, [pc, #280]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f003 0302 	and.w	r3, r3, #2
 8001348:	2b00      	cmp	r3, #0
 800134a:	d0f0      	beq.n	800132e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800134c:	4b43      	ldr	r3, [pc, #268]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	691b      	ldr	r3, [r3, #16]
 8001358:	00db      	lsls	r3, r3, #3
 800135a:	4940      	ldr	r1, [pc, #256]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 800135c:	4313      	orrs	r3, r2
 800135e:	600b      	str	r3, [r1, #0]
 8001360:	e015      	b.n	800138e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001362:	4b3f      	ldr	r3, [pc, #252]	; (8001460 <HAL_RCC_OscConfig+0x2b0>)
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001368:	f7ff fe14 	bl	8000f94 <HAL_GetTick>
 800136c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800136e:	e008      	b.n	8001382 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001370:	f7ff fe10 	bl	8000f94 <HAL_GetTick>
 8001374:	4602      	mov	r2, r0
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	2b02      	cmp	r3, #2
 800137c:	d901      	bls.n	8001382 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800137e:	2303      	movs	r3, #3
 8001380:	e17b      	b.n	800167a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001382:	4b36      	ldr	r3, [pc, #216]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f003 0302 	and.w	r3, r3, #2
 800138a:	2b00      	cmp	r3, #0
 800138c:	d1f0      	bne.n	8001370 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 0308 	and.w	r3, r3, #8
 8001396:	2b00      	cmp	r3, #0
 8001398:	d030      	beq.n	80013fc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	695b      	ldr	r3, [r3, #20]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d016      	beq.n	80013d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013a2:	4b30      	ldr	r3, [pc, #192]	; (8001464 <HAL_RCC_OscConfig+0x2b4>)
 80013a4:	2201      	movs	r2, #1
 80013a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013a8:	f7ff fdf4 	bl	8000f94 <HAL_GetTick>
 80013ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013ae:	e008      	b.n	80013c2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013b0:	f7ff fdf0 	bl	8000f94 <HAL_GetTick>
 80013b4:	4602      	mov	r2, r0
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d901      	bls.n	80013c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80013be:	2303      	movs	r3, #3
 80013c0:	e15b      	b.n	800167a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013c2:	4b26      	ldr	r3, [pc, #152]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 80013c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013c6:	f003 0302 	and.w	r3, r3, #2
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d0f0      	beq.n	80013b0 <HAL_RCC_OscConfig+0x200>
 80013ce:	e015      	b.n	80013fc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013d0:	4b24      	ldr	r3, [pc, #144]	; (8001464 <HAL_RCC_OscConfig+0x2b4>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013d6:	f7ff fddd 	bl	8000f94 <HAL_GetTick>
 80013da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013dc:	e008      	b.n	80013f0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013de:	f7ff fdd9 	bl	8000f94 <HAL_GetTick>
 80013e2:	4602      	mov	r2, r0
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	1ad3      	subs	r3, r2, r3
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d901      	bls.n	80013f0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80013ec:	2303      	movs	r3, #3
 80013ee:	e144      	b.n	800167a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013f0:	4b1a      	ldr	r3, [pc, #104]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 80013f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013f4:	f003 0302 	and.w	r3, r3, #2
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d1f0      	bne.n	80013de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f003 0304 	and.w	r3, r3, #4
 8001404:	2b00      	cmp	r3, #0
 8001406:	f000 80a0 	beq.w	800154a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800140a:	2300      	movs	r3, #0
 800140c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800140e:	4b13      	ldr	r3, [pc, #76]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 8001410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001412:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001416:	2b00      	cmp	r3, #0
 8001418:	d10f      	bne.n	800143a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	60bb      	str	r3, [r7, #8]
 800141e:	4b0f      	ldr	r3, [pc, #60]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 8001420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001422:	4a0e      	ldr	r2, [pc, #56]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 8001424:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001428:	6413      	str	r3, [r2, #64]	; 0x40
 800142a:	4b0c      	ldr	r3, [pc, #48]	; (800145c <HAL_RCC_OscConfig+0x2ac>)
 800142c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800142e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001432:	60bb      	str	r3, [r7, #8]
 8001434:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001436:	2301      	movs	r3, #1
 8001438:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800143a:	4b0b      	ldr	r3, [pc, #44]	; (8001468 <HAL_RCC_OscConfig+0x2b8>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001442:	2b00      	cmp	r3, #0
 8001444:	d121      	bne.n	800148a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001446:	4b08      	ldr	r3, [pc, #32]	; (8001468 <HAL_RCC_OscConfig+0x2b8>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a07      	ldr	r2, [pc, #28]	; (8001468 <HAL_RCC_OscConfig+0x2b8>)
 800144c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001450:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001452:	f7ff fd9f 	bl	8000f94 <HAL_GetTick>
 8001456:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001458:	e011      	b.n	800147e <HAL_RCC_OscConfig+0x2ce>
 800145a:	bf00      	nop
 800145c:	40023800 	.word	0x40023800
 8001460:	42470000 	.word	0x42470000
 8001464:	42470e80 	.word	0x42470e80
 8001468:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800146c:	f7ff fd92 	bl	8000f94 <HAL_GetTick>
 8001470:	4602      	mov	r2, r0
 8001472:	693b      	ldr	r3, [r7, #16]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	2b02      	cmp	r3, #2
 8001478:	d901      	bls.n	800147e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800147a:	2303      	movs	r3, #3
 800147c:	e0fd      	b.n	800167a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800147e:	4b81      	ldr	r3, [pc, #516]	; (8001684 <HAL_RCC_OscConfig+0x4d4>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001486:	2b00      	cmp	r3, #0
 8001488:	d0f0      	beq.n	800146c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	2b01      	cmp	r3, #1
 8001490:	d106      	bne.n	80014a0 <HAL_RCC_OscConfig+0x2f0>
 8001492:	4b7d      	ldr	r3, [pc, #500]	; (8001688 <HAL_RCC_OscConfig+0x4d8>)
 8001494:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001496:	4a7c      	ldr	r2, [pc, #496]	; (8001688 <HAL_RCC_OscConfig+0x4d8>)
 8001498:	f043 0301 	orr.w	r3, r3, #1
 800149c:	6713      	str	r3, [r2, #112]	; 0x70
 800149e:	e01c      	b.n	80014da <HAL_RCC_OscConfig+0x32a>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	2b05      	cmp	r3, #5
 80014a6:	d10c      	bne.n	80014c2 <HAL_RCC_OscConfig+0x312>
 80014a8:	4b77      	ldr	r3, [pc, #476]	; (8001688 <HAL_RCC_OscConfig+0x4d8>)
 80014aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014ac:	4a76      	ldr	r2, [pc, #472]	; (8001688 <HAL_RCC_OscConfig+0x4d8>)
 80014ae:	f043 0304 	orr.w	r3, r3, #4
 80014b2:	6713      	str	r3, [r2, #112]	; 0x70
 80014b4:	4b74      	ldr	r3, [pc, #464]	; (8001688 <HAL_RCC_OscConfig+0x4d8>)
 80014b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014b8:	4a73      	ldr	r2, [pc, #460]	; (8001688 <HAL_RCC_OscConfig+0x4d8>)
 80014ba:	f043 0301 	orr.w	r3, r3, #1
 80014be:	6713      	str	r3, [r2, #112]	; 0x70
 80014c0:	e00b      	b.n	80014da <HAL_RCC_OscConfig+0x32a>
 80014c2:	4b71      	ldr	r3, [pc, #452]	; (8001688 <HAL_RCC_OscConfig+0x4d8>)
 80014c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014c6:	4a70      	ldr	r2, [pc, #448]	; (8001688 <HAL_RCC_OscConfig+0x4d8>)
 80014c8:	f023 0301 	bic.w	r3, r3, #1
 80014cc:	6713      	str	r3, [r2, #112]	; 0x70
 80014ce:	4b6e      	ldr	r3, [pc, #440]	; (8001688 <HAL_RCC_OscConfig+0x4d8>)
 80014d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014d2:	4a6d      	ldr	r2, [pc, #436]	; (8001688 <HAL_RCC_OscConfig+0x4d8>)
 80014d4:	f023 0304 	bic.w	r3, r3, #4
 80014d8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	689b      	ldr	r3, [r3, #8]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d015      	beq.n	800150e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014e2:	f7ff fd57 	bl	8000f94 <HAL_GetTick>
 80014e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014e8:	e00a      	b.n	8001500 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014ea:	f7ff fd53 	bl	8000f94 <HAL_GetTick>
 80014ee:	4602      	mov	r2, r0
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d901      	bls.n	8001500 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80014fc:	2303      	movs	r3, #3
 80014fe:	e0bc      	b.n	800167a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001500:	4b61      	ldr	r3, [pc, #388]	; (8001688 <HAL_RCC_OscConfig+0x4d8>)
 8001502:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001504:	f003 0302 	and.w	r3, r3, #2
 8001508:	2b00      	cmp	r3, #0
 800150a:	d0ee      	beq.n	80014ea <HAL_RCC_OscConfig+0x33a>
 800150c:	e014      	b.n	8001538 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800150e:	f7ff fd41 	bl	8000f94 <HAL_GetTick>
 8001512:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001514:	e00a      	b.n	800152c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001516:	f7ff fd3d 	bl	8000f94 <HAL_GetTick>
 800151a:	4602      	mov	r2, r0
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	1ad3      	subs	r3, r2, r3
 8001520:	f241 3288 	movw	r2, #5000	; 0x1388
 8001524:	4293      	cmp	r3, r2
 8001526:	d901      	bls.n	800152c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001528:	2303      	movs	r3, #3
 800152a:	e0a6      	b.n	800167a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800152c:	4b56      	ldr	r3, [pc, #344]	; (8001688 <HAL_RCC_OscConfig+0x4d8>)
 800152e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001530:	f003 0302 	and.w	r3, r3, #2
 8001534:	2b00      	cmp	r3, #0
 8001536:	d1ee      	bne.n	8001516 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001538:	7dfb      	ldrb	r3, [r7, #23]
 800153a:	2b01      	cmp	r3, #1
 800153c:	d105      	bne.n	800154a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800153e:	4b52      	ldr	r3, [pc, #328]	; (8001688 <HAL_RCC_OscConfig+0x4d8>)
 8001540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001542:	4a51      	ldr	r2, [pc, #324]	; (8001688 <HAL_RCC_OscConfig+0x4d8>)
 8001544:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001548:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	2b00      	cmp	r3, #0
 8001550:	f000 8092 	beq.w	8001678 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001554:	4b4c      	ldr	r3, [pc, #304]	; (8001688 <HAL_RCC_OscConfig+0x4d8>)
 8001556:	689b      	ldr	r3, [r3, #8]
 8001558:	f003 030c 	and.w	r3, r3, #12
 800155c:	2b08      	cmp	r3, #8
 800155e:	d05c      	beq.n	800161a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	699b      	ldr	r3, [r3, #24]
 8001564:	2b02      	cmp	r3, #2
 8001566:	d141      	bne.n	80015ec <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001568:	4b48      	ldr	r3, [pc, #288]	; (800168c <HAL_RCC_OscConfig+0x4dc>)
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800156e:	f7ff fd11 	bl	8000f94 <HAL_GetTick>
 8001572:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001574:	e008      	b.n	8001588 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001576:	f7ff fd0d 	bl	8000f94 <HAL_GetTick>
 800157a:	4602      	mov	r2, r0
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	2b02      	cmp	r3, #2
 8001582:	d901      	bls.n	8001588 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001584:	2303      	movs	r3, #3
 8001586:	e078      	b.n	800167a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001588:	4b3f      	ldr	r3, [pc, #252]	; (8001688 <HAL_RCC_OscConfig+0x4d8>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001590:	2b00      	cmp	r3, #0
 8001592:	d1f0      	bne.n	8001576 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	69da      	ldr	r2, [r3, #28]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6a1b      	ldr	r3, [r3, #32]
 800159c:	431a      	orrs	r2, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015a2:	019b      	lsls	r3, r3, #6
 80015a4:	431a      	orrs	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015aa:	085b      	lsrs	r3, r3, #1
 80015ac:	3b01      	subs	r3, #1
 80015ae:	041b      	lsls	r3, r3, #16
 80015b0:	431a      	orrs	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015b6:	061b      	lsls	r3, r3, #24
 80015b8:	4933      	ldr	r1, [pc, #204]	; (8001688 <HAL_RCC_OscConfig+0x4d8>)
 80015ba:	4313      	orrs	r3, r2
 80015bc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015be:	4b33      	ldr	r3, [pc, #204]	; (800168c <HAL_RCC_OscConfig+0x4dc>)
 80015c0:	2201      	movs	r2, #1
 80015c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c4:	f7ff fce6 	bl	8000f94 <HAL_GetTick>
 80015c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015ca:	e008      	b.n	80015de <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015cc:	f7ff fce2 	bl	8000f94 <HAL_GetTick>
 80015d0:	4602      	mov	r2, r0
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d901      	bls.n	80015de <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	e04d      	b.n	800167a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015de:	4b2a      	ldr	r3, [pc, #168]	; (8001688 <HAL_RCC_OscConfig+0x4d8>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d0f0      	beq.n	80015cc <HAL_RCC_OscConfig+0x41c>
 80015ea:	e045      	b.n	8001678 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015ec:	4b27      	ldr	r3, [pc, #156]	; (800168c <HAL_RCC_OscConfig+0x4dc>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f2:	f7ff fccf 	bl	8000f94 <HAL_GetTick>
 80015f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015f8:	e008      	b.n	800160c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015fa:	f7ff fccb 	bl	8000f94 <HAL_GetTick>
 80015fe:	4602      	mov	r2, r0
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	2b02      	cmp	r3, #2
 8001606:	d901      	bls.n	800160c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001608:	2303      	movs	r3, #3
 800160a:	e036      	b.n	800167a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800160c:	4b1e      	ldr	r3, [pc, #120]	; (8001688 <HAL_RCC_OscConfig+0x4d8>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001614:	2b00      	cmp	r3, #0
 8001616:	d1f0      	bne.n	80015fa <HAL_RCC_OscConfig+0x44a>
 8001618:	e02e      	b.n	8001678 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	699b      	ldr	r3, [r3, #24]
 800161e:	2b01      	cmp	r3, #1
 8001620:	d101      	bne.n	8001626 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e029      	b.n	800167a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001626:	4b18      	ldr	r3, [pc, #96]	; (8001688 <HAL_RCC_OscConfig+0x4d8>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	69db      	ldr	r3, [r3, #28]
 8001636:	429a      	cmp	r2, r3
 8001638:	d11c      	bne.n	8001674 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001644:	429a      	cmp	r2, r3
 8001646:	d115      	bne.n	8001674 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001648:	68fa      	ldr	r2, [r7, #12]
 800164a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800164e:	4013      	ands	r3, r2
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001654:	4293      	cmp	r3, r2
 8001656:	d10d      	bne.n	8001674 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001662:	429a      	cmp	r2, r3
 8001664:	d106      	bne.n	8001674 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001670:	429a      	cmp	r2, r3
 8001672:	d001      	beq.n	8001678 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e000      	b.n	800167a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001678:	2300      	movs	r3, #0
}
 800167a:	4618      	mov	r0, r3
 800167c:	3718      	adds	r7, #24
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	40007000 	.word	0x40007000
 8001688:	40023800 	.word	0x40023800
 800168c:	42470060 	.word	0x42470060

08001690 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
 8001698:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d101      	bne.n	80016a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016a0:	2301      	movs	r3, #1
 80016a2:	e0cc      	b.n	800183e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016a4:	4b68      	ldr	r3, [pc, #416]	; (8001848 <HAL_RCC_ClockConfig+0x1b8>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f003 030f 	and.w	r3, r3, #15
 80016ac:	683a      	ldr	r2, [r7, #0]
 80016ae:	429a      	cmp	r2, r3
 80016b0:	d90c      	bls.n	80016cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016b2:	4b65      	ldr	r3, [pc, #404]	; (8001848 <HAL_RCC_ClockConfig+0x1b8>)
 80016b4:	683a      	ldr	r2, [r7, #0]
 80016b6:	b2d2      	uxtb	r2, r2
 80016b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ba:	4b63      	ldr	r3, [pc, #396]	; (8001848 <HAL_RCC_ClockConfig+0x1b8>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 030f 	and.w	r3, r3, #15
 80016c2:	683a      	ldr	r2, [r7, #0]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d001      	beq.n	80016cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80016c8:	2301      	movs	r3, #1
 80016ca:	e0b8      	b.n	800183e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f003 0302 	and.w	r3, r3, #2
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d020      	beq.n	800171a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 0304 	and.w	r3, r3, #4
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d005      	beq.n	80016f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016e4:	4b59      	ldr	r3, [pc, #356]	; (800184c <HAL_RCC_ClockConfig+0x1bc>)
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	4a58      	ldr	r2, [pc, #352]	; (800184c <HAL_RCC_ClockConfig+0x1bc>)
 80016ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80016ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 0308 	and.w	r3, r3, #8
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d005      	beq.n	8001708 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016fc:	4b53      	ldr	r3, [pc, #332]	; (800184c <HAL_RCC_ClockConfig+0x1bc>)
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	4a52      	ldr	r2, [pc, #328]	; (800184c <HAL_RCC_ClockConfig+0x1bc>)
 8001702:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001706:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001708:	4b50      	ldr	r3, [pc, #320]	; (800184c <HAL_RCC_ClockConfig+0x1bc>)
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	494d      	ldr	r1, [pc, #308]	; (800184c <HAL_RCC_ClockConfig+0x1bc>)
 8001716:	4313      	orrs	r3, r2
 8001718:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	2b00      	cmp	r3, #0
 8001724:	d044      	beq.n	80017b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	2b01      	cmp	r3, #1
 800172c:	d107      	bne.n	800173e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800172e:	4b47      	ldr	r3, [pc, #284]	; (800184c <HAL_RCC_ClockConfig+0x1bc>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001736:	2b00      	cmp	r3, #0
 8001738:	d119      	bne.n	800176e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e07f      	b.n	800183e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	2b02      	cmp	r3, #2
 8001744:	d003      	beq.n	800174e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800174a:	2b03      	cmp	r3, #3
 800174c:	d107      	bne.n	800175e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800174e:	4b3f      	ldr	r3, [pc, #252]	; (800184c <HAL_RCC_ClockConfig+0x1bc>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001756:	2b00      	cmp	r3, #0
 8001758:	d109      	bne.n	800176e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e06f      	b.n	800183e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800175e:	4b3b      	ldr	r3, [pc, #236]	; (800184c <HAL_RCC_ClockConfig+0x1bc>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 0302 	and.w	r3, r3, #2
 8001766:	2b00      	cmp	r3, #0
 8001768:	d101      	bne.n	800176e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e067      	b.n	800183e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800176e:	4b37      	ldr	r3, [pc, #220]	; (800184c <HAL_RCC_ClockConfig+0x1bc>)
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	f023 0203 	bic.w	r2, r3, #3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	4934      	ldr	r1, [pc, #208]	; (800184c <HAL_RCC_ClockConfig+0x1bc>)
 800177c:	4313      	orrs	r3, r2
 800177e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001780:	f7ff fc08 	bl	8000f94 <HAL_GetTick>
 8001784:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001786:	e00a      	b.n	800179e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001788:	f7ff fc04 	bl	8000f94 <HAL_GetTick>
 800178c:	4602      	mov	r2, r0
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	f241 3288 	movw	r2, #5000	; 0x1388
 8001796:	4293      	cmp	r3, r2
 8001798:	d901      	bls.n	800179e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800179a:	2303      	movs	r3, #3
 800179c:	e04f      	b.n	800183e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800179e:	4b2b      	ldr	r3, [pc, #172]	; (800184c <HAL_RCC_ClockConfig+0x1bc>)
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	f003 020c 	and.w	r2, r3, #12
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d1eb      	bne.n	8001788 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017b0:	4b25      	ldr	r3, [pc, #148]	; (8001848 <HAL_RCC_ClockConfig+0x1b8>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 030f 	and.w	r3, r3, #15
 80017b8:	683a      	ldr	r2, [r7, #0]
 80017ba:	429a      	cmp	r2, r3
 80017bc:	d20c      	bcs.n	80017d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017be:	4b22      	ldr	r3, [pc, #136]	; (8001848 <HAL_RCC_ClockConfig+0x1b8>)
 80017c0:	683a      	ldr	r2, [r7, #0]
 80017c2:	b2d2      	uxtb	r2, r2
 80017c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017c6:	4b20      	ldr	r3, [pc, #128]	; (8001848 <HAL_RCC_ClockConfig+0x1b8>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f003 030f 	and.w	r3, r3, #15
 80017ce:	683a      	ldr	r2, [r7, #0]
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d001      	beq.n	80017d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e032      	b.n	800183e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0304 	and.w	r3, r3, #4
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d008      	beq.n	80017f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017e4:	4b19      	ldr	r3, [pc, #100]	; (800184c <HAL_RCC_ClockConfig+0x1bc>)
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	4916      	ldr	r1, [pc, #88]	; (800184c <HAL_RCC_ClockConfig+0x1bc>)
 80017f2:	4313      	orrs	r3, r2
 80017f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0308 	and.w	r3, r3, #8
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d009      	beq.n	8001816 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001802:	4b12      	ldr	r3, [pc, #72]	; (800184c <HAL_RCC_ClockConfig+0x1bc>)
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	691b      	ldr	r3, [r3, #16]
 800180e:	00db      	lsls	r3, r3, #3
 8001810:	490e      	ldr	r1, [pc, #56]	; (800184c <HAL_RCC_ClockConfig+0x1bc>)
 8001812:	4313      	orrs	r3, r2
 8001814:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001816:	f000 f821 	bl	800185c <HAL_RCC_GetSysClockFreq>
 800181a:	4601      	mov	r1, r0
 800181c:	4b0b      	ldr	r3, [pc, #44]	; (800184c <HAL_RCC_ClockConfig+0x1bc>)
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	091b      	lsrs	r3, r3, #4
 8001822:	f003 030f 	and.w	r3, r3, #15
 8001826:	4a0a      	ldr	r2, [pc, #40]	; (8001850 <HAL_RCC_ClockConfig+0x1c0>)
 8001828:	5cd3      	ldrb	r3, [r2, r3]
 800182a:	fa21 f303 	lsr.w	r3, r1, r3
 800182e:	4a09      	ldr	r2, [pc, #36]	; (8001854 <HAL_RCC_ClockConfig+0x1c4>)
 8001830:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001832:	4b09      	ldr	r3, [pc, #36]	; (8001858 <HAL_RCC_ClockConfig+0x1c8>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff fb68 	bl	8000f0c <HAL_InitTick>

  return HAL_OK;
 800183c:	2300      	movs	r3, #0
}
 800183e:	4618      	mov	r0, r3
 8001840:	3710      	adds	r7, #16
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	40023c00 	.word	0x40023c00
 800184c:	40023800 	.word	0x40023800
 8001850:	0800339c 	.word	0x0800339c
 8001854:	20000c40 	.word	0x20000c40
 8001858:	20000c44 	.word	0x20000c44

0800185c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800185c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800185e:	b085      	sub	sp, #20
 8001860:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001862:	2300      	movs	r3, #0
 8001864:	607b      	str	r3, [r7, #4]
 8001866:	2300      	movs	r3, #0
 8001868:	60fb      	str	r3, [r7, #12]
 800186a:	2300      	movs	r3, #0
 800186c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800186e:	2300      	movs	r3, #0
 8001870:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001872:	4b63      	ldr	r3, [pc, #396]	; (8001a00 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	f003 030c 	and.w	r3, r3, #12
 800187a:	2b04      	cmp	r3, #4
 800187c:	d007      	beq.n	800188e <HAL_RCC_GetSysClockFreq+0x32>
 800187e:	2b08      	cmp	r3, #8
 8001880:	d008      	beq.n	8001894 <HAL_RCC_GetSysClockFreq+0x38>
 8001882:	2b00      	cmp	r3, #0
 8001884:	f040 80b4 	bne.w	80019f0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001888:	4b5e      	ldr	r3, [pc, #376]	; (8001a04 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800188a:	60bb      	str	r3, [r7, #8]
       break;
 800188c:	e0b3      	b.n	80019f6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800188e:	4b5e      	ldr	r3, [pc, #376]	; (8001a08 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001890:	60bb      	str	r3, [r7, #8]
      break;
 8001892:	e0b0      	b.n	80019f6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001894:	4b5a      	ldr	r3, [pc, #360]	; (8001a00 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800189c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800189e:	4b58      	ldr	r3, [pc, #352]	; (8001a00 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d04a      	beq.n	8001940 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018aa:	4b55      	ldr	r3, [pc, #340]	; (8001a00 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	099b      	lsrs	r3, r3, #6
 80018b0:	f04f 0400 	mov.w	r4, #0
 80018b4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80018b8:	f04f 0200 	mov.w	r2, #0
 80018bc:	ea03 0501 	and.w	r5, r3, r1
 80018c0:	ea04 0602 	and.w	r6, r4, r2
 80018c4:	4629      	mov	r1, r5
 80018c6:	4632      	mov	r2, r6
 80018c8:	f04f 0300 	mov.w	r3, #0
 80018cc:	f04f 0400 	mov.w	r4, #0
 80018d0:	0154      	lsls	r4, r2, #5
 80018d2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80018d6:	014b      	lsls	r3, r1, #5
 80018d8:	4619      	mov	r1, r3
 80018da:	4622      	mov	r2, r4
 80018dc:	1b49      	subs	r1, r1, r5
 80018de:	eb62 0206 	sbc.w	r2, r2, r6
 80018e2:	f04f 0300 	mov.w	r3, #0
 80018e6:	f04f 0400 	mov.w	r4, #0
 80018ea:	0194      	lsls	r4, r2, #6
 80018ec:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80018f0:	018b      	lsls	r3, r1, #6
 80018f2:	1a5b      	subs	r3, r3, r1
 80018f4:	eb64 0402 	sbc.w	r4, r4, r2
 80018f8:	f04f 0100 	mov.w	r1, #0
 80018fc:	f04f 0200 	mov.w	r2, #0
 8001900:	00e2      	lsls	r2, r4, #3
 8001902:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001906:	00d9      	lsls	r1, r3, #3
 8001908:	460b      	mov	r3, r1
 800190a:	4614      	mov	r4, r2
 800190c:	195b      	adds	r3, r3, r5
 800190e:	eb44 0406 	adc.w	r4, r4, r6
 8001912:	f04f 0100 	mov.w	r1, #0
 8001916:	f04f 0200 	mov.w	r2, #0
 800191a:	0262      	lsls	r2, r4, #9
 800191c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001920:	0259      	lsls	r1, r3, #9
 8001922:	460b      	mov	r3, r1
 8001924:	4614      	mov	r4, r2
 8001926:	4618      	mov	r0, r3
 8001928:	4621      	mov	r1, r4
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f04f 0400 	mov.w	r4, #0
 8001930:	461a      	mov	r2, r3
 8001932:	4623      	mov	r3, r4
 8001934:	f7fe fe54 	bl	80005e0 <__aeabi_uldivmod>
 8001938:	4603      	mov	r3, r0
 800193a:	460c      	mov	r4, r1
 800193c:	60fb      	str	r3, [r7, #12]
 800193e:	e049      	b.n	80019d4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001940:	4b2f      	ldr	r3, [pc, #188]	; (8001a00 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	099b      	lsrs	r3, r3, #6
 8001946:	f04f 0400 	mov.w	r4, #0
 800194a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800194e:	f04f 0200 	mov.w	r2, #0
 8001952:	ea03 0501 	and.w	r5, r3, r1
 8001956:	ea04 0602 	and.w	r6, r4, r2
 800195a:	4629      	mov	r1, r5
 800195c:	4632      	mov	r2, r6
 800195e:	f04f 0300 	mov.w	r3, #0
 8001962:	f04f 0400 	mov.w	r4, #0
 8001966:	0154      	lsls	r4, r2, #5
 8001968:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800196c:	014b      	lsls	r3, r1, #5
 800196e:	4619      	mov	r1, r3
 8001970:	4622      	mov	r2, r4
 8001972:	1b49      	subs	r1, r1, r5
 8001974:	eb62 0206 	sbc.w	r2, r2, r6
 8001978:	f04f 0300 	mov.w	r3, #0
 800197c:	f04f 0400 	mov.w	r4, #0
 8001980:	0194      	lsls	r4, r2, #6
 8001982:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001986:	018b      	lsls	r3, r1, #6
 8001988:	1a5b      	subs	r3, r3, r1
 800198a:	eb64 0402 	sbc.w	r4, r4, r2
 800198e:	f04f 0100 	mov.w	r1, #0
 8001992:	f04f 0200 	mov.w	r2, #0
 8001996:	00e2      	lsls	r2, r4, #3
 8001998:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800199c:	00d9      	lsls	r1, r3, #3
 800199e:	460b      	mov	r3, r1
 80019a0:	4614      	mov	r4, r2
 80019a2:	195b      	adds	r3, r3, r5
 80019a4:	eb44 0406 	adc.w	r4, r4, r6
 80019a8:	f04f 0100 	mov.w	r1, #0
 80019ac:	f04f 0200 	mov.w	r2, #0
 80019b0:	02a2      	lsls	r2, r4, #10
 80019b2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80019b6:	0299      	lsls	r1, r3, #10
 80019b8:	460b      	mov	r3, r1
 80019ba:	4614      	mov	r4, r2
 80019bc:	4618      	mov	r0, r3
 80019be:	4621      	mov	r1, r4
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f04f 0400 	mov.w	r4, #0
 80019c6:	461a      	mov	r2, r3
 80019c8:	4623      	mov	r3, r4
 80019ca:	f7fe fe09 	bl	80005e0 <__aeabi_uldivmod>
 80019ce:	4603      	mov	r3, r0
 80019d0:	460c      	mov	r4, r1
 80019d2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80019d4:	4b0a      	ldr	r3, [pc, #40]	; (8001a00 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	0c1b      	lsrs	r3, r3, #16
 80019da:	f003 0303 	and.w	r3, r3, #3
 80019de:	3301      	adds	r3, #1
 80019e0:	005b      	lsls	r3, r3, #1
 80019e2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80019e4:	68fa      	ldr	r2, [r7, #12]
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80019ec:	60bb      	str	r3, [r7, #8]
      break;
 80019ee:	e002      	b.n	80019f6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80019f0:	4b04      	ldr	r3, [pc, #16]	; (8001a04 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80019f2:	60bb      	str	r3, [r7, #8]
      break;
 80019f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019f6:	68bb      	ldr	r3, [r7, #8]
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3714      	adds	r7, #20
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a00:	40023800 	.word	0x40023800
 8001a04:	00f42400 	.word	0x00f42400
 8001a08:	007a1200 	.word	0x007a1200

08001a0c <my_model_configure_activations>:


AI_DECLARE_STATIC
ai_bool my_model_configure_activations(
  ai_network* net_ctx, const ai_buffer* activation_buffer)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b085      	sub	sp, #20
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx &&  activation_buffer && activation_buffer->data)

  ai_ptr activations = AI_PTR(AI_PTR_ALIGN(activation_buffer->data, AI_MY_MODEL_ACTIVATIONS_ALIGNMENT));
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	691b      	ldr	r3, [r3, #16]
 8001a1a:	3303      	adds	r3, #3
 8001a1c:	f023 0303 	bic.w	r3, r3, #3
 8001a20:	60fb      	str	r3, [r7, #12]
  AI_ASSERT(activations)
  AI_UNUSED(net_ctx)

  {
    /* Updating activations (byte) offsets */
    flatten_input_output_array.data = AI_PTR(NULL);
 8001a22:	4b1c      	ldr	r3, [pc, #112]	; (8001a94 <my_model_configure_activations+0x88>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	609a      	str	r2, [r3, #8]
    flatten_input_output_array.data_start = AI_PTR(NULL);
 8001a28:	4b1a      	ldr	r3, [pc, #104]	; (8001a94 <my_model_configure_activations+0x88>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	60da      	str	r2, [r3, #12]
    dense_1_output_array.data = AI_PTR(activations + 0);
 8001a2e:	4a1a      	ldr	r2, [pc, #104]	; (8001a98 <my_model_configure_activations+0x8c>)
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	6093      	str	r3, [r2, #8]
    dense_1_output_array.data_start = AI_PTR(activations + 0);
 8001a34:	4a18      	ldr	r2, [pc, #96]	; (8001a98 <my_model_configure_activations+0x8c>)
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	60d3      	str	r3, [r2, #12]
    nl_1_output_array.data = AI_PTR(activations + 0);
 8001a3a:	4a18      	ldr	r2, [pc, #96]	; (8001a9c <my_model_configure_activations+0x90>)
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	6093      	str	r3, [r2, #8]
    nl_1_output_array.data_start = AI_PTR(activations + 0);
 8001a40:	4a16      	ldr	r2, [pc, #88]	; (8001a9c <my_model_configure_activations+0x90>)
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	60d3      	str	r3, [r2, #12]
    dense_2_output_array.data = AI_PTR(activations + 512);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001a4c:	4a14      	ldr	r2, [pc, #80]	; (8001aa0 <my_model_configure_activations+0x94>)
 8001a4e:	6093      	str	r3, [r2, #8]
    dense_2_output_array.data_start = AI_PTR(activations + 512);
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001a56:	4a12      	ldr	r2, [pc, #72]	; (8001aa0 <my_model_configure_activations+0x94>)
 8001a58:	60d3      	str	r3, [r2, #12]
    nl_2_output_array.data = AI_PTR(activations + 0);
 8001a5a:	4a12      	ldr	r2, [pc, #72]	; (8001aa4 <my_model_configure_activations+0x98>)
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	6093      	str	r3, [r2, #8]
    nl_2_output_array.data_start = AI_PTR(activations + 0);
 8001a60:	4a10      	ldr	r2, [pc, #64]	; (8001aa4 <my_model_configure_activations+0x98>)
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	60d3      	str	r3, [r2, #12]
    dense_3_output_array.data = AI_PTR(activations + 512);
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001a6c:	4a0e      	ldr	r2, [pc, #56]	; (8001aa8 <my_model_configure_activations+0x9c>)
 8001a6e:	6093      	str	r3, [r2, #8]
    dense_3_output_array.data_start = AI_PTR(activations + 512);
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001a76:	4a0c      	ldr	r2, [pc, #48]	; (8001aa8 <my_model_configure_activations+0x9c>)
 8001a78:	60d3      	str	r3, [r2, #12]
    nl_4_output_array.data = AI_PTR(NULL);
 8001a7a:	4b0c      	ldr	r3, [pc, #48]	; (8001aac <my_model_configure_activations+0xa0>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	609a      	str	r2, [r3, #8]
    nl_4_output_array.data_start = AI_PTR(NULL);
 8001a80:	4b0a      	ldr	r3, [pc, #40]	; (8001aac <my_model_configure_activations+0xa0>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	60da      	str	r2, [r3, #12]
    
  }
  return true;
 8001a86:	2301      	movs	r3, #1
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3714      	adds	r7, #20
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	20000d0c 	.word	0x20000d0c
 8001a98:	20000d1c 	.word	0x20000d1c
 8001a9c:	20000d2c 	.word	0x20000d2c
 8001aa0:	20000d3c 	.word	0x20000d3c
 8001aa4:	20000d4c 	.word	0x20000d4c
 8001aa8:	20000d5c 	.word	0x20000d5c
 8001aac:	20000d6c 	.word	0x20000d6c

08001ab0 <my_model_configure_weights>:


AI_DECLARE_STATIC
ai_bool my_model_configure_weights(
  ai_network* net_ctx, const ai_buffer* weights_buffer)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx &&  weights_buffer && weights_buffer->data)

  ai_ptr weights = AI_PTR(weights_buffer->data);
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	691b      	ldr	r3, [r3, #16]
 8001abe:	60fb      	str	r3, [r7, #12]
  AI_UNUSED(net_ctx)

  {
    /* Updating weights (byte) offsets */
    
    dense_3_bias_array.format |= AI_FMT_FLAG_CONST;
 8001ac0:	4b37      	ldr	r3, [pc, #220]	; (8001ba0 <my_model_configure_weights+0xf0>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001ac8:	4a35      	ldr	r2, [pc, #212]	; (8001ba0 <my_model_configure_weights+0xf0>)
 8001aca:	6013      	str	r3, [r2, #0]
    dense_3_bias_array.data = AI_PTR(weights + 473088);
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	f503 23e7 	add.w	r3, r3, #473088	; 0x73800
 8001ad2:	4a33      	ldr	r2, [pc, #204]	; (8001ba0 <my_model_configure_weights+0xf0>)
 8001ad4:	6093      	str	r3, [r2, #8]
    dense_3_bias_array.data_start = AI_PTR(weights + 473088);
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	f503 23e7 	add.w	r3, r3, #473088	; 0x73800
 8001adc:	4a30      	ldr	r2, [pc, #192]	; (8001ba0 <my_model_configure_weights+0xf0>)
 8001ade:	60d3      	str	r3, [r2, #12]
    dense_3_weights_array.format |= AI_FMT_FLAG_CONST;
 8001ae0:	4b30      	ldr	r3, [pc, #192]	; (8001ba4 <my_model_configure_weights+0xf4>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001ae8:	4a2e      	ldr	r2, [pc, #184]	; (8001ba4 <my_model_configure_weights+0xf4>)
 8001aea:	6013      	str	r3, [r2, #0]
    dense_3_weights_array.data = AI_PTR(weights + 467968);
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	f503 23e4 	add.w	r3, r3, #466944	; 0x72000
 8001af2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001af6:	4a2b      	ldr	r2, [pc, #172]	; (8001ba4 <my_model_configure_weights+0xf4>)
 8001af8:	6093      	str	r3, [r2, #8]
    dense_3_weights_array.data_start = AI_PTR(weights + 467968);
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	f503 23e4 	add.w	r3, r3, #466944	; 0x72000
 8001b00:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001b04:	4a27      	ldr	r2, [pc, #156]	; (8001ba4 <my_model_configure_weights+0xf4>)
 8001b06:	60d3      	str	r3, [r2, #12]
    dense_2_bias_array.format |= AI_FMT_FLAG_CONST;
 8001b08:	4b27      	ldr	r3, [pc, #156]	; (8001ba8 <my_model_configure_weights+0xf8>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001b10:	4a25      	ldr	r2, [pc, #148]	; (8001ba8 <my_model_configure_weights+0xf8>)
 8001b12:	6013      	str	r3, [r2, #0]
    dense_2_bias_array.data = AI_PTR(weights + 467456);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	f503 23e4 	add.w	r3, r3, #466944	; 0x72000
 8001b1a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001b1e:	4a22      	ldr	r2, [pc, #136]	; (8001ba8 <my_model_configure_weights+0xf8>)
 8001b20:	6093      	str	r3, [r2, #8]
    dense_2_bias_array.data_start = AI_PTR(weights + 467456);
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	f503 23e4 	add.w	r3, r3, #466944	; 0x72000
 8001b28:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001b2c:	4a1e      	ldr	r2, [pc, #120]	; (8001ba8 <my_model_configure_weights+0xf8>)
 8001b2e:	60d3      	str	r3, [r2, #12]
    dense_2_weights_array.format |= AI_FMT_FLAG_CONST;
 8001b30:	4b1e      	ldr	r3, [pc, #120]	; (8001bac <my_model_configure_weights+0xfc>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001b38:	4a1c      	ldr	r2, [pc, #112]	; (8001bac <my_model_configure_weights+0xfc>)
 8001b3a:	6013      	str	r3, [r2, #0]
    dense_2_weights_array.data = AI_PTR(weights + 401920);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	f503 23c4 	add.w	r3, r3, #401408	; 0x62000
 8001b42:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001b46:	4a19      	ldr	r2, [pc, #100]	; (8001bac <my_model_configure_weights+0xfc>)
 8001b48:	6093      	str	r3, [r2, #8]
    dense_2_weights_array.data_start = AI_PTR(weights + 401920);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	f503 23c4 	add.w	r3, r3, #401408	; 0x62000
 8001b50:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001b54:	4a15      	ldr	r2, [pc, #84]	; (8001bac <my_model_configure_weights+0xfc>)
 8001b56:	60d3      	str	r3, [r2, #12]
    dense_1_bias_array.format |= AI_FMT_FLAG_CONST;
 8001b58:	4b15      	ldr	r3, [pc, #84]	; (8001bb0 <my_model_configure_weights+0x100>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001b60:	4a13      	ldr	r2, [pc, #76]	; (8001bb0 <my_model_configure_weights+0x100>)
 8001b62:	6013      	str	r3, [r2, #0]
    dense_1_bias_array.data = AI_PTR(weights + 401408);
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f503 23c4 	add.w	r3, r3, #401408	; 0x62000
 8001b6a:	4a11      	ldr	r2, [pc, #68]	; (8001bb0 <my_model_configure_weights+0x100>)
 8001b6c:	6093      	str	r3, [r2, #8]
    dense_1_bias_array.data_start = AI_PTR(weights + 401408);
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	f503 23c4 	add.w	r3, r3, #401408	; 0x62000
 8001b74:	4a0e      	ldr	r2, [pc, #56]	; (8001bb0 <my_model_configure_weights+0x100>)
 8001b76:	60d3      	str	r3, [r2, #12]
    dense_1_weights_array.format |= AI_FMT_FLAG_CONST;
 8001b78:	4b0e      	ldr	r3, [pc, #56]	; (8001bb4 <my_model_configure_weights+0x104>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001b80:	4a0c      	ldr	r2, [pc, #48]	; (8001bb4 <my_model_configure_weights+0x104>)
 8001b82:	6013      	str	r3, [r2, #0]
    dense_1_weights_array.data = AI_PTR(weights + 0);
 8001b84:	4a0b      	ldr	r2, [pc, #44]	; (8001bb4 <my_model_configure_weights+0x104>)
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	6093      	str	r3, [r2, #8]
    dense_1_weights_array.data_start = AI_PTR(weights + 0);
 8001b8a:	4a0a      	ldr	r2, [pc, #40]	; (8001bb4 <my_model_configure_weights+0x104>)
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	60d3      	str	r3, [r2, #12]
  }

  return true;
 8001b90:	2301      	movs	r3, #1
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3714      	adds	r7, #20
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	20000cac 	.word	0x20000cac
 8001ba4:	20000cbc 	.word	0x20000cbc
 8001ba8:	20000ccc 	.word	0x20000ccc
 8001bac:	20000cdc 	.word	0x20000cdc
 8001bb0:	20000cec 	.word	0x20000cec
 8001bb4:	20000cfc 	.word	0x20000cfc

08001bb8 <ai_my_model_create>:
}

AI_API_ENTRY
ai_error ai_my_model_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af02      	add	r7, sp, #8
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	9301      	str	r3, [sp, #4]
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	9300      	str	r3, [sp, #0]
 8001bca:	2301      	movs	r3, #1
 8001bcc:	4a04      	ldr	r2, [pc, #16]	; (8001be0 <ai_my_model_create+0x28>)
 8001bce:	6839      	ldr	r1, [r7, #0]
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f000 f881 	bl	8001cd8 <ai_platform_network_create>
 8001bd6:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	20000c4c 	.word	0x20000c4c

08001be4 <ai_my_model_init>:
}

AI_API_ENTRY
ai_bool ai_my_model_init(
  ai_handle network, const ai_network_params* params)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8001bee:	6839      	ldr	r1, [r7, #0]
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f000 f8c9 	bl	8001d88 <ai_platform_network_init>
 8001bf6:	60f8      	str	r0, [r7, #12]
  if ( !net_ctx ) return false;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d101      	bne.n	8001c02 <ai_my_model_init+0x1e>
 8001bfe:	2300      	movs	r3, #0
 8001c00:	e02b      	b.n	8001c5a <ai_my_model_init+0x76>

  ai_bool ok = true;
 8001c02:	2301      	movs	r3, #1
 8001c04:	72fb      	strb	r3, [r7, #11]
  ok &= my_model_configure_weights(net_ctx, &params->params);
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	4619      	mov	r1, r3
 8001c0a:	68f8      	ldr	r0, [r7, #12]
 8001c0c:	f7ff ff50 	bl	8001ab0 <my_model_configure_weights>
 8001c10:	4603      	mov	r3, r0
 8001c12:	461a      	mov	r2, r3
 8001c14:	7afb      	ldrb	r3, [r7, #11]
 8001c16:	4013      	ands	r3, r2
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	bf14      	ite	ne
 8001c1c:	2301      	movne	r3, #1
 8001c1e:	2300      	moveq	r3, #0
 8001c20:	72fb      	strb	r3, [r7, #11]
  ok &= my_model_configure_activations(net_ctx, &params->activations);
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	3318      	adds	r3, #24
 8001c26:	4619      	mov	r1, r3
 8001c28:	68f8      	ldr	r0, [r7, #12]
 8001c2a:	f7ff feef 	bl	8001a0c <my_model_configure_activations>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	461a      	mov	r2, r3
 8001c32:	7afb      	ldrb	r3, [r7, #11]
 8001c34:	4013      	ands	r3, r2
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	bf14      	ite	ne
 8001c3a:	2301      	movne	r3, #1
 8001c3c:	2300      	moveq	r3, #0
 8001c3e:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f000 f91f 	bl	8001e84 <ai_platform_network_post_init>
 8001c46:	4603      	mov	r3, r0
 8001c48:	461a      	mov	r2, r3
 8001c4a:	7afb      	ldrb	r3, [r7, #11]
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	bf14      	ite	ne
 8001c52:	2301      	movne	r3, #1
 8001c54:	2300      	moveq	r3, #0
 8001c56:	72fb      	strb	r3, [r7, #11]

  return ok;
 8001c58:	7afb      	ldrb	r3, [r7, #11]
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3710      	adds	r7, #16
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <ai_my_model_run>:


AI_API_ENTRY
ai_i32 ai_my_model_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b084      	sub	sp, #16
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	60f8      	str	r0, [r7, #12]
 8001c6a:	60b9      	str	r1, [r7, #8]
 8001c6c:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	68b9      	ldr	r1, [r7, #8]
 8001c72:	68f8      	ldr	r0, [r7, #12]
 8001c74:	f000 f94e 	bl	8001f14 <ai_platform_network_process>
 8001c78:	4603      	mov	r3, r0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
	...

08001c84 <ai_my_model_data_weights_get>:
#include "my_model_data.h"

ai_handle ai_my_model_data_weights_get(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
    0x54, 0x64, 0x0c, 0xbd, 0x44, 0x27, 0xed, 0x3c, 0x33, 0xbc,
    0x87, 0xbb, 0xf9, 0x7b, 0x3f, 0xbb, 0x8f, 0x1f, 0x53,
    0xbd, 0x78, 0x09, 0x2e, 0x3d, 0xcf, 0x41, 0x07, 0x3d
  };

  return AI_HANDLE_PTR(s_my_model_weights);
 8001c88:	4b02      	ldr	r3, [pc, #8]	; (8001c94 <ai_my_model_data_weights_get+0x10>)

}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr
 8001c94:	080033dc 	.word	0x080033dc

08001c98 <_platform_network_state_setup.isra.1>:
 8001c98:	b430      	push	{r4, r5}
 8001c9a:	68dd      	ldr	r5, [r3, #12]
 8001c9c:	695c      	ldr	r4, [r3, #20]
 8001c9e:	68ed      	ldr	r5, [r5, #12]
 8001ca0:	68e4      	ldr	r4, [r4, #12]
 8001ca2:	fb04 f405 	mul.w	r4, r4, r5
 8001ca6:	6084      	str	r4, [r0, #8]
 8001ca8:	8809      	ldrh	r1, [r1, #0]
 8001caa:	fb04 f401 	mul.w	r4, r4, r1
 8001cae:	60c4      	str	r4, [r0, #12]
 8001cb0:	6811      	ldr	r1, [r2, #0]
 8001cb2:	6041      	str	r1, [r0, #4]
 8001cb4:	6812      	ldr	r2, [r2, #0]
 8001cb6:	4414      	add	r4, r2
 8001cb8:	6004      	str	r4, [r0, #0]
 8001cba:	699a      	ldr	r2, [r3, #24]
 8001cbc:	6814      	ldr	r4, [r2, #0]
 8001cbe:	00a4      	lsls	r4, r4, #2
 8001cc0:	d407      	bmi.n	8001cd2 <_platform_network_state_setup.isra.1+0x3a>
 8001cc2:	e9d2 4502 	ldrd	r4, r5, [r2, #8]
 8001cc6:	1b64      	subs	r4, r4, r5
 8001cc8:	4421      	add	r1, r4
 8001cca:	6091      	str	r1, [r2, #8]
 8001ccc:	699b      	ldr	r3, [r3, #24]
 8001cce:	6842      	ldr	r2, [r0, #4]
 8001cd0:	60da      	str	r2, [r3, #12]
 8001cd2:	bc30      	pop	{r4, r5}
 8001cd4:	4770      	bx	lr
	...

08001cd8 <ai_platform_network_create>:
 8001cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001cdc:	4e23      	ldr	r6, [pc, #140]	; (8001d6c <ai_platform_network_create+0x94>)
 8001cde:	4924      	ldr	r1, [pc, #144]	; (8001d70 <ai_platform_network_create+0x98>)
 8001ce0:	6835      	ldr	r5, [r6, #0]
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	f025 0501 	bic.w	r5, r5, #1
 8001ce8:	f89d 7020 	ldrb.w	r7, [sp, #32]
 8001cec:	f89d 4024 	ldrb.w	r4, [sp, #36]	; 0x24
 8001cf0:	6035      	str	r5, [r6, #0]
 8001cf2:	2501      	movs	r5, #1
 8001cf4:	600d      	str	r5, [r1, #0]
 8001cf6:	680d      	ldr	r5, [r1, #0]
 8001cf8:	2d00      	cmp	r5, #0
 8001cfa:	d1fc      	bne.n	8001cf6 <ai_platform_network_create+0x1e>
 8001cfc:	491d      	ldr	r1, [pc, #116]	; (8001d74 <ai_platform_network_create+0x9c>)
 8001cfe:	4e1e      	ldr	r6, [pc, #120]	; (8001d78 <ai_platform_network_create+0xa0>)
 8001d00:	600e      	str	r6, [r1, #0]
 8001d02:	680e      	ldr	r6, [r1, #0]
 8001d04:	491d      	ldr	r1, [pc, #116]	; (8001d7c <ai_platform_network_create+0xa4>)
 8001d06:	428e      	cmp	r6, r1
 8001d08:	d000      	beq.n	8001d0c <ai_platform_network_create+0x34>
 8001d0a:	e7fe      	b.n	8001d0a <ai_platform_network_create+0x32>
 8001d0c:	b1d0      	cbz	r0, 8001d44 <ai_platform_network_create+0x6c>
 8001d0e:	4698      	mov	r8, r3
 8001d10:	4613      	mov	r3, r2
 8001d12:	4a1b      	ldr	r2, [pc, #108]	; (8001d80 <ai_platform_network_create+0xa8>)
 8001d14:	601a      	str	r2, [r3, #0]
 8001d16:	6003      	str	r3, [r0, #0]
 8001d18:	4606      	mov	r6, r0
 8001d1a:	f000 fb05 	bl	8002328 <core_init>
 8001d1e:	b1b0      	cbz	r0, 8001d4e <ai_platform_network_create+0x76>
 8001d20:	0223      	lsls	r3, r4, #8
 8001d22:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8001d26:	ea43 6308 	orr.w	r3, r3, r8, lsl #24
 8001d2a:	f1b3 7f82 	cmp.w	r3, #17039360	; 0x1040000
 8001d2e:	d910      	bls.n	8001d52 <ai_platform_network_create+0x7a>
 8001d30:	2201      	movs	r2, #1
 8001d32:	2300      	movs	r3, #0
 8001d34:	6033      	str	r3, [r6, #0]
 8001d36:	2310      	movs	r3, #16
 8001d38:	2000      	movs	r0, #0
 8001d3a:	f362 0007 	bfi	r0, r2, #0, #8
 8001d3e:	f363 201f 	bfi	r0, r3, #8, #24
 8001d42:	e001      	b.n	8001d48 <ai_platform_network_create+0x70>
 8001d44:	f241 0010 	movw	r0, #4112	; 0x1010
 8001d48:	b002      	add	sp, #8
 8001d4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001d4e:	2230      	movs	r2, #48	; 0x30
 8001d50:	e7ef      	b.n	8001d32 <ai_platform_network_create+0x5a>
 8001d52:	a802      	add	r0, sp, #8
 8001d54:	4b0b      	ldr	r3, [pc, #44]	; (8001d84 <ai_platform_network_create+0xac>)
 8001d56:	f840 3d04 	str.w	r3, [r0, #-4]!
 8001d5a:	f001 f849 	bl	8002df0 <ai_check_custom_types>
 8001d5e:	b110      	cbz	r0, 8001d66 <ai_platform_network_create+0x8e>
 8001d60:	462b      	mov	r3, r5
 8001d62:	462a      	mov	r2, r5
 8001d64:	e7e8      	b.n	8001d38 <ai_platform_network_create+0x60>
 8001d66:	2202      	movs	r2, #2
 8001d68:	e7e3      	b.n	8001d32 <ai_platform_network_create+0x5a>
 8001d6a:	bf00      	nop
 8001d6c:	e0002000 	.word	0xe0002000
 8001d70:	40023008 	.word	0x40023008
 8001d74:	40023000 	.word	0x40023000
 8001d78:	f407a5c2 	.word	0xf407a5c2
 8001d7c:	b5e8b5cd 	.word	0xb5e8b5cd
 8001d80:	a1c00100 	.word	0xa1c00100
 8001d84:	84048403 	.word	0x84048403

08001d88 <ai_platform_network_init>:
 8001d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d8a:	460c      	mov	r4, r1
 8001d8c:	4605      	mov	r5, r0
 8001d8e:	b120      	cbz	r0, 8001d9a <ai_platform_network_init+0x12>
 8001d90:	4b36      	ldr	r3, [pc, #216]	; (8001e6c <ai_platform_network_init+0xe4>)
 8001d92:	6802      	ldr	r2, [r0, #0]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	bf18      	it	ne
 8001d98:	2500      	movne	r5, #0
 8001d9a:	4935      	ldr	r1, [pc, #212]	; (8001e70 <ai_platform_network_init+0xe8>)
 8001d9c:	4a35      	ldr	r2, [pc, #212]	; (8001e74 <ai_platform_network_init+0xec>)
 8001d9e:	680b      	ldr	r3, [r1, #0]
 8001da0:	2001      	movs	r0, #1
 8001da2:	f023 0301 	bic.w	r3, r3, #1
 8001da6:	600b      	str	r3, [r1, #0]
 8001da8:	4613      	mov	r3, r2
 8001daa:	6010      	str	r0, [r2, #0]
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	2a00      	cmp	r2, #0
 8001db0:	d1fc      	bne.n	8001dac <ai_platform_network_init+0x24>
 8001db2:	4b31      	ldr	r3, [pc, #196]	; (8001e78 <ai_platform_network_init+0xf0>)
 8001db4:	4a31      	ldr	r2, [pc, #196]	; (8001e7c <ai_platform_network_init+0xf4>)
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	4b31      	ldr	r3, [pc, #196]	; (8001e80 <ai_platform_network_init+0xf8>)
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d000      	beq.n	8001dc2 <ai_platform_network_init+0x3a>
 8001dc0:	e7fe      	b.n	8001dc0 <ai_platform_network_init+0x38>
 8001dc2:	b33d      	cbz	r5, 8001e14 <ai_platform_network_init+0x8c>
 8001dc4:	b344      	cbz	r4, 8001e18 <ai_platform_network_init+0x90>
 8001dc6:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8001dc8:	6926      	ldr	r6, [r4, #16]
 8001dca:	2f00      	cmp	r7, #0
 8001dcc:	d03d      	beq.n	8001e4a <ai_platform_network_init+0xc2>
 8001dce:	b35e      	cbz	r6, 8001e28 <ai_platform_network_init+0xa0>
 8001dd0:	4627      	mov	r7, r4
 8001dd2:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8001dd4:	f105 0618 	add.w	r6, r5, #24
 8001dd8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001dda:	e897 0003 	ldmia.w	r7, {r0, r1}
 8001dde:	e886 0003 	stmia.w	r6, {r0, r1}
 8001de2:	3418      	adds	r4, #24
 8001de4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001de6:	f105 0630 	add.w	r6, r5, #48	; 0x30
 8001dea:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001dec:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001df0:	e886 0003 	stmia.w	r6, {r0, r1}
 8001df4:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 8001df6:	2303      	movs	r3, #3
 8001df8:	60eb      	str	r3, [r5, #12]
 8001dfa:	b15a      	cbz	r2, 8001e14 <ai_platform_network_init+0x8c>
 8001dfc:	68d3      	ldr	r3, [r2, #12]
 8001dfe:	6095      	str	r5, [r2, #8]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d007      	beq.n	8001e14 <ai_platform_network_init+0x8c>
 8001e04:	b133      	cbz	r3, 8001e14 <ai_platform_network_init+0x8c>
 8001e06:	68da      	ldr	r2, [r3, #12]
 8001e08:	609d      	str	r5, [r3, #8]
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d002      	beq.n	8001e14 <ai_platform_network_init+0x8c>
 8001e0e:	4613      	mov	r3, r2
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d1f8      	bne.n	8001e06 <ai_platform_network_init+0x7e>
 8001e14:	4628      	mov	r0, r5
 8001e16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e18:	f105 0010 	add.w	r0, r5, #16
 8001e1c:	2211      	movs	r2, #17
 8001e1e:	2110      	movs	r1, #16
 8001e20:	f000 fa84 	bl	800232c <core_set_error>
 8001e24:	4625      	mov	r5, r4
 8001e26:	e7f5      	b.n	8001e14 <ai_platform_network_init+0x8c>
 8001e28:	8921      	ldrh	r1, [r4, #8]
 8001e2a:	88e2      	ldrh	r2, [r4, #6]
 8001e2c:	68e3      	ldr	r3, [r4, #12]
 8001e2e:	fb02 f201 	mul.w	r2, r2, r1
 8001e32:	fb03 f302 	mul.w	r3, r3, r2
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d0ca      	beq.n	8001dd0 <ai_platform_network_init+0x48>
 8001e3a:	f105 0010 	add.w	r0, r5, #16
 8001e3e:	2212      	movs	r2, #18
 8001e40:	2110      	movs	r1, #16
 8001e42:	f000 fa73 	bl	800232c <core_set_error>
 8001e46:	4635      	mov	r5, r6
 8001e48:	e7e4      	b.n	8001e14 <ai_platform_network_init+0x8c>
 8001e4a:	8c21      	ldrh	r1, [r4, #32]
 8001e4c:	8be2      	ldrh	r2, [r4, #30]
 8001e4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001e50:	fb02 f201 	mul.w	r2, r2, r1
 8001e54:	fb03 f302 	mul.w	r3, r3, r2
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d0b8      	beq.n	8001dce <ai_platform_network_init+0x46>
 8001e5c:	f105 0010 	add.w	r0, r5, #16
 8001e60:	2213      	movs	r2, #19
 8001e62:	2110      	movs	r1, #16
 8001e64:	f000 fa62 	bl	800232c <core_set_error>
 8001e68:	463d      	mov	r5, r7
 8001e6a:	e7d3      	b.n	8001e14 <ai_platform_network_init+0x8c>
 8001e6c:	a1c00100 	.word	0xa1c00100
 8001e70:	e0002000 	.word	0xe0002000
 8001e74:	40023008 	.word	0x40023008
 8001e78:	40023000 	.word	0x40023000
 8001e7c:	f407a5c2 	.word	0xf407a5c2
 8001e80:	b5e8b5cd 	.word	0xb5e8b5cd

08001e84 <ai_platform_network_post_init>:
 8001e84:	b538      	push	{r3, r4, r5, lr}
 8001e86:	4604      	mov	r4, r0
 8001e88:	b120      	cbz	r0, 8001e94 <ai_platform_network_post_init+0x10>
 8001e8a:	4b1c      	ldr	r3, [pc, #112]	; (8001efc <ai_platform_network_post_init+0x78>)
 8001e8c:	6802      	ldr	r2, [r0, #0]
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	bf18      	it	ne
 8001e92:	2400      	movne	r4, #0
 8001e94:	491a      	ldr	r1, [pc, #104]	; (8001f00 <ai_platform_network_post_init+0x7c>)
 8001e96:	4a1b      	ldr	r2, [pc, #108]	; (8001f04 <ai_platform_network_post_init+0x80>)
 8001e98:	680b      	ldr	r3, [r1, #0]
 8001e9a:	2001      	movs	r0, #1
 8001e9c:	f023 0301 	bic.w	r3, r3, #1
 8001ea0:	600b      	str	r3, [r1, #0]
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	6010      	str	r0, [r2, #0]
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	2a00      	cmp	r2, #0
 8001eaa:	d1fc      	bne.n	8001ea6 <ai_platform_network_post_init+0x22>
 8001eac:	4b16      	ldr	r3, [pc, #88]	; (8001f08 <ai_platform_network_post_init+0x84>)
 8001eae:	4a17      	ldr	r2, [pc, #92]	; (8001f0c <ai_platform_network_post_init+0x88>)
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	4b16      	ldr	r3, [pc, #88]	; (8001f10 <ai_platform_network_post_init+0x8c>)
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d000      	beq.n	8001ebc <ai_platform_network_post_init+0x38>
 8001eba:	e7fe      	b.n	8001eba <ai_platform_network_post_init+0x36>
 8001ebc:	b1a4      	cbz	r4, 8001ee8 <ai_platform_network_post_init+0x64>
 8001ebe:	68e3      	ldr	r3, [r4, #12]
 8001ec0:	f013 0502 	ands.w	r5, r3, #2
 8001ec4:	d012      	beq.n	8001eec <ai_platform_network_post_init+0x68>
 8001ec6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001ec8:	b163      	cbz	r3, 8001ee4 <ai_platform_network_post_init+0x60>
 8001eca:	6d25      	ldr	r5, [r4, #80]	; 0x50
 8001ecc:	b91d      	cbnz	r5, 8001ed6 <ai_platform_network_post_init+0x52>
 8001ece:	e009      	b.n	8001ee4 <ai_platform_network_post_init+0x60>
 8001ed0:	461d      	mov	r5, r3
 8001ed2:	b13b      	cbz	r3, 8001ee4 <ai_platform_network_post_init+0x60>
 8001ed4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001ed6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001ed8:	4629      	mov	r1, r5
 8001eda:	2000      	movs	r0, #0
 8001edc:	4798      	blx	r3
 8001ede:	68eb      	ldr	r3, [r5, #12]
 8001ee0:	42ab      	cmp	r3, r5
 8001ee2:	d1f5      	bne.n	8001ed0 <ai_platform_network_post_init+0x4c>
 8001ee4:	2001      	movs	r0, #1
 8001ee6:	bd38      	pop	{r3, r4, r5, pc}
 8001ee8:	4620      	mov	r0, r4
 8001eea:	bd38      	pop	{r3, r4, r5, pc}
 8001eec:	f104 0010 	add.w	r0, r4, #16
 8001ef0:	2210      	movs	r2, #16
 8001ef2:	2111      	movs	r1, #17
 8001ef4:	f000 fa1a 	bl	800232c <core_set_error>
 8001ef8:	4628      	mov	r0, r5
 8001efa:	bd38      	pop	{r3, r4, r5, pc}
 8001efc:	a1c00100 	.word	0xa1c00100
 8001f00:	e0002000 	.word	0xe0002000
 8001f04:	40023008 	.word	0x40023008
 8001f08:	40023000 	.word	0x40023000
 8001f0c:	f407a5c2 	.word	0xf407a5c2
 8001f10:	b5e8b5cd 	.word	0xb5e8b5cd

08001f14 <ai_platform_network_process>:
 8001f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f18:	b083      	sub	sp, #12
 8001f1a:	4604      	mov	r4, r0
 8001f1c:	9201      	str	r2, [sp, #4]
 8001f1e:	b120      	cbz	r0, 8001f2a <ai_platform_network_process+0x16>
 8001f20:	4ba5      	ldr	r3, [pc, #660]	; (80021b8 <ai_platform_network_process+0x2a4>)
 8001f22:	6802      	ldr	r2, [r0, #0]
 8001f24:	429a      	cmp	r2, r3
 8001f26:	bf18      	it	ne
 8001f28:	2400      	movne	r4, #0
 8001f2a:	48a4      	ldr	r0, [pc, #656]	; (80021bc <ai_platform_network_process+0x2a8>)
 8001f2c:	4ba4      	ldr	r3, [pc, #656]	; (80021c0 <ai_platform_network_process+0x2ac>)
 8001f2e:	6802      	ldr	r2, [r0, #0]
 8001f30:	f022 0201 	bic.w	r2, r2, #1
 8001f34:	6002      	str	r2, [r0, #0]
 8001f36:	2201      	movs	r2, #1
 8001f38:	601a      	str	r2, [r3, #0]
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	2a00      	cmp	r2, #0
 8001f3e:	d1fc      	bne.n	8001f3a <ai_platform_network_process+0x26>
 8001f40:	4ba0      	ldr	r3, [pc, #640]	; (80021c4 <ai_platform_network_process+0x2b0>)
 8001f42:	4aa1      	ldr	r2, [pc, #644]	; (80021c8 <ai_platform_network_process+0x2b4>)
 8001f44:	601a      	str	r2, [r3, #0]
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	4ba0      	ldr	r3, [pc, #640]	; (80021cc <ai_platform_network_process+0x2b8>)
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d000      	beq.n	8001f50 <ai_platform_network_process+0x3c>
 8001f4e:	e7fe      	b.n	8001f4e <ai_platform_network_process+0x3a>
 8001f50:	2c00      	cmp	r4, #0
 8001f52:	d066      	beq.n	8002022 <ai_platform_network_process+0x10e>
 8001f54:	f8b4 7048 	ldrh.w	r7, [r4, #72]	; 0x48
 8001f58:	b107      	cbz	r7, 8001f5c <ai_platform_network_process+0x48>
 8001f5a:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
 8001f5c:	68e3      	ldr	r3, [r4, #12]
 8001f5e:	f003 0303 	and.w	r3, r3, #3
 8001f62:	2600      	movs	r6, #0
 8001f64:	2b03      	cmp	r3, #3
 8001f66:	6166      	str	r6, [r4, #20]
 8001f68:	f040 80fe 	bne.w	8002168 <ai_platform_network_process+0x254>
 8001f6c:	2900      	cmp	r1, #0
 8001f6e:	d07f      	beq.n	8002070 <ai_platform_network_process+0x15c>
 8001f70:	2f00      	cmp	r7, #0
 8001f72:	d07d      	beq.n	8002070 <ai_platform_network_process+0x15c>
 8001f74:	883b      	ldrh	r3, [r7, #0]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d07a      	beq.n	8002070 <ai_platform_network_process+0x15c>
 8001f7a:	460d      	mov	r5, r1
 8001f7c:	46a0      	mov	r8, r4
 8001f7e:	f835 9f04 	ldrh.w	r9, [r5, #4]!
 8001f82:	429e      	cmp	r6, r3
 8001f84:	d27d      	bcs.n	8002082 <ai_platform_network_process+0x16e>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d07a      	beq.n	8002082 <ai_platform_network_process+0x16e>
 8001f8c:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8001f90:	2c00      	cmp	r4, #0
 8001f92:	d076      	beq.n	8002082 <ai_platform_network_process+0x16e>
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	eb13 1a06 	adds.w	sl, r3, r6, lsl #4
 8001f9c:	d067      	beq.n	800206e <ai_platform_network_process+0x15a>
 8001f9e:	f8b5 e004 	ldrh.w	lr, [r5, #4]
 8001fa2:	f8b5 b002 	ldrh.w	fp, [r5, #2]
 8001fa6:	69a0      	ldr	r0, [r4, #24]
 8001fa8:	f8d5 c008 	ldr.w	ip, [r5, #8]
 8001fac:	6841      	ldr	r1, [r0, #4]
 8001fae:	fb0b f30e 	mul.w	r3, fp, lr
 8001fb2:	fb0c f303 	mul.w	r3, ip, r3
 8001fb6:	4299      	cmp	r1, r3
 8001fb8:	d350      	bcc.n	800205c <ai_platform_network_process+0x148>
 8001fba:	68e3      	ldr	r3, [r4, #12]
 8001fbc:	68da      	ldr	r2, [r3, #12]
 8001fbe:	455a      	cmp	r2, fp
 8001fc0:	d14c      	bne.n	800205c <ai_platform_network_process+0x148>
 8001fc2:	689a      	ldr	r2, [r3, #8]
 8001fc4:	4572      	cmp	r2, lr
 8001fc6:	d149      	bne.n	800205c <ai_platform_network_process+0x148>
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	459c      	cmp	ip, r3
 8001fcc:	d146      	bne.n	800205c <ai_platform_network_process+0x148>
 8001fce:	6800      	ldr	r0, [r0, #0]
 8001fd0:	f000 ffbe 	bl	8002f50 <ai_array_get_byte_size>
 8001fd4:	68e2      	ldr	r2, [r4, #12]
 8001fd6:	6963      	ldr	r3, [r4, #20]
 8001fd8:	68d2      	ldr	r2, [r2, #12]
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	fb03 f302 	mul.w	r3, r3, r2
 8001fe0:	4298      	cmp	r0, r3
 8001fe2:	d33b      	bcc.n	800205c <ai_platform_network_process+0x148>
 8001fe4:	69a3      	ldr	r3, [r4, #24]
 8001fe6:	6818      	ldr	r0, [r3, #0]
 8001fe8:	f000 ff66 	bl	8002eb8 <ai_array_to_buffer_fmt>
 8001fec:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8001ff0:	4043      	eors	r3, r0
 8001ff2:	f033 437e 	bics.w	r3, r3, #4261412864	; 0xfe000000
 8001ff6:	d128      	bne.n	800204a <ai_platform_network_process+0x136>
 8001ff8:	68eb      	ldr	r3, [r5, #12]
 8001ffa:	b1f3      	cbz	r3, 800203a <ai_platform_network_process+0x126>
 8001ffc:	f8b5 b000 	ldrh.w	fp, [r5]
 8002000:	f1bb 0f00 	cmp.w	fp, #0
 8002004:	d012      	beq.n	800202c <ai_platform_network_process+0x118>
 8002006:	4623      	mov	r3, r4
 8002008:	f105 020c 	add.w	r2, r5, #12
 800200c:	4629      	mov	r1, r5
 800200e:	4650      	mov	r0, sl
 8002010:	f7ff fe42 	bl	8001c98 <_platform_network_state_setup.isra.1>
 8002014:	45d9      	cmp	r9, fp
 8002016:	883b      	ldrh	r3, [r7, #0]
 8002018:	bf38      	it	cc
 800201a:	46d9      	movcc	r9, fp
 800201c:	3601      	adds	r6, #1
 800201e:	3518      	adds	r5, #24
 8002020:	e7af      	b.n	8001f82 <ai_platform_network_process+0x6e>
 8002022:	46a3      	mov	fp, r4
 8002024:	4658      	mov	r0, fp
 8002026:	b003      	add	sp, #12
 8002028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800202c:	f108 0010 	add.w	r0, r8, #16
 8002030:	2221      	movs	r2, #33	; 0x21
 8002032:	2112      	movs	r1, #18
 8002034:	f000 f97a 	bl	800232c <core_set_error>
 8002038:	e7f4      	b.n	8002024 <ai_platform_network_process+0x110>
 800203a:	f108 0010 	add.w	r0, r8, #16
 800203e:	2217      	movs	r2, #23
 8002040:	2112      	movs	r1, #18
 8002042:	469b      	mov	fp, r3
 8002044:	f000 f972 	bl	800232c <core_set_error>
 8002048:	e7ec      	b.n	8002024 <ai_platform_network_process+0x110>
 800204a:	f108 0010 	add.w	r0, r8, #16
 800204e:	2219      	movs	r2, #25
 8002050:	2112      	movs	r1, #18
 8002052:	f000 f96b 	bl	800232c <core_set_error>
 8002056:	f04f 0b00 	mov.w	fp, #0
 800205a:	e7e3      	b.n	8002024 <ai_platform_network_process+0x110>
 800205c:	f108 0010 	add.w	r0, r8, #16
 8002060:	2218      	movs	r2, #24
 8002062:	2112      	movs	r1, #18
 8002064:	f000 f962 	bl	800232c <core_set_error>
 8002068:	f04f 0b00 	mov.w	fp, #0
 800206c:	e7da      	b.n	8002024 <ai_platform_network_process+0x110>
 800206e:	4644      	mov	r4, r8
 8002070:	f104 0010 	add.w	r0, r4, #16
 8002074:	2217      	movs	r2, #23
 8002076:	2112      	movs	r1, #18
 8002078:	f000 f958 	bl	800232c <core_set_error>
 800207c:	f04f 0b00 	mov.w	fp, #0
 8002080:	e7d0      	b.n	8002024 <ai_platform_network_process+0x110>
 8002082:	9a01      	ldr	r2, [sp, #4]
 8002084:	f8b8 3048 	ldrh.w	r3, [r8, #72]	; 0x48
 8002088:	4644      	mov	r4, r8
 800208a:	2a00      	cmp	r2, #0
 800208c:	f000 80a4 	beq.w	80021d8 <ai_platform_network_process+0x2c4>
 8002090:	2b01      	cmp	r3, #1
 8002092:	f240 8140 	bls.w	8002316 <ai_platform_network_process+0x402>
 8002096:	f8d8 804c 	ldr.w	r8, [r8, #76]	; 0x4c
 800209a:	f118 0f0c 	cmn.w	r8, #12
 800209e:	f000 813a 	beq.w	8002316 <ai_platform_network_process+0x402>
 80020a2:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	f000 8135 	beq.w	8002316 <ai_platform_network_process+0x402>
 80020ac:	3204      	adds	r2, #4
 80020ae:	4615      	mov	r5, r2
 80020b0:	2700      	movs	r7, #0
 80020b2:	429f      	cmp	r7, r3
 80020b4:	f080 808c 	bcs.w	80021d0 <ai_platform_network_process+0x2bc>
 80020b8:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	f000 8087 	beq.w	80021d0 <ai_platform_network_process+0x2bc>
 80020c2:	f853 6027 	ldr.w	r6, [r3, r7, lsl #2]
 80020c6:	2e00      	cmp	r6, #0
 80020c8:	f000 8082 	beq.w	80021d0 <ai_platform_network_process+0x2bc>
 80020cc:	f8d8 3014 	ldr.w	r3, [r8, #20]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	eb13 1a07 	adds.w	sl, r3, r7, lsl #4
 80020d6:	d067      	beq.n	80021a8 <ai_platform_network_process+0x294>
 80020d8:	f8b5 e004 	ldrh.w	lr, [r5, #4]
 80020dc:	f8b5 b002 	ldrh.w	fp, [r5, #2]
 80020e0:	69b0      	ldr	r0, [r6, #24]
 80020e2:	f8d5 c008 	ldr.w	ip, [r5, #8]
 80020e6:	6841      	ldr	r1, [r0, #4]
 80020e8:	fb0b f30e 	mul.w	r3, fp, lr
 80020ec:	fb0c f303 	mul.w	r3, ip, r3
 80020f0:	4299      	cmp	r1, r3
 80020f2:	f0c0 8110 	bcc.w	8002316 <ai_platform_network_process+0x402>
 80020f6:	68f3      	ldr	r3, [r6, #12]
 80020f8:	68da      	ldr	r2, [r3, #12]
 80020fa:	455a      	cmp	r2, fp
 80020fc:	f040 810b 	bne.w	8002316 <ai_platform_network_process+0x402>
 8002100:	689a      	ldr	r2, [r3, #8]
 8002102:	4572      	cmp	r2, lr
 8002104:	f040 8107 	bne.w	8002316 <ai_platform_network_process+0x402>
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	459c      	cmp	ip, r3
 800210c:	f040 8103 	bne.w	8002316 <ai_platform_network_process+0x402>
 8002110:	6800      	ldr	r0, [r0, #0]
 8002112:	f000 ff1d 	bl	8002f50 <ai_array_get_byte_size>
 8002116:	68f2      	ldr	r2, [r6, #12]
 8002118:	6973      	ldr	r3, [r6, #20]
 800211a:	68d2      	ldr	r2, [r2, #12]
 800211c:	68db      	ldr	r3, [r3, #12]
 800211e:	fb03 f302 	mul.w	r3, r3, r2
 8002122:	4298      	cmp	r0, r3
 8002124:	f0c0 80f7 	bcc.w	8002316 <ai_platform_network_process+0x402>
 8002128:	69b3      	ldr	r3, [r6, #24]
 800212a:	6818      	ldr	r0, [r3, #0]
 800212c:	f000 fec4 	bl	8002eb8 <ai_array_to_buffer_fmt>
 8002130:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8002134:	4043      	eors	r3, r0
 8002136:	f033 437e 	bics.w	r3, r3, #4261412864	; 0xfe000000
 800213a:	d12c      	bne.n	8002196 <ai_platform_network_process+0x282>
 800213c:	68eb      	ldr	r3, [r5, #12]
 800213e:	b313      	cbz	r3, 8002186 <ai_platform_network_process+0x272>
 8002140:	f8b5 b000 	ldrh.w	fp, [r5]
 8002144:	f1bb 0f00 	cmp.w	fp, #0
 8002148:	d016      	beq.n	8002178 <ai_platform_network_process+0x264>
 800214a:	4633      	mov	r3, r6
 800214c:	f105 020c 	add.w	r2, r5, #12
 8002150:	4629      	mov	r1, r5
 8002152:	4650      	mov	r0, sl
 8002154:	f7ff fda0 	bl	8001c98 <_platform_network_state_setup.isra.1>
 8002158:	45d9      	cmp	r9, fp
 800215a:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800215e:	bf38      	it	cc
 8002160:	46d9      	movcc	r9, fp
 8002162:	3701      	adds	r7, #1
 8002164:	3518      	adds	r5, #24
 8002166:	e7a4      	b.n	80020b2 <ai_platform_network_process+0x19e>
 8002168:	f104 0010 	add.w	r0, r4, #16
 800216c:	2230      	movs	r2, #48	; 0x30
 800216e:	2111      	movs	r1, #17
 8002170:	f000 f8dc 	bl	800232c <core_set_error>
 8002174:	46b3      	mov	fp, r6
 8002176:	e755      	b.n	8002024 <ai_platform_network_process+0x110>
 8002178:	f104 0010 	add.w	r0, r4, #16
 800217c:	2221      	movs	r2, #33	; 0x21
 800217e:	2113      	movs	r1, #19
 8002180:	f000 f8d4 	bl	800232c <core_set_error>
 8002184:	e74e      	b.n	8002024 <ai_platform_network_process+0x110>
 8002186:	f104 0010 	add.w	r0, r4, #16
 800218a:	2217      	movs	r2, #23
 800218c:	2113      	movs	r1, #19
 800218e:	469b      	mov	fp, r3
 8002190:	f000 f8cc 	bl	800232c <core_set_error>
 8002194:	e746      	b.n	8002024 <ai_platform_network_process+0x110>
 8002196:	f104 0010 	add.w	r0, r4, #16
 800219a:	2219      	movs	r2, #25
 800219c:	2113      	movs	r1, #19
 800219e:	f000 f8c5 	bl	800232c <core_set_error>
 80021a2:	f04f 0b00 	mov.w	fp, #0
 80021a6:	e73d      	b.n	8002024 <ai_platform_network_process+0x110>
 80021a8:	f104 0010 	add.w	r0, r4, #16
 80021ac:	2217      	movs	r2, #23
 80021ae:	2113      	movs	r1, #19
 80021b0:	f000 f8bc 	bl	800232c <core_set_error>
 80021b4:	46d3      	mov	fp, sl
 80021b6:	e735      	b.n	8002024 <ai_platform_network_process+0x110>
 80021b8:	a1c00100 	.word	0xa1c00100
 80021bc:	e0002000 	.word	0xe0002000
 80021c0:	40023008 	.word	0x40023008
 80021c4:	40023000 	.word	0x40023000
 80021c8:	f407a5c2 	.word	0xf407a5c2
 80021cc:	b5e8b5cd 	.word	0xb5e8b5cd
 80021d0:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
 80021d4:	f8a4 9014 	strh.w	r9, [r4, #20]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	f000 8099 	beq.w	8002310 <ai_platform_network_process+0x3fc>
 80021de:	2b01      	cmp	r3, #1
 80021e0:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 80021e2:	f240 8093 	bls.w	800230c <ai_platform_network_process+0x3f8>
 80021e6:	f105 070c 	add.w	r7, r5, #12
 80021ea:	8ae0      	ldrh	r0, [r4, #22]
 80021ec:	8aa3      	ldrh	r3, [r4, #20]
 80021ee:	4283      	cmp	r3, r0
 80021f0:	d977      	bls.n	80022e2 <ai_platform_network_process+0x3ce>
 80021f2:	46a3      	mov	fp, r4
 80021f4:	2d00      	cmp	r5, #0
 80021f6:	d032      	beq.n	800225e <ai_platform_network_process+0x34a>
 80021f8:	882b      	ldrh	r3, [r5, #0]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d02f      	beq.n	800225e <ai_platform_network_process+0x34a>
 80021fe:	686b      	ldr	r3, [r5, #4]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d02c      	beq.n	800225e <ai_platform_network_process+0x34a>
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f04f 0800 	mov.w	r8, #0
 800220a:	b343      	cbz	r3, 800225e <ai_platform_network_process+0x34a>
 800220c:	68a9      	ldr	r1, [r5, #8]
 800220e:	699a      	ldr	r2, [r3, #24]
 8002210:	f8d1 a000 	ldr.w	sl, [r1]
 8002214:	6814      	ldr	r4, [r2, #0]
 8002216:	6890      	ldr	r0, [r2, #8]
 8002218:	ea4f 1908 	mov.w	r9, r8, lsl #4
 800221c:	eb0a 0609 	add.w	r6, sl, r9
 8002220:	00a4      	lsls	r4, r4, #2
 8002222:	6871      	ldr	r1, [r6, #4]
 8002224:	d45f      	bmi.n	80022e6 <ai_platform_network_process+0x3d2>
 8002226:	68d4      	ldr	r4, [r2, #12]
 8002228:	1b00      	subs	r0, r0, r4
 800222a:	4401      	add	r1, r0
 800222c:	6091      	str	r1, [r2, #8]
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	6872      	ldr	r2, [r6, #4]
 8002232:	60da      	str	r2, [r3, #12]
 8002234:	e9d6 3101 	ldrd	r3, r1, [r6, #4]
 8002238:	f85a 2009 	ldr.w	r2, [sl, r9]
 800223c:	440b      	add	r3, r1
 800223e:	4293      	cmp	r3, r2
 8002240:	bf24      	itt	cs
 8002242:	68f3      	ldrcs	r3, [r6, #12]
 8002244:	1ad3      	subcs	r3, r2, r3
 8002246:	6073      	str	r3, [r6, #4]
 8002248:	882b      	ldrh	r3, [r5, #0]
 800224a:	f108 0801 	add.w	r8, r8, #1
 800224e:	4598      	cmp	r8, r3
 8002250:	d205      	bcs.n	800225e <ai_platform_network_process+0x34a>
 8002252:	686b      	ldr	r3, [r5, #4]
 8002254:	b11b      	cbz	r3, 800225e <ai_platform_network_process+0x34a>
 8002256:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d1d6      	bne.n	800220c <ai_platform_network_process+0x2f8>
 800225e:	4658      	mov	r0, fp
 8002260:	f000 fdf0 	bl	8002e44 <ai_layers_forward_all>
 8002264:	2f00      	cmp	r7, #0
 8002266:	d032      	beq.n	80022ce <ai_platform_network_process+0x3ba>
 8002268:	883b      	ldrh	r3, [r7, #0]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d02f      	beq.n	80022ce <ai_platform_network_process+0x3ba>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	b36b      	cbz	r3, 80022ce <ai_platform_network_process+0x3ba>
 8002272:	6818      	ldr	r0, [r3, #0]
 8002274:	b358      	cbz	r0, 80022ce <ai_platform_network_process+0x3ba>
 8002276:	f04f 0800 	mov.w	r8, #0
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	6981      	ldr	r1, [r0, #24]
 800227e:	f8d3 a000 	ldr.w	sl, [r3]
 8002282:	680c      	ldr	r4, [r1, #0]
 8002284:	ea4f 1908 	mov.w	r9, r8, lsl #4
 8002288:	eb0a 0609 	add.w	r6, sl, r9
 800228c:	e9d6 c201 	ldrd	ip, r2, [r6, #4]
 8002290:	00a4      	lsls	r4, r4, #2
 8002292:	eb0c 0302 	add.w	r3, ip, r2
 8002296:	d42a      	bmi.n	80022ee <ai_platform_network_process+0x3da>
 8002298:	f85a 2009 	ldr.w	r2, [sl, r9]
 800229c:	4293      	cmp	r3, r2
 800229e:	bf24      	itt	cs
 80022a0:	68f3      	ldrcs	r3, [r6, #12]
 80022a2:	1ad3      	subcs	r3, r2, r3
 80022a4:	6073      	str	r3, [r6, #4]
 80022a6:	6981      	ldr	r1, [r0, #24]
 80022a8:	e9d1 2402 	ldrd	r2, r4, [r1, #8]
 80022ac:	1b12      	subs	r2, r2, r4
 80022ae:	4413      	add	r3, r2
 80022b0:	608b      	str	r3, [r1, #8]
 80022b2:	6983      	ldr	r3, [r0, #24]
 80022b4:	6872      	ldr	r2, [r6, #4]
 80022b6:	60da      	str	r2, [r3, #12]
 80022b8:	883b      	ldrh	r3, [r7, #0]
 80022ba:	f108 0801 	add.w	r8, r8, #1
 80022be:	4598      	cmp	r8, r3
 80022c0:	d205      	bcs.n	80022ce <ai_platform_network_process+0x3ba>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	b11b      	cbz	r3, 80022ce <ai_platform_network_process+0x3ba>
 80022c6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80022ca:	2800      	cmp	r0, #0
 80022cc:	d1d5      	bne.n	800227a <ai_platform_network_process+0x366>
 80022ce:	f8bb 0016 	ldrh.w	r0, [fp, #22]
 80022d2:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 80022d6:	3001      	adds	r0, #1
 80022d8:	b280      	uxth	r0, r0
 80022da:	4283      	cmp	r3, r0
 80022dc:	f8ab 0016 	strh.w	r0, [fp, #22]
 80022e0:	d888      	bhi.n	80021f4 <ai_platform_network_process+0x2e0>
 80022e2:	4683      	mov	fp, r0
 80022e4:	e69e      	b.n	8002024 <ai_platform_network_process+0x110>
 80022e6:	68b2      	ldr	r2, [r6, #8]
 80022e8:	f000 fe7e 	bl	8002fe8 <memcpy>
 80022ec:	e7a2      	b.n	8002234 <ai_platform_network_process+0x320>
 80022ee:	6889      	ldr	r1, [r1, #8]
 80022f0:	4660      	mov	r0, ip
 80022f2:	f000 fe79 	bl	8002fe8 <memcpy>
 80022f6:	e9d6 3101 	ldrd	r3, r1, [r6, #4]
 80022fa:	f85a 2009 	ldr.w	r2, [sl, r9]
 80022fe:	440b      	add	r3, r1
 8002300:	4293      	cmp	r3, r2
 8002302:	bf24      	itt	cs
 8002304:	68f3      	ldrcs	r3, [r6, #12]
 8002306:	1ad3      	subcs	r3, r2, r3
 8002308:	6073      	str	r3, [r6, #4]
 800230a:	e7d5      	b.n	80022b8 <ai_platform_network_process+0x3a4>
 800230c:	2700      	movs	r7, #0
 800230e:	e76c      	b.n	80021ea <ai_platform_network_process+0x2d6>
 8002310:	461d      	mov	r5, r3
 8002312:	461f      	mov	r7, r3
 8002314:	e769      	b.n	80021ea <ai_platform_network_process+0x2d6>
 8002316:	f104 0010 	add.w	r0, r4, #16
 800231a:	2218      	movs	r2, #24
 800231c:	2113      	movs	r1, #19
 800231e:	f000 f805 	bl	800232c <core_set_error>
 8002322:	f04f 0b00 	mov.w	fp, #0
 8002326:	e67d      	b.n	8002024 <ai_platform_network_process+0x110>

08002328 <core_init>:
 8002328:	2001      	movs	r0, #1
 800232a:	4770      	bx	lr

0800232c <core_set_error>:
 800232c:	7803      	ldrb	r3, [r0, #0]
 800232e:	b933      	cbnz	r3, 800233e <core_set_error+0x12>
 8002330:	7001      	strb	r1, [r0, #0]
 8002332:	6803      	ldr	r3, [r0, #0]
 8002334:	f362 231f 	bfi	r3, r2, #8, #24
 8002338:	6003      	str	r3, [r0, #0]
 800233a:	2001      	movs	r0, #1
 800233c:	4770      	bx	lr
 800233e:	2000      	movs	r0, #0
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop

08002344 <ai_dict8_dot_array_f32>:
 8002344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002348:	f8dd c020 	ldr.w	ip, [sp, #32]
 800234c:	ea5f 08dc 	movs.w	r8, ip, lsr #3
 8002350:	f000 80c0 	beq.w	80024d4 <ai_dict8_dot_array_f32+0x190>
 8002354:	f101 0408 	add.w	r4, r1, #8
 8002358:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 800235c:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 80024dc <ai_dict8_dot_array_f32+0x198>
 8002360:	eb04 0e09 	add.w	lr, r4, r9
 8002364:	f103 0520 	add.w	r5, r3, #32
 8002368:	f814 6c07 	ldrb.w	r6, [r4, #-7]
 800236c:	f814 ac08 	ldrb.w	sl, [r4, #-8]
 8002370:	ed15 3a07 	vldr	s6, [r5, #-28]	; 0xffffffe4
 8002374:	ed15 5a08 	vldr	s10, [r5, #-32]	; 0xffffffe0
 8002378:	f814 7c06 	ldrb.w	r7, [r4, #-6]
 800237c:	ed15 4a06 	vldr	s8, [r5, #-24]	; 0xffffffe8
 8002380:	ed15 6a05 	vldr	s12, [r5, #-20]	; 0xffffffec
 8002384:	ed55 3a04 	vldr	s7, [r5, #-16]
 8002388:	ed55 4a03 	vldr	s9, [r5, #-12]
 800238c:	ed55 5a02 	vldr	s11, [r5, #-8]
 8002390:	ed55 6a01 	vldr	s13, [r5, #-4]
 8002394:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8002398:	edd6 7a00 	vldr	s15, [r6]
 800239c:	f814 6c05 	ldrb.w	r6, [r4, #-5]
 80023a0:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 80023a4:	ee67 7a83 	vmul.f32	s15, s15, s6
 80023a8:	ed9a 3a00 	vldr	s6, [sl]
 80023ac:	f814 ac04 	ldrb.w	sl, [r4, #-4]
 80023b0:	eee3 7a05 	vfma.f32	s15, s6, s10
 80023b4:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80023b8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80023bc:	ed97 3a00 	vldr	s6, [r7]
 80023c0:	ed96 5a00 	vldr	s10, [r6]
 80023c4:	f814 6c03 	ldrb.w	r6, [r4, #-3]
 80023c8:	f814 7c02 	ldrb.w	r7, [r4, #-2]
 80023cc:	eee3 7a04 	vfma.f32	s15, s6, s8
 80023d0:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 80023d4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80023d8:	ed9a 3a00 	vldr	s6, [sl]
 80023dc:	ed96 4a00 	vldr	s8, [r6]
 80023e0:	f814 6c01 	ldrb.w	r6, [r4, #-1]
 80023e4:	eee5 7a06 	vfma.f32	s15, s10, s12
 80023e8:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80023ec:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80023f0:	ed97 5a00 	vldr	s10, [r7]
 80023f4:	ed96 6a00 	vldr	s12, [r6]
 80023f8:	eee3 7a23 	vfma.f32	s15, s6, s7
 80023fc:	3408      	adds	r4, #8
 80023fe:	45a6      	cmp	lr, r4
 8002400:	f105 0520 	add.w	r5, r5, #32
 8002404:	eee4 7a24 	vfma.f32	s15, s8, s9
 8002408:	eee5 7a25 	vfma.f32	s15, s10, s11
 800240c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8002410:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002414:	d1a8      	bne.n	8002368 <ai_dict8_dot_array_f32+0x24>
 8002416:	4449      	add	r1, r9
 8002418:	eb03 1348 	add.w	r3, r3, r8, lsl #5
 800241c:	f01c 0c07 	ands.w	ip, ip, #7
 8002420:	d050      	beq.n	80024c4 <ai_dict8_dot_array_f32+0x180>
 8002422:	780c      	ldrb	r4, [r1, #0]
 8002424:	edd3 6a00 	vldr	s13, [r3]
 8002428:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800242c:	edd4 7a00 	vldr	s15, [r4]
 8002430:	f1bc 0f01 	cmp.w	ip, #1
 8002434:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8002438:	d044      	beq.n	80024c4 <ai_dict8_dot_array_f32+0x180>
 800243a:	784c      	ldrb	r4, [r1, #1]
 800243c:	edd3 6a01 	vldr	s13, [r3, #4]
 8002440:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8002444:	edd4 7a00 	vldr	s15, [r4]
 8002448:	f1bc 0f02 	cmp.w	ip, #2
 800244c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8002450:	d038      	beq.n	80024c4 <ai_dict8_dot_array_f32+0x180>
 8002452:	788c      	ldrb	r4, [r1, #2]
 8002454:	edd3 6a02 	vldr	s13, [r3, #8]
 8002458:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800245c:	edd4 7a00 	vldr	s15, [r4]
 8002460:	f1bc 0f03 	cmp.w	ip, #3
 8002464:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8002468:	d02c      	beq.n	80024c4 <ai_dict8_dot_array_f32+0x180>
 800246a:	78cc      	ldrb	r4, [r1, #3]
 800246c:	edd3 6a03 	vldr	s13, [r3, #12]
 8002470:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8002474:	edd4 7a00 	vldr	s15, [r4]
 8002478:	f1bc 0f04 	cmp.w	ip, #4
 800247c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8002480:	d020      	beq.n	80024c4 <ai_dict8_dot_array_f32+0x180>
 8002482:	790c      	ldrb	r4, [r1, #4]
 8002484:	edd3 6a04 	vldr	s13, [r3, #16]
 8002488:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800248c:	edd4 7a00 	vldr	s15, [r4]
 8002490:	f1bc 0f05 	cmp.w	ip, #5
 8002494:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8002498:	d014      	beq.n	80024c4 <ai_dict8_dot_array_f32+0x180>
 800249a:	794c      	ldrb	r4, [r1, #5]
 800249c:	edd3 6a05 	vldr	s13, [r3, #20]
 80024a0:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 80024a4:	edd4 7a00 	vldr	s15, [r4]
 80024a8:	f1bc 0f06 	cmp.w	ip, #6
 80024ac:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80024b0:	d008      	beq.n	80024c4 <ai_dict8_dot_array_f32+0x180>
 80024b2:	7989      	ldrb	r1, [r1, #6]
 80024b4:	edd3 7a06 	vldr	s15, [r3, #24]
 80024b8:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80024bc:	edd2 6a00 	vldr	s13, [r2]
 80024c0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80024c4:	edd0 7a00 	vldr	s15, [r0]
 80024c8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80024cc:	ed80 7a00 	vstr	s14, [r0]
 80024d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80024d4:	ed9f 7a01 	vldr	s14, [pc, #4]	; 80024dc <ai_dict8_dot_array_f32+0x198>
 80024d8:	e7a0      	b.n	800241c <ai_dict8_dot_array_f32+0xd8>
 80024da:	bf00      	nop
 80024dc:	00000000 	.word	0x00000000

080024e0 <ai_dict4_dot_array_f32>:
 80024e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024e4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80024e6:	f027 0c01 	bic.w	ip, r7, #1
 80024ea:	ea5f 08d7 	movs.w	r8, r7, lsr #3
 80024ee:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 80024f2:	f000 80ae 	beq.w	8002652 <ai_dict4_dot_array_f32+0x172>
 80024f6:	1d0d      	adds	r5, r1, #4
 80024f8:	ea4f 0988 	mov.w	r9, r8, lsl #2
 80024fc:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8002658 <ai_dict4_dot_array_f32+0x178>
 8002500:	eb05 0e09 	add.w	lr, r5, r9
 8002504:	f103 0420 	add.w	r4, r3, #32
 8002508:	f815 6c04 	ldrb.w	r6, [r5, #-4]
 800250c:	ed14 3a07 	vldr	s6, [r4, #-28]	; 0xffffffe4
 8002510:	f815 bc03 	ldrb.w	fp, [r5, #-3]
 8002514:	ed54 3a08 	vldr	s7, [r4, #-32]	; 0xffffffe0
 8002518:	ed14 4a06 	vldr	s8, [r4, #-24]	; 0xffffffe8
 800251c:	ed54 4a05 	vldr	s9, [r4, #-20]	; 0xffffffec
 8002520:	ed14 5a04 	vldr	s10, [r4, #-16]
 8002524:	ed54 5a03 	vldr	s11, [r4, #-12]
 8002528:	ed14 6a02 	vldr	s12, [r4, #-8]
 800252c:	ed54 6a01 	vldr	s13, [r4, #-4]
 8002530:	f006 0a0f 	and.w	sl, r6, #15
 8002534:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8002538:	edda 7a00 	vldr	s15, [sl]
 800253c:	f815 ac02 	ldrb.w	sl, [r5, #-2]
 8002540:	0936      	lsrs	r6, r6, #4
 8002542:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8002546:	ee67 7a83 	vmul.f32	s15, s15, s6
 800254a:	ed96 3a00 	vldr	s6, [r6]
 800254e:	ea4f 161b 	mov.w	r6, fp, lsr #4
 8002552:	eee3 7a23 	vfma.f32	s15, s6, s7
 8002556:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800255a:	f00b 0b0f 	and.w	fp, fp, #15
 800255e:	edd6 3a00 	vldr	s7, [r6]
 8002562:	f815 6c01 	ldrb.w	r6, [r5, #-1]
 8002566:	eee3 7a84 	vfma.f32	s15, s7, s8
 800256a:	eb02 0b8b 	add.w	fp, r2, fp, lsl #2
 800256e:	3504      	adds	r5, #4
 8002570:	ed9b 4a00 	vldr	s8, [fp]
 8002574:	ea4f 1b1a 	mov.w	fp, sl, lsr #4
 8002578:	eee4 7a24 	vfma.f32	s15, s8, s9
 800257c:	eb02 0b8b 	add.w	fp, r2, fp, lsl #2
 8002580:	f00a 0a0f 	and.w	sl, sl, #15
 8002584:	eddb 4a00 	vldr	s9, [fp]
 8002588:	eee4 7a85 	vfma.f32	s15, s9, s10
 800258c:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8002590:	45ae      	cmp	lr, r5
 8002592:	ed9a 5a00 	vldr	s10, [sl]
 8002596:	ea4f 1a16 	mov.w	sl, r6, lsr #4
 800259a:	eee5 7a25 	vfma.f32	s15, s10, s11
 800259e:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 80025a2:	f006 060f 	and.w	r6, r6, #15
 80025a6:	edda 5a00 	vldr	s11, [sl]
 80025aa:	eee5 7a86 	vfma.f32	s15, s11, s12
 80025ae:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80025b2:	f104 0420 	add.w	r4, r4, #32
 80025b6:	ed96 6a00 	vldr	s12, [r6]
 80025ba:	eee6 7a26 	vfma.f32	s15, s12, s13
 80025be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025c2:	d1a1      	bne.n	8002508 <ai_dict4_dot_array_f32+0x28>
 80025c4:	4449      	add	r1, r9
 80025c6:	eb03 1348 	add.w	r3, r3, r8, lsl #5
 80025ca:	459c      	cmp	ip, r3
 80025cc:	d92d      	bls.n	800262a <ai_dict4_dot_array_f32+0x14a>
 80025ce:	f10c 0c07 	add.w	ip, ip, #7
 80025d2:	f103 0508 	add.w	r5, r3, #8
 80025d6:	ebac 0c05 	sub.w	ip, ip, r5
 80025da:	f02c 0407 	bic.w	r4, ip, #7
 80025de:	f103 0810 	add.w	r8, r3, #16
 80025e2:	44a0      	add	r8, r4
 80025e4:	f101 3eff 	add.w	lr, r1, #4294967295
 80025e8:	f81e 4f01 	ldrb.w	r4, [lr, #1]!
 80025ec:	ed15 6a01 	vldr	s12, [r5, #-4]
 80025f0:	ed55 6a02 	vldr	s13, [r5, #-8]
 80025f4:	f004 060f 	and.w	r6, r4, #15
 80025f8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80025fc:	0924      	lsrs	r4, r4, #4
 80025fe:	edd6 7a00 	vldr	s15, [r6]
 8002602:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8002606:	ee67 7a86 	vmul.f32	s15, s15, s12
 800260a:	ed94 6a00 	vldr	s12, [r4]
 800260e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8002612:	3508      	adds	r5, #8
 8002614:	45a8      	cmp	r8, r5
 8002616:	ee37 7a27 	vadd.f32	s14, s14, s15
 800261a:	d1e5      	bne.n	80025e8 <ai_dict4_dot_array_f32+0x108>
 800261c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 8002620:	f10c 0c01 	add.w	ip, ip, #1
 8002624:	4461      	add	r1, ip
 8002626:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 800262a:	07fc      	lsls	r4, r7, #31
 800262c:	d509      	bpl.n	8002642 <ai_dict4_dot_array_f32+0x162>
 800262e:	7809      	ldrb	r1, [r1, #0]
 8002630:	edd3 7a00 	vldr	s15, [r3]
 8002634:	090b      	lsrs	r3, r1, #4
 8002636:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800263a:	edd2 6a00 	vldr	s13, [r2]
 800263e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8002642:	edd0 7a00 	vldr	s15, [r0]
 8002646:	ee37 7a87 	vadd.f32	s14, s15, s14
 800264a:	ed80 7a00 	vstr	s14, [r0]
 800264e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002652:	ed9f 7a01 	vldr	s14, [pc, #4]	; 8002658 <ai_dict4_dot_array_f32+0x178>
 8002656:	e7b8      	b.n	80025ca <ai_dict4_dot_array_f32+0xea>
 8002658:	00000000 	.word	0x00000000

0800265c <forward_dense>:
 800265c:	6942      	ldr	r2, [r0, #20]
 800265e:	8813      	ldrh	r3, [r2, #0]
 8002660:	2b00      	cmp	r3, #0
 8002662:	f000 81ca 	beq.w	80029fa <forward_dense+0x39e>
 8002666:	6852      	ldr	r2, [r2, #4]
 8002668:	6850      	ldr	r0, [r2, #4]
 800266a:	b100      	cbz	r0, 800266e <forward_dense+0x12>
 800266c:	6800      	ldr	r0, [r0, #0]
 800266e:	2b01      	cmp	r3, #1
 8002670:	f240 81c0 	bls.w	80029f4 <forward_dense+0x398>
 8002674:	6911      	ldr	r1, [r2, #16]
 8002676:	b101      	cbz	r1, 800267a <forward_dense+0x1e>
 8002678:	6809      	ldr	r1, [r1, #0]
 800267a:	2b02      	cmp	r3, #2
 800267c:	f000 81bf 	beq.w	80029fe <forward_dense+0x3a2>
 8002680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002684:	ed2d 8b10 	vpush	{d8-d15}
 8002688:	69d3      	ldr	r3, [r2, #28]
 800268a:	b091      	sub	sp, #68	; 0x44
 800268c:	2b00      	cmp	r3, #0
 800268e:	f000 820b 	beq.w	8002aa8 <forward_dense+0x44c>
 8002692:	681c      	ldr	r4, [r3, #0]
 8002694:	9408      	str	r4, [sp, #32]
 8002696:	f112 0418 	adds.w	r4, r2, #24
 800269a:	f000 81df 	beq.w	8002a5c <forward_dense+0x400>
 800269e:	8b12      	ldrh	r2, [r2, #24]
 80026a0:	2a01      	cmp	r2, #1
 80026a2:	f240 81fe 	bls.w	8002aa2 <forward_dense+0x446>
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	f000 81da 	beq.w	8002a60 <forward_dense+0x404>
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	9306      	str	r3, [sp, #24]
 80026b0:	9b08      	ldr	r3, [sp, #32]
 80026b2:	68cc      	ldr	r4, [r1, #12]
 80026b4:	699b      	ldr	r3, [r3, #24]
 80026b6:	68c5      	ldr	r5, [r0, #12]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	f8d5 8004 	ldr.w	r8, [r5, #4]
 80026be:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 80026c2:	f3c2 1cc6 	ubfx	ip, r2, #7, #7
 80026c6:	f3c2 5541 	ubfx	r5, r2, #21, #2
 80026ca:	fa4c f505 	asr.w	r5, ip, r5
 80026ce:	f3c2 4243 	ubfx	r2, r2, #17, #4
 80026d2:	950b      	str	r5, [sp, #44]	; 0x2c
 80026d4:	2a04      	cmp	r2, #4
 80026d6:	fb07 f506 	mul.w	r5, r7, r6
 80026da:	6864      	ldr	r4, [r4, #4]
 80026dc:	9507      	str	r5, [sp, #28]
 80026de:	f000 81dd 	beq.w	8002a9c <forward_dense+0x440>
 80026e2:	2a08      	cmp	r2, #8
 80026e4:	f000 81da 	beq.w	8002a9c <forward_dense+0x440>
 80026e8:	f04f 0a00 	mov.w	sl, #0
 80026ec:	698a      	ldr	r2, [r1, #24]
 80026ee:	6981      	ldr	r1, [r0, #24]
 80026f0:	6890      	ldr	r0, [r2, #8]
 80026f2:	9a08      	ldr	r2, [sp, #32]
 80026f4:	9004      	str	r0, [sp, #16]
 80026f6:	6952      	ldr	r2, [r2, #20]
 80026f8:	688f      	ldr	r7, [r1, #8]
 80026fa:	f8d2 9004 	ldr.w	r9, [r2, #4]
 80026fe:	00a2      	lsls	r2, r4, #2
 8002700:	9209      	str	r2, [sp, #36]	; 0x24
 8002702:	1886      	adds	r6, r0, r2
 8002704:	9a07      	ldr	r2, [sp, #28]
 8002706:	2a00      	cmp	r2, #0
 8002708:	f000 81c3 	beq.w	8002a92 <forward_dense+0x436>
 800270c:	f1a8 0210 	sub.w	r2, r8, #16
 8002710:	0912      	lsrs	r2, r2, #4
 8002712:	3201      	adds	r2, #1
 8002714:	0192      	lsls	r2, r2, #6
 8002716:	920c      	str	r2, [sp, #48]	; 0x30
 8002718:	ea4f 0288 	mov.w	r2, r8, lsl #2
 800271c:	920a      	str	r2, [sp, #40]	; 0x28
 800271e:	689d      	ldr	r5, [r3, #8]
 8002720:	9b06      	ldr	r3, [sp, #24]
 8002722:	eddf aad0 	vldr	s21, [pc, #832]	; 8002a64 <forward_dense+0x408>
 8002726:	2200      	movs	r2, #0
 8002728:	9205      	str	r2, [sp, #20]
 800272a:	f008 020f 	and.w	r2, r8, #15
 800272e:	920d      	str	r2, [sp, #52]	; 0x34
 8002730:	2b00      	cmp	r3, #0
 8002732:	d043      	beq.n	80027bc <forward_dense+0x160>
 8002734:	699b      	ldr	r3, [r3, #24]
 8002736:	689c      	ldr	r4, [r3, #8]
 8002738:	9b04      	ldr	r3, [sp, #16]
 800273a:	f1ba 0f00 	cmp.w	sl, #0
 800273e:	d042      	beq.n	80027c6 <forward_dense+0x16a>
 8002740:	42b3      	cmp	r3, r6
 8002742:	d22a      	bcs.n	800279a <forward_dense+0x13e>
 8002744:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002746:	469b      	mov	fp, r3
 8002748:	ab0f      	add	r3, sp, #60	; 0x3c
 800274a:	9303      	str	r3, [sp, #12]
 800274c:	2a04      	cmp	r2, #4
 800274e:	4633      	mov	r3, r6
 8002750:	4646      	mov	r6, r8
 8002752:	4698      	mov	r8, r3
 8002754:	f000 8156 	beq.w	8002a04 <forward_dense+0x3a8>
 8002758:	2c00      	cmp	r4, #0
 800275a:	f000 8185 	beq.w	8002a68 <forward_dense+0x40c>
 800275e:	f8d4 c000 	ldr.w	ip, [r4]
 8002762:	9803      	ldr	r0, [sp, #12]
 8002764:	9600      	str	r6, [sp, #0]
 8002766:	463b      	mov	r3, r7
 8002768:	4629      	mov	r1, r5
 800276a:	4652      	mov	r2, sl
 800276c:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 8002770:	f7ff fde8 	bl	8002344 <ai_dict8_dot_array_f32>
 8002774:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002776:	f84b 3b04 	str.w	r3, [fp], #4
 800277a:	45c3      	cmp	fp, r8
 800277c:	f104 0404 	add.w	r4, r4, #4
 8002780:	444d      	add	r5, r9
 8002782:	d3e9      	bcc.n	8002758 <forward_dense+0xfc>
 8002784:	4643      	mov	r3, r8
 8002786:	46b0      	mov	r8, r6
 8002788:	461e      	mov	r6, r3
 800278a:	9a04      	ldr	r2, [sp, #16]
 800278c:	43d3      	mvns	r3, r2
 800278e:	4433      	add	r3, r6
 8002790:	f023 0303 	bic.w	r3, r3, #3
 8002794:	3304      	adds	r3, #4
 8002796:	18d3      	adds	r3, r2, r3
 8002798:	9304      	str	r3, [sp, #16]
 800279a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800279c:	9b05      	ldr	r3, [sp, #20]
 800279e:	4417      	add	r7, r2
 80027a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80027a2:	4416      	add	r6, r2
 80027a4:	9a07      	ldr	r2, [sp, #28]
 80027a6:	3301      	adds	r3, #1
 80027a8:	4293      	cmp	r3, r2
 80027aa:	9305      	str	r3, [sp, #20]
 80027ac:	f000 8171 	beq.w	8002a92 <forward_dense+0x436>
 80027b0:	9b08      	ldr	r3, [sp, #32]
 80027b2:	699b      	ldr	r3, [r3, #24]
 80027b4:	689d      	ldr	r5, [r3, #8]
 80027b6:	9b06      	ldr	r3, [sp, #24]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d1bb      	bne.n	8002734 <forward_dense+0xd8>
 80027bc:	461c      	mov	r4, r3
 80027be:	9b04      	ldr	r3, [sp, #16]
 80027c0:	f1ba 0f00 	cmp.w	sl, #0
 80027c4:	d1bc      	bne.n	8002740 <forward_dense+0xe4>
 80027c6:	42b3      	cmp	r3, r6
 80027c8:	d2e7      	bcs.n	800279a <forward_dense+0x13e>
 80027ca:	4618      	mov	r0, r3
 80027cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80027ce:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 80027d2:	eb07 0c03 	add.w	ip, r7, r3
 80027d6:	469e      	mov	lr, r3
 80027d8:	2c00      	cmp	r4, #0
 80027da:	f000 80ff 	beq.w	80029dc <forward_dense+0x380>
 80027de:	f1b8 0f0f 	cmp.w	r8, #15
 80027e2:	edd4 fa00 	vldr	s31, [r4]
 80027e6:	eddf 6a9f 	vldr	s13, [pc, #636]	; 8002a64 <forward_dense+0x408>
 80027ea:	f104 0404 	add.w	r4, r4, #4
 80027ee:	f240 80fd 	bls.w	80029ec <forward_dense+0x390>
 80027f2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80027f6:	f105 0340 	add.w	r3, r5, #64	; 0x40
 80027fa:	4641      	mov	r1, r8
 80027fc:	ed13 fa0f 	vldr	s30, [r3, #-60]	; 0xffffffc4
 8002800:	ed52 7a0f 	vldr	s15, [r2, #-60]	; 0xffffffc4
 8002804:	ed53 ea10 	vldr	s29, [r3, #-64]	; 0xffffffc0
 8002808:	ed12 ea10 	vldr	s28, [r2, #-64]	; 0xffffffc0
 800280c:	ed52 da0e 	vldr	s27, [r2, #-56]	; 0xffffffc8
 8002810:	ed12 da0d 	vldr	s26, [r2, #-52]	; 0xffffffcc
 8002814:	ed53 ca0d 	vldr	s25, [r3, #-52]	; 0xffffffcc
 8002818:	ed12 ca0c 	vldr	s24, [r2, #-48]	; 0xffffffd0
 800281c:	ed53 ba0c 	vldr	s23, [r3, #-48]	; 0xffffffd0
 8002820:	ed13 ba0b 	vldr	s22, [r3, #-44]	; 0xffffffd4
 8002824:	ed12 aa0b 	vldr	s20, [r2, #-44]	; 0xffffffd4
 8002828:	ed52 9a0a 	vldr	s19, [r2, #-40]	; 0xffffffd8
 800282c:	ed13 9a0a 	vldr	s18, [r3, #-40]	; 0xffffffd8
 8002830:	ed52 8a09 	vldr	s17, [r2, #-36]	; 0xffffffdc
 8002834:	ed13 8a09 	vldr	s16, [r3, #-36]	; 0xffffffdc
 8002838:	ed13 0a08 	vldr	s0, [r3, #-32]	; 0xffffffe0
 800283c:	ed52 0a08 	vldr	s1, [r2, #-32]	; 0xffffffe0
 8002840:	ed13 1a07 	vldr	s2, [r3, #-28]	; 0xffffffe4
 8002844:	ed52 1a07 	vldr	s3, [r2, #-28]	; 0xffffffe4
 8002848:	ed13 2a06 	vldr	s4, [r3, #-24]	; 0xffffffe8
 800284c:	ed52 2a06 	vldr	s5, [r2, #-24]	; 0xffffffe8
 8002850:	ed12 3a05 	vldr	s6, [r2, #-20]	; 0xffffffec
 8002854:	ed53 3a05 	vldr	s7, [r3, #-20]	; 0xffffffec
 8002858:	ed13 4a04 	vldr	s8, [r3, #-16]
 800285c:	ed52 4a04 	vldr	s9, [r2, #-16]
 8002860:	ed12 5a03 	vldr	s10, [r2, #-12]
 8002864:	ed53 5a03 	vldr	s11, [r3, #-12]
 8002868:	ed12 6a02 	vldr	s12, [r2, #-8]
 800286c:	ed13 7a02 	vldr	s14, [r3, #-8]
 8002870:	ee67 7a8f 	vmul.f32	s15, s15, s30
 8002874:	ed13 fa0e 	vldr	s30, [r3, #-56]	; 0xffffffc8
 8002878:	eeee 7a8e 	vfma.f32	s15, s29, s28
 800287c:	3910      	subs	r1, #16
 800287e:	290f      	cmp	r1, #15
 8002880:	ed53 ea01 	vldr	s29, [r3, #-4]
 8002884:	ed12 ea01 	vldr	s28, [r2, #-4]
 8002888:	eeed 7a8f 	vfma.f32	s15, s27, s30
 800288c:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8002890:	f102 0240 	add.w	r2, r2, #64	; 0x40
 8002894:	eeed 7a2c 	vfma.f32	s15, s26, s25
 8002898:	eeec 7a2b 	vfma.f32	s15, s24, s23
 800289c:	eeeb 7a0a 	vfma.f32	s15, s22, s20
 80028a0:	eee9 7a89 	vfma.f32	s15, s19, s18
 80028a4:	eee8 7a88 	vfma.f32	s15, s17, s16
 80028a8:	eee0 7a20 	vfma.f32	s15, s0, s1
 80028ac:	eee1 7a21 	vfma.f32	s15, s2, s3
 80028b0:	eee2 7a22 	vfma.f32	s15, s4, s5
 80028b4:	eee3 7a23 	vfma.f32	s15, s6, s7
 80028b8:	eee4 7a24 	vfma.f32	s15, s8, s9
 80028bc:	eee5 7a25 	vfma.f32	s15, s10, s11
 80028c0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80028c4:	eeee 7a8e 	vfma.f32	s15, s29, s28
 80028c8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80028cc:	d896      	bhi.n	80027fc <forward_dense+0x1a0>
 80028ce:	eb05 010e 	add.w	r1, r5, lr
 80028d2:	465b      	mov	r3, fp
 80028d4:	4662      	mov	r2, ip
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d075      	beq.n	80029c6 <forward_dense+0x36a>
 80028da:	ed91 7a00 	vldr	s14, [r1]
 80028de:	edd2 7a00 	vldr	s15, [r2]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80028e8:	d06d      	beq.n	80029c6 <forward_dense+0x36a>
 80028ea:	ed91 7a01 	vldr	s14, [r1, #4]
 80028ee:	edd2 7a01 	vldr	s15, [r2, #4]
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80028f8:	d065      	beq.n	80029c6 <forward_dense+0x36a>
 80028fa:	ed91 7a02 	vldr	s14, [r1, #8]
 80028fe:	edd2 7a02 	vldr	s15, [r2, #8]
 8002902:	2b03      	cmp	r3, #3
 8002904:	eee7 6a27 	vfma.f32	s13, s14, s15
 8002908:	d05d      	beq.n	80029c6 <forward_dense+0x36a>
 800290a:	ed91 7a03 	vldr	s14, [r1, #12]
 800290e:	edd2 7a03 	vldr	s15, [r2, #12]
 8002912:	2b04      	cmp	r3, #4
 8002914:	eee7 6a27 	vfma.f32	s13, s14, s15
 8002918:	d055      	beq.n	80029c6 <forward_dense+0x36a>
 800291a:	ed91 7a04 	vldr	s14, [r1, #16]
 800291e:	edd2 7a04 	vldr	s15, [r2, #16]
 8002922:	2b05      	cmp	r3, #5
 8002924:	eee7 6a27 	vfma.f32	s13, s14, s15
 8002928:	d04d      	beq.n	80029c6 <forward_dense+0x36a>
 800292a:	ed91 7a05 	vldr	s14, [r1, #20]
 800292e:	edd2 7a05 	vldr	s15, [r2, #20]
 8002932:	2b06      	cmp	r3, #6
 8002934:	eee7 6a27 	vfma.f32	s13, s14, s15
 8002938:	d045      	beq.n	80029c6 <forward_dense+0x36a>
 800293a:	ed91 7a06 	vldr	s14, [r1, #24]
 800293e:	edd2 7a06 	vldr	s15, [r2, #24]
 8002942:	2b07      	cmp	r3, #7
 8002944:	eee7 6a27 	vfma.f32	s13, s14, s15
 8002948:	d03d      	beq.n	80029c6 <forward_dense+0x36a>
 800294a:	ed91 7a07 	vldr	s14, [r1, #28]
 800294e:	edd2 7a07 	vldr	s15, [r2, #28]
 8002952:	2b08      	cmp	r3, #8
 8002954:	eee7 6a27 	vfma.f32	s13, s14, s15
 8002958:	d035      	beq.n	80029c6 <forward_dense+0x36a>
 800295a:	ed91 7a08 	vldr	s14, [r1, #32]
 800295e:	edd2 7a08 	vldr	s15, [r2, #32]
 8002962:	2b09      	cmp	r3, #9
 8002964:	eee7 6a27 	vfma.f32	s13, s14, s15
 8002968:	d02d      	beq.n	80029c6 <forward_dense+0x36a>
 800296a:	ed91 7a09 	vldr	s14, [r1, #36]	; 0x24
 800296e:	edd2 7a09 	vldr	s15, [r2, #36]	; 0x24
 8002972:	2b0a      	cmp	r3, #10
 8002974:	eee7 6a27 	vfma.f32	s13, s14, s15
 8002978:	d025      	beq.n	80029c6 <forward_dense+0x36a>
 800297a:	ed91 7a0a 	vldr	s14, [r1, #40]	; 0x28
 800297e:	edd2 7a0a 	vldr	s15, [r2, #40]	; 0x28
 8002982:	2b0b      	cmp	r3, #11
 8002984:	eee7 6a27 	vfma.f32	s13, s14, s15
 8002988:	d01d      	beq.n	80029c6 <forward_dense+0x36a>
 800298a:	ed91 7a0b 	vldr	s14, [r1, #44]	; 0x2c
 800298e:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 8002992:	2b0c      	cmp	r3, #12
 8002994:	eee7 6a27 	vfma.f32	s13, s14, s15
 8002998:	d015      	beq.n	80029c6 <forward_dense+0x36a>
 800299a:	ed91 7a0c 	vldr	s14, [r1, #48]	; 0x30
 800299e:	edd2 7a0c 	vldr	s15, [r2, #48]	; 0x30
 80029a2:	2b0d      	cmp	r3, #13
 80029a4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80029a8:	d00d      	beq.n	80029c6 <forward_dense+0x36a>
 80029aa:	ed91 7a0d 	vldr	s14, [r1, #52]	; 0x34
 80029ae:	edd2 7a0d 	vldr	s15, [r2, #52]	; 0x34
 80029b2:	2b0e      	cmp	r3, #14
 80029b4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80029b8:	d005      	beq.n	80029c6 <forward_dense+0x36a>
 80029ba:	ed91 7a0e 	vldr	s14, [r1, #56]	; 0x38
 80029be:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 80029c2:	eee7 6a27 	vfma.f32	s13, s14, s15
 80029c6:	444d      	add	r5, r9
 80029c8:	ee7f 6aa6 	vadd.f32	s13, s31, s13
 80029cc:	ece0 6a01 	vstmia	r0!, {s13}
 80029d0:	42b0      	cmp	r0, r6
 80029d2:	f4bf aeda 	bcs.w	800278a <forward_dense+0x12e>
 80029d6:	2c00      	cmp	r4, #0
 80029d8:	f47f af01 	bne.w	80027de <forward_dense+0x182>
 80029dc:	f1b8 0f0f 	cmp.w	r8, #15
 80029e0:	eef0 fa6a 	vmov.f32	s31, s21
 80029e4:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8002a64 <forward_dense+0x408>
 80029e8:	f63f af03 	bhi.w	80027f2 <forward_dense+0x196>
 80029ec:	4643      	mov	r3, r8
 80029ee:	4629      	mov	r1, r5
 80029f0:	463a      	mov	r2, r7
 80029f2:	e770      	b.n	80028d6 <forward_dense+0x27a>
 80029f4:	2300      	movs	r3, #0
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	deff      	udf	#255	; 0xff
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	deff      	udf	#255	; 0xff
 80029fe:	2300      	movs	r3, #0
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	deff      	udf	#255	; 0xff
 8002a04:	b1ac      	cbz	r4, 8002a32 <forward_dense+0x3d6>
 8002a06:	f8d4 c000 	ldr.w	ip, [r4]
 8002a0a:	9803      	ldr	r0, [sp, #12]
 8002a0c:	9600      	str	r6, [sp, #0]
 8002a0e:	463b      	mov	r3, r7
 8002a10:	4629      	mov	r1, r5
 8002a12:	4652      	mov	r2, sl
 8002a14:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 8002a18:	f7ff fd62 	bl	80024e0 <ai_dict4_dot_array_f32>
 8002a1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002a1e:	f84b 3b04 	str.w	r3, [fp], #4
 8002a22:	45c3      	cmp	fp, r8
 8002a24:	f104 0404 	add.w	r4, r4, #4
 8002a28:	444d      	add	r5, r9
 8002a2a:	f4bf aeab 	bcs.w	8002784 <forward_dense+0x128>
 8002a2e:	2c00      	cmp	r4, #0
 8002a30:	d1e9      	bne.n	8002a06 <forward_dense+0x3aa>
 8002a32:	4634      	mov	r4, r6
 8002a34:	4646      	mov	r6, r8
 8002a36:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8002a3a:	9400      	str	r4, [sp, #0]
 8002a3c:	463b      	mov	r3, r7
 8002a3e:	4629      	mov	r1, r5
 8002a40:	4652      	mov	r2, sl
 8002a42:	4640      	mov	r0, r8
 8002a44:	edcd aa0f 	vstr	s21, [sp, #60]	; 0x3c
 8002a48:	f7ff fd4a 	bl	80024e0 <ai_dict4_dot_array_f32>
 8002a4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002a4e:	f84b 3b04 	str.w	r3, [fp], #4
 8002a52:	45b3      	cmp	fp, r6
 8002a54:	444d      	add	r5, r9
 8002a56:	d3f0      	bcc.n	8002a3a <forward_dense+0x3de>
 8002a58:	46a0      	mov	r8, r4
 8002a5a:	e696      	b.n	800278a <forward_dense+0x12e>
 8002a5c:	9406      	str	r4, [sp, #24]
 8002a5e:	e627      	b.n	80026b0 <forward_dense+0x54>
 8002a60:	9306      	str	r3, [sp, #24]
 8002a62:	e625      	b.n	80026b0 <forward_dense+0x54>
 8002a64:	00000000 	.word	0x00000000
 8002a68:	4634      	mov	r4, r6
 8002a6a:	4646      	mov	r6, r8
 8002a6c:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8002a70:	9400      	str	r4, [sp, #0]
 8002a72:	463b      	mov	r3, r7
 8002a74:	4629      	mov	r1, r5
 8002a76:	4652      	mov	r2, sl
 8002a78:	4640      	mov	r0, r8
 8002a7a:	edcd aa0f 	vstr	s21, [sp, #60]	; 0x3c
 8002a7e:	f7ff fc61 	bl	8002344 <ai_dict8_dot_array_f32>
 8002a82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002a84:	f84b 3b04 	str.w	r3, [fp], #4
 8002a88:	45b3      	cmp	fp, r6
 8002a8a:	444d      	add	r5, r9
 8002a8c:	d3f0      	bcc.n	8002a70 <forward_dense+0x414>
 8002a8e:	46a0      	mov	r8, r4
 8002a90:	e67b      	b.n	800278a <forward_dense+0x12e>
 8002a92:	b011      	add	sp, #68	; 0x44
 8002a94:	ecbd 8b10 	vpop	{d8-d15}
 8002a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a9c:	f8d3 a00c 	ldr.w	sl, [r3, #12]
 8002aa0:	e624      	b.n	80026ec <forward_dense+0x90>
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	9306      	str	r3, [sp, #24]
 8002aa6:	e603      	b.n	80026b0 <forward_dense+0x54>
 8002aa8:	9308      	str	r3, [sp, #32]
 8002aaa:	e5f4      	b.n	8002696 <forward_dense+0x3a>

08002aac <nl_func_relu_generic_array_f32>:
 8002aac:	b430      	push	{r4, r5}
 8002aae:	edd3 6a02 	vldr	s13, [r3, #8]
 8002ab2:	6880      	ldr	r0, [r0, #8]
 8002ab4:	688c      	ldr	r4, [r1, #8]
 8002ab6:	ed93 7a00 	vldr	s14, [r3]
 8002aba:	ed93 6a01 	vldr	s12, [r3, #4]
 8002abe:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8002ac2:	3a01      	subs	r2, #1
 8002ac4:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8002ac8:	0092      	lsls	r2, r2, #2
 8002aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ace:	4410      	add	r0, r2
 8002ad0:	4422      	add	r2, r4
 8002ad2:	d421      	bmi.n	8002b18 <nl_func_relu_generic_array_f32+0x6c>
 8002ad4:	42a2      	cmp	r2, r4
 8002ad6:	d33d      	bcc.n	8002b54 <nl_func_relu_generic_array_f32+0xa8>
 8002ad8:	1d13      	adds	r3, r2, #4
 8002ada:	1d02      	adds	r2, r0, #4
 8002adc:	e010      	b.n	8002b00 <nl_func_relu_generic_array_f32+0x54>
 8002ade:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ae6:	ee77 5ac7 	vsub.f32	s11, s15, s14
 8002aea:	dd01      	ble.n	8002af0 <nl_func_relu_generic_array_f32+0x44>
 8002aec:	ee65 7a86 	vmul.f32	s15, s11, s12
 8002af0:	ed62 7a01 	vstmdb	r2!, {s15}
 8002af4:	6888      	ldr	r0, [r1, #8]
 8002af6:	f1a3 0408 	sub.w	r4, r3, #8
 8002afa:	4284      	cmp	r4, r0
 8002afc:	462b      	mov	r3, r5
 8002afe:	d329      	bcc.n	8002b54 <nl_func_relu_generic_array_f32+0xa8>
 8002b00:	ed53 7a01 	vldr	s15, [r3, #-4]
 8002b04:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002b08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b0c:	f1a3 0504 	sub.w	r5, r3, #4
 8002b10:	dce5      	bgt.n	8002ade <nl_func_relu_generic_array_f32+0x32>
 8002b12:	eef0 7a66 	vmov.f32	s15, s13
 8002b16:	e7eb      	b.n	8002af0 <nl_func_relu_generic_array_f32+0x44>
 8002b18:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8002b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b20:	d01a      	beq.n	8002b58 <nl_func_relu_generic_array_f32+0xac>
 8002b22:	42a2      	cmp	r2, r4
 8002b24:	d316      	bcc.n	8002b54 <nl_func_relu_generic_array_f32+0xa8>
 8002b26:	1d13      	adds	r3, r2, #4
 8002b28:	1d02      	adds	r2, r0, #4
 8002b2a:	ed53 7a01 	vldr	s15, [r3, #-4]
 8002b2e:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8002b32:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b36:	f1a3 0408 	sub.w	r4, r3, #8
 8002b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b3e:	f1a3 0004 	sub.w	r0, r3, #4
 8002b42:	ee66 6a86 	vmul.f32	s13, s13, s12
 8002b46:	4623      	mov	r3, r4
 8002b48:	d51e      	bpl.n	8002b88 <nl_func_relu_generic_array_f32+0xdc>
 8002b4a:	ed62 6a01 	vstmdb	r2!, {s13}
 8002b4e:	688b      	ldr	r3, [r1, #8]
 8002b50:	42a3      	cmp	r3, r4
 8002b52:	d91e      	bls.n	8002b92 <nl_func_relu_generic_array_f32+0xe6>
 8002b54:	bc30      	pop	{r4, r5}
 8002b56:	4770      	bx	lr
 8002b58:	42a2      	cmp	r2, r4
 8002b5a:	d3fb      	bcc.n	8002b54 <nl_func_relu_generic_array_f32+0xa8>
 8002b5c:	1d13      	adds	r3, r2, #4
 8002b5e:	2500      	movs	r5, #0
 8002b60:	1d02      	adds	r2, r0, #4
 8002b62:	ed53 7a01 	vldr	s15, [r3, #-4]
 8002b66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b6a:	f1a3 0408 	sub.w	r4, r3, #8
 8002b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b72:	f1a3 0004 	sub.w	r0, r3, #4
 8002b76:	4623      	mov	r3, r4
 8002b78:	d80d      	bhi.n	8002b96 <nl_func_relu_generic_array_f32+0xea>
 8002b7a:	ed62 7a01 	vstmdb	r2!, {s15}
 8002b7e:	688b      	ldr	r3, [r1, #8]
 8002b80:	42a3      	cmp	r3, r4
 8002b82:	d8e7      	bhi.n	8002b54 <nl_func_relu_generic_array_f32+0xa8>
 8002b84:	4603      	mov	r3, r0
 8002b86:	e7ec      	b.n	8002b62 <nl_func_relu_generic_array_f32+0xb6>
 8002b88:	ed62 7a01 	vstmdb	r2!, {s15}
 8002b8c:	688c      	ldr	r4, [r1, #8]
 8002b8e:	429c      	cmp	r4, r3
 8002b90:	d8e0      	bhi.n	8002b54 <nl_func_relu_generic_array_f32+0xa8>
 8002b92:	4603      	mov	r3, r0
 8002b94:	e7c9      	b.n	8002b2a <nl_func_relu_generic_array_f32+0x7e>
 8002b96:	f842 5d04 	str.w	r5, [r2, #-4]!
 8002b9a:	688c      	ldr	r4, [r1, #8]
 8002b9c:	429c      	cmp	r4, r3
 8002b9e:	d8d9      	bhi.n	8002b54 <nl_func_relu_generic_array_f32+0xa8>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	e7de      	b.n	8002b62 <nl_func_relu_generic_array_f32+0xb6>

08002ba4 <forward_relu>:
 8002ba4:	6942      	ldr	r2, [r0, #20]
 8002ba6:	8813      	ldrh	r3, [r2, #0]
 8002ba8:	b33b      	cbz	r3, 8002bfa <forward_relu+0x56>
 8002baa:	b470      	push	{r4, r5, r6}
 8002bac:	6852      	ldr	r2, [r2, #4]
 8002bae:	6856      	ldr	r6, [r2, #4]
 8002bb0:	b106      	cbz	r6, 8002bb4 <forward_relu+0x10>
 8002bb2:	6836      	ldr	r6, [r6, #0]
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d91d      	bls.n	8002bf4 <forward_relu+0x50>
 8002bb8:	6913      	ldr	r3, [r2, #16]
 8002bba:	b103      	cbz	r3, 8002bbe <forward_relu+0x1a>
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	6982      	ldr	r2, [r0, #24]
 8002bc0:	68b4      	ldr	r4, [r6, #8]
 8002bc2:	6998      	ldr	r0, [r3, #24]
 8002bc4:	69b1      	ldr	r1, [r6, #24]
 8002bc6:	f3c4 2417 	ubfx	r4, r4, #8, #24
 8002bca:	2a00      	cmp	r2, #0
 8002bcc:	d041      	beq.n	8002c52 <forward_relu+0xae>
 8002bce:	e9d2 5301 	ldrd	r5, r3, [r2, #4]
 8002bd2:	2d01      	cmp	r5, #1
 8002bd4:	d013      	beq.n	8002bfe <forward_relu+0x5a>
 8002bd6:	2c00      	cmp	r4, #0
 8002bd8:	d06f      	beq.n	8002cba <forward_relu+0x116>
 8002bda:	68f6      	ldr	r6, [r6, #12]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8002be2:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8002be6:	42a6      	cmp	r6, r4
 8002be8:	fb05 f202 	mul.w	r2, r5, r2
 8002bec:	d1f9      	bne.n	8002be2 <forward_relu+0x3e>
 8002bee:	bc70      	pop	{r4, r5, r6}
 8002bf0:	f7ff bf5c 	b.w	8002aac <nl_func_relu_generic_array_f32>
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	deff      	udf	#255	; 0xff
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	deff      	udf	#255	; 0xff
 8002bfe:	6880      	ldr	r0, [r0, #8]
 8002c00:	688a      	ldr	r2, [r1, #8]
 8002c02:	ed93 7a00 	vldr	s14, [r3]
 8002c06:	b184      	cbz	r4, 8002c2a <forward_relu+0x86>
 8002c08:	68f6      	ldr	r6, [r6, #12]
 8002c0a:	462b      	mov	r3, r5
 8002c0c:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8002c10:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8002c14:	42a6      	cmp	r6, r4
 8002c16:	fb05 f303 	mul.w	r3, r5, r3
 8002c1a:	d1f9      	bne.n	8002c10 <forward_relu+0x6c>
 8002c1c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002c20:	3b01      	subs	r3, #1
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	18d2      	adds	r2, r2, r3
 8002c26:	4418      	add	r0, r3
 8002c28:	d23d      	bcs.n	8002ca6 <forward_relu+0x102>
 8002c2a:	1d13      	adds	r3, r2, #4
 8002c2c:	2500      	movs	r5, #0
 8002c2e:	1d02      	adds	r2, r0, #4
 8002c30:	ed53 7a01 	vldr	s15, [r3, #-4]
 8002c34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c3c:	f1a3 0004 	sub.w	r0, r3, #4
 8002c40:	d833      	bhi.n	8002caa <forward_relu+0x106>
 8002c42:	ed62 7a01 	vstmdb	r2!, {s15}
 8002c46:	688c      	ldr	r4, [r1, #8]
 8002c48:	3b08      	subs	r3, #8
 8002c4a:	429c      	cmp	r4, r3
 8002c4c:	d82b      	bhi.n	8002ca6 <forward_relu+0x102>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	e7ee      	b.n	8002c30 <forward_relu+0x8c>
 8002c52:	6880      	ldr	r0, [r0, #8]
 8002c54:	688b      	ldr	r3, [r1, #8]
 8002c56:	b184      	cbz	r4, 8002c7a <forward_relu+0xd6>
 8002c58:	68f6      	ldr	r6, [r6, #12]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8002c60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8002c64:	42a6      	cmp	r6, r4
 8002c66:	fb05 f202 	mul.w	r2, r5, r2
 8002c6a:	d1f9      	bne.n	8002c60 <forward_relu+0xbc>
 8002c6c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8002c70:	3a01      	subs	r2, #1
 8002c72:	0092      	lsls	r2, r2, #2
 8002c74:	189b      	adds	r3, r3, r2
 8002c76:	4410      	add	r0, r2
 8002c78:	d215      	bcs.n	8002ca6 <forward_relu+0x102>
 8002c7a:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8002cc0 <forward_relu+0x11c>
 8002c7e:	3304      	adds	r3, #4
 8002c80:	3004      	adds	r0, #4
 8002c82:	ed53 7a01 	vldr	s15, [r3, #-4]
 8002c86:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c8e:	bfb8      	it	lt
 8002c90:	eef0 7a47 	vmovlt.f32	s15, s14
 8002c94:	ed60 7a01 	vstmdb	r0!, {s15}
 8002c98:	688c      	ldr	r4, [r1, #8]
 8002c9a:	f1a3 0208 	sub.w	r2, r3, #8
 8002c9e:	4294      	cmp	r4, r2
 8002ca0:	f1a3 0304 	sub.w	r3, r3, #4
 8002ca4:	d9ed      	bls.n	8002c82 <forward_relu+0xde>
 8002ca6:	bc70      	pop	{r4, r5, r6}
 8002ca8:	4770      	bx	lr
 8002caa:	f842 5d04 	str.w	r5, [r2, #-4]!
 8002cae:	688c      	ldr	r4, [r1, #8]
 8002cb0:	3b08      	subs	r3, #8
 8002cb2:	429c      	cmp	r4, r3
 8002cb4:	d8f7      	bhi.n	8002ca6 <forward_relu+0x102>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	e7ba      	b.n	8002c30 <forward_relu+0x8c>
 8002cba:	2201      	movs	r2, #1
 8002cbc:	e797      	b.n	8002bee <forward_relu+0x4a>
 8002cbe:	bf00      	nop
 8002cc0:	00000000 	.word	0x00000000

08002cc4 <forward_sm>:
 8002cc4:	6942      	ldr	r2, [r0, #20]
 8002cc6:	8813      	ldrh	r3, [r2, #0]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	f000 808a 	beq.w	8002de2 <forward_sm+0x11e>
 8002cce:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002cd2:	ed2d 8b04 	vpush	{d8-d9}
 8002cd6:	6852      	ldr	r2, [r2, #4]
 8002cd8:	6855      	ldr	r5, [r2, #4]
 8002cda:	b085      	sub	sp, #20
 8002cdc:	b105      	cbz	r5, 8002ce0 <forward_sm+0x1c>
 8002cde:	682d      	ldr	r5, [r5, #0]
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d976      	bls.n	8002dd2 <forward_sm+0x10e>
 8002ce4:	6913      	ldr	r3, [r2, #16]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d071      	beq.n	8002dce <forward_sm+0x10a>
 8002cea:	681f      	ldr	r7, [r3, #0]
 8002cec:	68ec      	ldr	r4, [r5, #12]
 8002cee:	68fa      	ldr	r2, [r7, #12]
 8002cf0:	68ab      	ldr	r3, [r5, #8]
 8002cf2:	6850      	ldr	r0, [r2, #4]
 8002cf4:	6862      	ldr	r2, [r4, #4]
 8002cf6:	9201      	str	r2, [sp, #4]
 8002cf8:	0a1b      	lsrs	r3, r3, #8
 8002cfa:	d074      	beq.n	8002de6 <forward_sm+0x122>
 8002cfc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002d00:	2201      	movs	r2, #1
 8002d02:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8002d06:	429c      	cmp	r4, r3
 8002d08:	fb01 f202 	mul.w	r2, r1, r2
 8002d0c:	d1f9      	bne.n	8002d02 <forward_sm+0x3e>
 8002d0e:	69ae      	ldr	r6, [r5, #24]
 8002d10:	f8d7 9018 	ldr.w	r9, [r7, #24]
 8002d14:	9f01      	ldr	r7, [sp, #4]
 8002d16:	68b5      	ldr	r5, [r6, #8]
 8002d18:	68f3      	ldr	r3, [r6, #12]
 8002d1a:	f8d9 4008 	ldr.w	r4, [r9, #8]
 8002d1e:	1bd1      	subs	r1, r2, r7
 8002d20:	eb05 0581 	add.w	r5, r5, r1, lsl #2
 8002d24:	1a12      	subs	r2, r2, r0
 8002d26:	429d      	cmp	r5, r3
 8002d28:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8002d2c:	d345      	bcc.n	8002dba <forward_sm+0xf6>
 8002d2e:	00bb      	lsls	r3, r7, #2
 8002d30:	ea4f 0880 	mov.w	r8, r0, lsl #2
 8002d34:	9300      	str	r3, [sp, #0]
 8002d36:	f1c8 0200 	rsb	r2, r8, #0
 8002d3a:	425b      	negs	r3, r3
 8002d3c:	9203      	str	r2, [sp, #12]
 8002d3e:	9302      	str	r3, [sp, #8]
 8002d40:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 8002d44:	60b5      	str	r5, [r6, #8]
 8002d46:	9b01      	ldr	r3, [sp, #4]
 8002d48:	f8c9 4008 	str.w	r4, [r9, #8]
 8002d4c:	68b2      	ldr	r2, [r6, #8]
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	ed92 8a00 	vldr	s16, [r2]
 8002d54:	d940      	bls.n	8002dd8 <forward_sm+0x114>
 8002d56:	9900      	ldr	r1, [sp, #0]
 8002d58:	1d13      	adds	r3, r2, #4
 8002d5a:	1857      	adds	r7, r2, r1
 8002d5c:	ecf3 7a01 	vldmia	r3!, {s15}
 8002d60:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8002d64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d68:	bfb8      	it	lt
 8002d6a:	eeb0 8a67 	vmovlt.f32	s16, s15
 8002d6e:	429f      	cmp	r7, r3
 8002d70:	d1f4      	bne.n	8002d5c <forward_sm+0x98>
 8002d72:	eddf 8a1e 	vldr	s17, [pc, #120]	; 8002dec <forward_sm+0x128>
 8002d76:	4692      	mov	sl, r2
 8002d78:	46a3      	mov	fp, r4
 8002d7a:	46a0      	mov	r8, r4
 8002d7c:	ecba 0a01 	vldmia	sl!, {s0}
 8002d80:	ee30 0a48 	vsub.f32	s0, s0, s16
 8002d84:	f000 f944 	bl	8003010 <expf>
 8002d88:	4557      	cmp	r7, sl
 8002d8a:	eca8 0a01 	vstmia	r8!, {s0}
 8002d8e:	ee78 8a80 	vadd.f32	s17, s17, s0
 8002d92:	d1f3      	bne.n	8002d7c <forward_sm+0xb8>
 8002d94:	ee89 7a28 	vdiv.f32	s14, s18, s17
 8002d98:	9b00      	ldr	r3, [sp, #0]
 8002d9a:	18e2      	adds	r2, r4, r3
 8002d9c:	eddb 7a00 	vldr	s15, [fp]
 8002da0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002da4:	eceb 7a01 	vstmia	fp!, {s15}
 8002da8:	455a      	cmp	r2, fp
 8002daa:	d1f7      	bne.n	8002d9c <forward_sm+0xd8>
 8002dac:	9a02      	ldr	r2, [sp, #8]
 8002dae:	68f3      	ldr	r3, [r6, #12]
 8002db0:	4415      	add	r5, r2
 8002db2:	9a03      	ldr	r2, [sp, #12]
 8002db4:	429d      	cmp	r5, r3
 8002db6:	4414      	add	r4, r2
 8002db8:	d2c4      	bcs.n	8002d44 <forward_sm+0x80>
 8002dba:	60b3      	str	r3, [r6, #8]
 8002dbc:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8002dc0:	f8c9 3008 	str.w	r3, [r9, #8]
 8002dc4:	b005      	add	sp, #20
 8002dc6:	ecbd 8b04 	vpop	{d8-d9}
 8002dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	deff      	udf	#255	; 0xff
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	deff      	udf	#255	; 0xff
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d0e7      	beq.n	8002dac <forward_sm+0xe8>
 8002ddc:	9b00      	ldr	r3, [sp, #0]
 8002dde:	18d7      	adds	r7, r2, r3
 8002de0:	e7c7      	b.n	8002d72 <forward_sm+0xae>
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	deff      	udf	#255	; 0xff
 8002de6:	2201      	movs	r2, #1
 8002de8:	e791      	b.n	8002d0e <forward_sm+0x4a>
 8002dea:	bf00      	nop
 8002dec:	00000000 	.word	0x00000000

08002df0 <ai_check_custom_types>:
 8002df0:	4b13      	ldr	r3, [pc, #76]	; (8002e40 <ai_check_custom_types+0x50>)
 8002df2:	b082      	sub	sp, #8
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	9301      	str	r3, [sp, #4]
 8002df8:	b118      	cbz	r0, 8002e02 <ai_check_custom_types+0x12>
 8002dfa:	7803      	ldrb	r3, [r0, #0]
 8002dfc:	2b03      	cmp	r3, #3
 8002dfe:	d002      	beq.n	8002e06 <ai_check_custom_types+0x16>
 8002e00:	2000      	movs	r0, #0
 8002e02:	b002      	add	sp, #8
 8002e04:	4770      	bx	lr
 8002e06:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d004      	beq.n	8002e18 <ai_check_custom_types+0x28>
 8002e0e:	2001      	movs	r0, #1
 8002e10:	f080 0001 	eor.w	r0, r0, #1
 8002e14:	b002      	add	sp, #8
 8002e16:	4770      	bx	lr
 8002e18:	7842      	ldrb	r2, [r0, #1]
 8002e1a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	f100 0001 	add.w	r0, r0, #1
 8002e24:	d1f3      	bne.n	8002e0e <ai_check_custom_types+0x1e>
 8002e26:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8002e2a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8002e2e:	429a      	cmp	r2, r3
 8002e30:	d1ed      	bne.n	8002e0e <ai_check_custom_types+0x1e>
 8002e32:	7842      	ldrb	r2, [r0, #1]
 8002e34:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d1e8      	bne.n	8002e0e <ai_check_custom_types+0x1e>
 8002e3c:	2000      	movs	r0, #0
 8002e3e:	e7e7      	b.n	8002e10 <ai_check_custom_types+0x20>
 8002e40:	08003398 	.word	0x08003398

08002e44 <ai_layers_forward_all>:
 8002e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e46:	6d86      	ldr	r6, [r0, #88]	; 0x58
 8002e48:	6d05      	ldr	r5, [r0, #80]	; 0x50
 8002e4a:	4604      	mov	r4, r0
 8002e4c:	b31e      	cbz	r6, 8002e96 <ai_layers_forward_all+0x52>
 8002e4e:	b1cd      	cbz	r5, 8002e84 <ai_layers_forward_all+0x40>
 8002e50:	6545      	str	r5, [r0, #84]	; 0x54
 8002e52:	4629      	mov	r1, r5
 8002e54:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8002e56:	2001      	movs	r0, #1
 8002e58:	47b0      	blx	r6
 8002e5a:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8002e5c:	2700      	movs	r7, #0
 8002e5e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002e60:	2002      	movs	r0, #2
 8002e62:	47b0      	blx	r6
 8002e64:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8002e66:	692b      	ldr	r3, [r5, #16]
 8002e68:	4628      	mov	r0, r5
 8002e6a:	4798      	blx	r3
 8002e6c:	68eb      	ldr	r3, [r5, #12]
 8002e6e:	429d      	cmp	r5, r3
 8002e70:	f04f 0003 	mov.w	r0, #3
 8002e74:	4619      	mov	r1, r3
 8002e76:	d006      	beq.n	8002e86 <ai_layers_forward_all+0x42>
 8002e78:	6563      	str	r3, [r4, #84]	; 0x54
 8002e7a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002e7c:	47b0      	blx	r6
 8002e7e:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8002e80:	2900      	cmp	r1, #0
 8002e82:	d1ec      	bne.n	8002e5e <ai_layers_forward_all+0x1a>
 8002e84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e86:	2100      	movs	r1, #0
 8002e88:	6567      	str	r7, [r4, #84]	; 0x54
 8002e8a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002e8c:	47b0      	blx	r6
 8002e8e:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8002e90:	2900      	cmp	r1, #0
 8002e92:	d1e4      	bne.n	8002e5e <ai_layers_forward_all+0x1a>
 8002e94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e96:	2d00      	cmp	r5, #0
 8002e98:	d0f4      	beq.n	8002e84 <ai_layers_forward_all+0x40>
 8002e9a:	6545      	str	r5, [r0, #84]	; 0x54
 8002e9c:	692b      	ldr	r3, [r5, #16]
 8002e9e:	4628      	mov	r0, r5
 8002ea0:	4798      	blx	r3
 8002ea2:	68eb      	ldr	r3, [r5, #12]
 8002ea4:	42ab      	cmp	r3, r5
 8002ea6:	d004      	beq.n	8002eb2 <ai_layers_forward_all+0x6e>
 8002ea8:	6563      	str	r3, [r4, #84]	; 0x54
 8002eaa:	461d      	mov	r5, r3
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d1f5      	bne.n	8002e9c <ai_layers_forward_all+0x58>
 8002eb0:	e7e8      	b.n	8002e84 <ai_layers_forward_all+0x40>
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	6563      	str	r3, [r4, #84]	; 0x54
 8002eb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002eb8 <ai_array_to_buffer_fmt>:
 8002eb8:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d01f      	beq.n	8002f00 <ai_array_to_buffer_fmt+0x48>
 8002ec0:	4a1c      	ldr	r2, [pc, #112]	; (8002f34 <ai_array_to_buffer_fmt+0x7c>)
 8002ec2:	f020 437e 	bic.w	r3, r0, #4261412864	; 0xfe000000
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d00a      	beq.n	8002ee0 <ai_array_to_buffer_fmt+0x28>
 8002eca:	dc0d      	bgt.n	8002ee8 <ai_array_to_buffer_fmt+0x30>
 8002ecc:	4a1a      	ldr	r2, [pc, #104]	; (8002f38 <ai_array_to_buffer_fmt+0x80>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d006      	beq.n	8002ee0 <ai_array_to_buffer_fmt+0x28>
 8002ed2:	dd1d      	ble.n	8002f10 <ai_array_to_buffer_fmt+0x58>
 8002ed4:	4a19      	ldr	r2, [pc, #100]	; (8002f3c <ai_array_to_buffer_fmt+0x84>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d002      	beq.n	8002ee0 <ai_array_to_buffer_fmt+0x28>
 8002eda:	320f      	adds	r2, #15
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d10d      	bne.n	8002efc <ai_array_to_buffer_fmt+0x44>
 8002ee0:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8002ee4:	4318      	orrs	r0, r3
 8002ee6:	4770      	bx	lr
 8002ee8:	4a15      	ldr	r2, [pc, #84]	; (8002f40 <ai_array_to_buffer_fmt+0x88>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d0f8      	beq.n	8002ee0 <ai_array_to_buffer_fmt+0x28>
 8002eee:	dd18      	ble.n	8002f22 <ai_array_to_buffer_fmt+0x6a>
 8002ef0:	4a14      	ldr	r2, [pc, #80]	; (8002f44 <ai_array_to_buffer_fmt+0x8c>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d0f4      	beq.n	8002ee0 <ai_array_to_buffer_fmt+0x28>
 8002ef6:	4a14      	ldr	r2, [pc, #80]	; (8002f48 <ai_array_to_buffer_fmt+0x90>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d0f1      	beq.n	8002ee0 <ai_array_to_buffer_fmt+0x28>
 8002efc:	2340      	movs	r3, #64	; 0x40
 8002efe:	e7ef      	b.n	8002ee0 <ai_array_to_buffer_fmt+0x28>
 8002f00:	4b12      	ldr	r3, [pc, #72]	; (8002f4c <ai_array_to_buffer_fmt+0x94>)
 8002f02:	4003      	ands	r3, r0
 8002f04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f08:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8002f0c:	4318      	orrs	r0, r3
 8002f0e:	4770      	bx	lr
 8002f10:	f2a2 4207 	subw	r2, r2, #1031	; 0x407
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d0e3      	beq.n	8002ee0 <ai_array_to_buffer_fmt+0x28>
 8002f18:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d0df      	beq.n	8002ee0 <ai_array_to_buffer_fmt+0x28>
 8002f20:	e7ec      	b.n	8002efc <ai_array_to_buffer_fmt+0x44>
 8002f22:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d0da      	beq.n	8002ee0 <ai_array_to_buffer_fmt+0x28>
 8002f2a:	3207      	adds	r2, #7
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d0d7      	beq.n	8002ee0 <ai_array_to_buffer_fmt+0x28>
 8002f30:	e7e4      	b.n	8002efc <ai_array_to_buffer_fmt+0x44>
 8002f32:	bf00      	nop
 8002f34:	00840040 	.word	0x00840040
 8002f38:	00040447 	.word	0x00040447
 8002f3c:	00040840 	.word	0x00040840
 8002f40:	00840840 	.word	0x00840840
 8002f44:	0084084f 	.word	0x0084084f
 8002f48:	01821040 	.word	0x01821040
 8002f4c:	00803fff 	.word	0x00803fff

08002f50 <ai_array_get_byte_size>:
 8002f50:	b1c1      	cbz	r1, 8002f84 <ai_array_get_byte_size+0x34>
 8002f52:	f3c0 3282 	ubfx	r2, r0, #14, #3
 8002f56:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8002f5a:	4413      	add	r3, r2
 8002f5c:	fb01 f103 	mul.w	r1, r1, r3
 8002f60:	f3c0 5241 	ubfx	r2, r0, #21, #2
 8002f64:	3107      	adds	r1, #7
 8002f66:	f3c0 4043 	ubfx	r0, r0, #17, #4
 8002f6a:	f021 0107 	bic.w	r1, r1, #7
 8002f6e:	2804      	cmp	r0, #4
 8002f70:	fa21 f102 	lsr.w	r1, r1, r2
 8002f74:	d008      	beq.n	8002f88 <ai_array_get_byte_size+0x38>
 8002f76:	2808      	cmp	r0, #8
 8002f78:	d101      	bne.n	8002f7e <ai_array_get_byte_size+0x2e>
 8002f7a:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 8002f7e:	3107      	adds	r1, #7
 8002f80:	08c8      	lsrs	r0, r1, #3
 8002f82:	4770      	bx	lr
 8002f84:	4608      	mov	r0, r1
 8002f86:	4770      	bx	lr
 8002f88:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 8002f8c:	3107      	adds	r1, #7
 8002f8e:	08c8      	lsrs	r0, r1, #3
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop

08002f94 <__errno>:
 8002f94:	4b01      	ldr	r3, [pc, #4]	; (8002f9c <__errno+0x8>)
 8002f96:	6818      	ldr	r0, [r3, #0]
 8002f98:	4770      	bx	lr
 8002f9a:	bf00      	nop
 8002f9c:	20001300 	.word	0x20001300

08002fa0 <__libc_init_array>:
 8002fa0:	b570      	push	{r4, r5, r6, lr}
 8002fa2:	4e0d      	ldr	r6, [pc, #52]	; (8002fd8 <__libc_init_array+0x38>)
 8002fa4:	4c0d      	ldr	r4, [pc, #52]	; (8002fdc <__libc_init_array+0x3c>)
 8002fa6:	1ba4      	subs	r4, r4, r6
 8002fa8:	10a4      	asrs	r4, r4, #2
 8002faa:	2500      	movs	r5, #0
 8002fac:	42a5      	cmp	r5, r4
 8002fae:	d109      	bne.n	8002fc4 <__libc_init_array+0x24>
 8002fb0:	4e0b      	ldr	r6, [pc, #44]	; (8002fe0 <__libc_init_array+0x40>)
 8002fb2:	4c0c      	ldr	r4, [pc, #48]	; (8002fe4 <__libc_init_array+0x44>)
 8002fb4:	f000 f986 	bl	80032c4 <_init>
 8002fb8:	1ba4      	subs	r4, r4, r6
 8002fba:	10a4      	asrs	r4, r4, #2
 8002fbc:	2500      	movs	r5, #0
 8002fbe:	42a5      	cmp	r5, r4
 8002fc0:	d105      	bne.n	8002fce <__libc_init_array+0x2e>
 8002fc2:	bd70      	pop	{r4, r5, r6, pc}
 8002fc4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002fc8:	4798      	blx	r3
 8002fca:	3501      	adds	r5, #1
 8002fcc:	e7ee      	b.n	8002fac <__libc_init_array+0xc>
 8002fce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002fd2:	4798      	blx	r3
 8002fd4:	3501      	adds	r5, #1
 8002fd6:	e7f2      	b.n	8002fbe <__libc_init_array+0x1e>
 8002fd8:	08076c2c 	.word	0x08076c2c
 8002fdc:	08076c2c 	.word	0x08076c2c
 8002fe0:	08076c2c 	.word	0x08076c2c
 8002fe4:	08076c30 	.word	0x08076c30

08002fe8 <memcpy>:
 8002fe8:	b510      	push	{r4, lr}
 8002fea:	1e43      	subs	r3, r0, #1
 8002fec:	440a      	add	r2, r1
 8002fee:	4291      	cmp	r1, r2
 8002ff0:	d100      	bne.n	8002ff4 <memcpy+0xc>
 8002ff2:	bd10      	pop	{r4, pc}
 8002ff4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002ff8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002ffc:	e7f7      	b.n	8002fee <memcpy+0x6>

08002ffe <memset>:
 8002ffe:	4402      	add	r2, r0
 8003000:	4603      	mov	r3, r0
 8003002:	4293      	cmp	r3, r2
 8003004:	d100      	bne.n	8003008 <memset+0xa>
 8003006:	4770      	bx	lr
 8003008:	f803 1b01 	strb.w	r1, [r3], #1
 800300c:	e7f9      	b.n	8003002 <memset+0x4>
	...

08003010 <expf>:
 8003010:	b530      	push	{r4, r5, lr}
 8003012:	ed2d 8b02 	vpush	{d8}
 8003016:	4d35      	ldr	r5, [pc, #212]	; (80030ec <expf+0xdc>)
 8003018:	b08b      	sub	sp, #44	; 0x2c
 800301a:	eeb0 8a40 	vmov.f32	s16, s0
 800301e:	f000 f871 	bl	8003104 <__ieee754_expf>
 8003022:	f995 3000 	ldrsb.w	r3, [r5]
 8003026:	3301      	adds	r3, #1
 8003028:	ee10 4a10 	vmov	r4, s0
 800302c:	d030      	beq.n	8003090 <expf+0x80>
 800302e:	eeb0 0a48 	vmov.f32	s0, s16
 8003032:	f000 f93d 	bl	80032b0 <finitef>
 8003036:	b358      	cbz	r0, 8003090 <expf+0x80>
 8003038:	eddf 7a2d 	vldr	s15, [pc, #180]	; 80030f0 <expf+0xe0>
 800303c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8003040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003044:	dd35      	ble.n	80030b2 <expf+0xa2>
 8003046:	2303      	movs	r3, #3
 8003048:	9300      	str	r3, [sp, #0]
 800304a:	4b2a      	ldr	r3, [pc, #168]	; (80030f4 <expf+0xe4>)
 800304c:	9301      	str	r3, [sp, #4]
 800304e:	ee18 0a10 	vmov	r0, s16
 8003052:	2300      	movs	r3, #0
 8003054:	9308      	str	r3, [sp, #32]
 8003056:	f7fd fa1b 	bl	8000490 <__aeabi_f2d>
 800305a:	f995 3000 	ldrsb.w	r3, [r5]
 800305e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003062:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003066:	b9cb      	cbnz	r3, 800309c <expf+0x8c>
 8003068:	4b23      	ldr	r3, [pc, #140]	; (80030f8 <expf+0xe8>)
 800306a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800306e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003072:	4668      	mov	r0, sp
 8003074:	f000 f91a 	bl	80032ac <matherr>
 8003078:	b1b0      	cbz	r0, 80030a8 <expf+0x98>
 800307a:	9b08      	ldr	r3, [sp, #32]
 800307c:	b11b      	cbz	r3, 8003086 <expf+0x76>
 800307e:	f7ff ff89 	bl	8002f94 <__errno>
 8003082:	9b08      	ldr	r3, [sp, #32]
 8003084:	6003      	str	r3, [r0, #0]
 8003086:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800308a:	f7fd fa59 	bl	8000540 <__aeabi_d2f>
 800308e:	4604      	mov	r4, r0
 8003090:	ee00 4a10 	vmov	s0, r4
 8003094:	b00b      	add	sp, #44	; 0x2c
 8003096:	ecbd 8b02 	vpop	{d8}
 800309a:	bd30      	pop	{r4, r5, pc}
 800309c:	4917      	ldr	r1, [pc, #92]	; (80030fc <expf+0xec>)
 800309e:	2000      	movs	r0, #0
 80030a0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80030a4:	2b02      	cmp	r3, #2
 80030a6:	d1e4      	bne.n	8003072 <expf+0x62>
 80030a8:	f7ff ff74 	bl	8002f94 <__errno>
 80030ac:	2322      	movs	r3, #34	; 0x22
 80030ae:	6003      	str	r3, [r0, #0]
 80030b0:	e7e3      	b.n	800307a <expf+0x6a>
 80030b2:	eddf 7a13 	vldr	s15, [pc, #76]	; 8003100 <expf+0xf0>
 80030b6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80030ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030be:	d5e7      	bpl.n	8003090 <expf+0x80>
 80030c0:	2304      	movs	r3, #4
 80030c2:	9300      	str	r3, [sp, #0]
 80030c4:	4b0b      	ldr	r3, [pc, #44]	; (80030f4 <expf+0xe4>)
 80030c6:	9301      	str	r3, [sp, #4]
 80030c8:	ee18 0a10 	vmov	r0, s16
 80030cc:	2300      	movs	r3, #0
 80030ce:	9308      	str	r3, [sp, #32]
 80030d0:	f7fd f9de 	bl	8000490 <__aeabi_f2d>
 80030d4:	2300      	movs	r3, #0
 80030d6:	2200      	movs	r2, #0
 80030d8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80030dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80030e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80030e4:	f995 3000 	ldrsb.w	r3, [r5]
 80030e8:	e7dc      	b.n	80030a4 <expf+0x94>
 80030ea:	bf00      	nop
 80030ec:	20001364 	.word	0x20001364
 80030f0:	42b17180 	.word	0x42b17180
 80030f4:	08076c04 	.word	0x08076c04
 80030f8:	47efffff 	.word	0x47efffff
 80030fc:	7ff00000 	.word	0x7ff00000
 8003100:	c2cff1b5 	.word	0xc2cff1b5

08003104 <__ieee754_expf>:
 8003104:	ee10 2a10 	vmov	r2, s0
 8003108:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800310c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8003110:	d902      	bls.n	8003118 <__ieee754_expf+0x14>
 8003112:	ee30 0a00 	vadd.f32	s0, s0, s0
 8003116:	4770      	bx	lr
 8003118:	ea4f 73d2 	mov.w	r3, r2, lsr #31
 800311c:	d106      	bne.n	800312c <__ieee754_expf+0x28>
 800311e:	eddf 7a51 	vldr	s15, [pc, #324]	; 8003264 <__ieee754_expf+0x160>
 8003122:	2b00      	cmp	r3, #0
 8003124:	bf18      	it	ne
 8003126:	eeb0 0a67 	vmovne.f32	s0, s15
 800312a:	4770      	bx	lr
 800312c:	484e      	ldr	r0, [pc, #312]	; (8003268 <__ieee754_expf+0x164>)
 800312e:	4282      	cmp	r2, r0
 8003130:	dd04      	ble.n	800313c <__ieee754_expf+0x38>
 8003132:	ed9f 0a4e 	vldr	s0, [pc, #312]	; 800326c <__ieee754_expf+0x168>
 8003136:	ee20 0a00 	vmul.f32	s0, s0, s0
 800313a:	4770      	bx	lr
 800313c:	2a00      	cmp	r2, #0
 800313e:	da03      	bge.n	8003148 <__ieee754_expf+0x44>
 8003140:	4a4b      	ldr	r2, [pc, #300]	; (8003270 <__ieee754_expf+0x16c>)
 8003142:	4291      	cmp	r1, r2
 8003144:	f200 808a 	bhi.w	800325c <__ieee754_expf+0x158>
 8003148:	4a4a      	ldr	r2, [pc, #296]	; (8003274 <__ieee754_expf+0x170>)
 800314a:	4291      	cmp	r1, r2
 800314c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8003150:	d954      	bls.n	80031fc <__ieee754_expf+0xf8>
 8003152:	4a49      	ldr	r2, [pc, #292]	; (8003278 <__ieee754_expf+0x174>)
 8003154:	4291      	cmp	r1, r2
 8003156:	ea4f 0283 	mov.w	r2, r3, lsl #2
 800315a:	d836      	bhi.n	80031ca <__ieee754_expf+0xc6>
 800315c:	4947      	ldr	r1, [pc, #284]	; (800327c <__ieee754_expf+0x178>)
 800315e:	4411      	add	r1, r2
 8003160:	ed91 7a00 	vldr	s14, [r1]
 8003164:	4946      	ldr	r1, [pc, #280]	; (8003280 <__ieee754_expf+0x17c>)
 8003166:	440a      	add	r2, r1
 8003168:	edd2 7a00 	vldr	s15, [r2]
 800316c:	ee30 7a47 	vsub.f32	s14, s0, s14
 8003170:	f1c3 0201 	rsb	r2, r3, #1
 8003174:	1ad2      	subs	r2, r2, r3
 8003176:	ee37 0a67 	vsub.f32	s0, s14, s15
 800317a:	ee60 6a00 	vmul.f32	s13, s0, s0
 800317e:	eddf 5a41 	vldr	s11, [pc, #260]	; 8003284 <__ieee754_expf+0x180>
 8003182:	ed9f 5a41 	vldr	s10, [pc, #260]	; 8003288 <__ieee754_expf+0x184>
 8003186:	eea6 5aa5 	vfma.f32	s10, s13, s11
 800318a:	eddf 5a40 	vldr	s11, [pc, #256]	; 800328c <__ieee754_expf+0x188>
 800318e:	eee5 5a26 	vfma.f32	s11, s10, s13
 8003192:	ed9f 5a3f 	vldr	s10, [pc, #252]	; 8003290 <__ieee754_expf+0x18c>
 8003196:	eea5 5aa6 	vfma.f32	s10, s11, s13
 800319a:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8003294 <__ieee754_expf+0x190>
 800319e:	eee5 5a26 	vfma.f32	s11, s10, s13
 80031a2:	eeb0 5a40 	vmov.f32	s10, s0
 80031a6:	eea5 5ae6 	vfms.f32	s10, s11, s13
 80031aa:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 80031ae:	eef0 6a45 	vmov.f32	s13, s10
 80031b2:	ee20 5a05 	vmul.f32	s10, s0, s10
 80031b6:	bb92      	cbnz	r2, 800321e <__ieee754_expf+0x11a>
 80031b8:	ee76 6ae5 	vsub.f32	s13, s13, s11
 80031bc:	eec5 7a26 	vdiv.f32	s15, s10, s13
 80031c0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80031c4:	ee36 0a40 	vsub.f32	s0, s12, s0
 80031c8:	4770      	bx	lr
 80031ca:	4b33      	ldr	r3, [pc, #204]	; (8003298 <__ieee754_expf+0x194>)
 80031cc:	ed9f 7a33 	vldr	s14, [pc, #204]	; 800329c <__ieee754_expf+0x198>
 80031d0:	4413      	add	r3, r2
 80031d2:	edd3 7a00 	vldr	s15, [r3]
 80031d6:	eee0 7a07 	vfma.f32	s15, s0, s14
 80031da:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80032a0 <__ieee754_expf+0x19c>
 80031de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80031e2:	ee17 2a90 	vmov	r2, s15
 80031e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031ea:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80031ee:	eeb0 7a40 	vmov.f32	s14, s0
 80031f2:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 80032a4 <__ieee754_expf+0x1a0>
 80031f6:	ee67 7a80 	vmul.f32	s15, s15, s0
 80031fa:	e7bc      	b.n	8003176 <__ieee754_expf+0x72>
 80031fc:	f1b1 5f46 	cmp.w	r1, #830472192	; 0x31800000
 8003200:	d20b      	bcs.n	800321a <__ieee754_expf+0x116>
 8003202:	eddf 6a1a 	vldr	s13, [pc, #104]	; 800326c <__ieee754_expf+0x168>
 8003206:	ee70 6a26 	vadd.f32	s13, s0, s13
 800320a:	eef4 6ac6 	vcmpe.f32	s13, s12
 800320e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003212:	dd02      	ble.n	800321a <__ieee754_expf+0x116>
 8003214:	ee30 0a06 	vadd.f32	s0, s0, s12
 8003218:	4770      	bx	lr
 800321a:	2200      	movs	r2, #0
 800321c:	e7ad      	b.n	800317a <__ieee754_expf+0x76>
 800321e:	ee75 6ae6 	vsub.f32	s13, s11, s13
 8003222:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 8003226:	ee85 0a26 	vdiv.f32	s0, s10, s13
 800322a:	bfb8      	it	lt
 800322c:	3264      	addlt	r2, #100	; 0x64
 800322e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8003232:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8003236:	ee76 7a40 	vsub.f32	s15, s12, s0
 800323a:	ee17 3a90 	vmov	r3, s15
 800323e:	bfab      	itete	ge
 8003240:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8003244:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8003248:	ee00 3a10 	vmovge	s0, r3
 800324c:	eddf 7a16 	vldrlt	s15, [pc, #88]	; 80032a8 <__ieee754_expf+0x1a4>
 8003250:	bfbc      	itt	lt
 8003252:	ee00 3a10 	vmovlt	s0, r3
 8003256:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800325a:	4770      	bx	lr
 800325c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8003264 <__ieee754_expf+0x160>
 8003260:	4770      	bx	lr
 8003262:	bf00      	nop
 8003264:	00000000 	.word	0x00000000
 8003268:	42b17217 	.word	0x42b17217
 800326c:	7149f2ca 	.word	0x7149f2ca
 8003270:	42cff1b5 	.word	0x42cff1b5
 8003274:	3eb17218 	.word	0x3eb17218
 8003278:	3f851591 	.word	0x3f851591
 800327c:	08076c14 	.word	0x08076c14
 8003280:	08076c1c 	.word	0x08076c1c
 8003284:	3331bb4c 	.word	0x3331bb4c
 8003288:	b5ddea0e 	.word	0xb5ddea0e
 800328c:	388ab355 	.word	0x388ab355
 8003290:	bb360b61 	.word	0xbb360b61
 8003294:	3e2aaaab 	.word	0x3e2aaaab
 8003298:	08076c0c 	.word	0x08076c0c
 800329c:	3fb8aa3b 	.word	0x3fb8aa3b
 80032a0:	3f317180 	.word	0x3f317180
 80032a4:	3717f7d1 	.word	0x3717f7d1
 80032a8:	0d800000 	.word	0x0d800000

080032ac <matherr>:
 80032ac:	2000      	movs	r0, #0
 80032ae:	4770      	bx	lr

080032b0 <finitef>:
 80032b0:	ee10 3a10 	vmov	r3, s0
 80032b4:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 80032b8:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 80032bc:	bfac      	ite	ge
 80032be:	2000      	movge	r0, #0
 80032c0:	2001      	movlt	r0, #1
 80032c2:	4770      	bx	lr

080032c4 <_init>:
 80032c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032c6:	bf00      	nop
 80032c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032ca:	bc08      	pop	{r3}
 80032cc:	469e      	mov	lr, r3
 80032ce:	4770      	bx	lr

080032d0 <_fini>:
 80032d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032d2:	bf00      	nop
 80032d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032d6:	bc08      	pop	{r3}
 80032d8:	469e      	mov	lr, r3
 80032da:	4770      	bx	lr
