	component Design1 is
		port (
			clk_clk                                      : in  std_logic                    := 'X';             -- clk
			pio_miliseconds_0_external_connection_export : out std_logic_vector(6 downto 0);                    -- export
			pio_miliseconds_1_external_connection_export : out std_logic_vector(6 downto 0);                    -- export
			pio_minutes_0_external_connection_export     : out std_logic_vector(6 downto 0);                    -- export
			pio_minutes_1_external_connection_export     : out std_logic_vector(6 downto 0);                    -- export
			pio_seconds_0_external_connection_export     : out std_logic_vector(6 downto 0);                    -- export
			pio_seconds_1_external_connection_export     : out std_logic_vector(6 downto 0);                    -- export
			pio_selectmode_0_external_connection_export  : in  std_logic_vector(1 downto 0) := (others => 'X'); -- export
			pio_start_0_external_connection_export       : in  std_logic                    := 'X';             -- export
			pio_stop_0_external_connection_export        : in  std_logic                    := 'X';             -- export
			reset_reset_n                                : in  std_logic                    := 'X'              -- reset_n
		);
	end component Design1;

