; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "emulator-only/mbc1/multicart_rom_8Mb.gb".

[labels]
01:4001 print_load_font
01:400e print_string
01:4018 print_a
01:4022 print_newline
01:402d print_digit
01:403a print_regs
01:4043 _print_sl_data0
01:4049 _print_sl_out0
01:4056 _print_sl_data1
01:405c _print_sl_out1
01:406e _print_sl_data2
01:4074 _print_sl_out2
01:4081 _print_sl_data3
01:4087 _print_sl_out3
01:4099 _print_sl_data4
01:409f _print_sl_out4
01:40ac _print_sl_data5
01:40b2 _print_sl_out5
01:40c4 _print_sl_data6
01:40ca _print_sl_out6
01:40d7 _print_sl_data7
01:40dd _print_sl_out7
01:4134 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:4924 memcpy
01:492d memset
01:4936 memcmp
01:4944 clear_wram
01:494e clear_vram
01:4958 clear_oam
01:4962 disable_lcd_safe
01:4968 _wait_ly_0
01:496e _wait_ly_1
01:4977 reset_screen
01:498b process_results
01:49a0 _wait_ly_2
01:49a6 _wait_ly_3
01:49bc _print_results_halt_0
01:49c0 _process_results_cb
01:49cb _print_sl_data8
01:49d5 _print_sl_out8
01:49ef _print_sl_data9
01:49fa _print_sl_out9
01:4a12 _print_sl_data10
01:4a1e _print_sl_out10
01:4a1f dump_mem
01:4a3e _dump_mem_line
01:4a69 _check_asserts
01:4a77 _print_sl_data11
01:4a7a _print_sl_out11
01:4a86 _print_sl_data12
01:4a88 _print_sl_out12
01:4a90 _print_sl_data13
01:4a93 _print_sl_out13
01:4a9d __check_assert_fail0
01:4aa8 _print_sl_data14
01:4aab _print_sl_out14
01:4aae __check_assert_ok0
01:4ab6 _print_sl_data15
01:4abb _print_sl_out15
01:4abd __check_assert_skip0
01:4ac5 _print_sl_data16
01:4acd _print_sl_out16
01:4acd __check_assert_out0
01:4ad9 _print_sl_data17
01:4adb _print_sl_out17
01:4ae3 _print_sl_data18
01:4ae6 _print_sl_out18
01:4af0 __check_assert_fail1
01:4afb _print_sl_data19
01:4afe _print_sl_out19
01:4b01 __check_assert_ok1
01:4b09 _print_sl_data20
01:4b0e _print_sl_out20
01:4b10 __check_assert_skip1
01:4b18 _print_sl_data21
01:4b20 _print_sl_out21
01:4b20 __check_assert_out1
01:4b2b _print_sl_data22
01:4b2e _print_sl_out22
01:4b3a _print_sl_data23
01:4b3c _print_sl_out23
01:4b44 _print_sl_data24
01:4b47 _print_sl_out24
01:4b51 __check_assert_fail2
01:4b5c _print_sl_data25
01:4b5f _print_sl_out25
01:4b62 __check_assert_ok2
01:4b6a _print_sl_data26
01:4b6f _print_sl_out26
01:4b71 __check_assert_skip2
01:4b79 _print_sl_data27
01:4b81 _print_sl_out27
01:4b81 __check_assert_out2
01:4b8d _print_sl_data28
01:4b8f _print_sl_out28
01:4b97 _print_sl_data29
01:4b9a _print_sl_out29
01:4ba4 __check_assert_fail3
01:4baf _print_sl_data30
01:4bb2 _print_sl_out30
01:4bb5 __check_assert_ok3
01:4bbd _print_sl_data31
01:4bc2 _print_sl_out31
01:4bc4 __check_assert_skip3
01:4bcc _print_sl_data32
01:4bd4 _print_sl_out32
01:4bd4 __check_assert_out3
01:4bdf _print_sl_data33
01:4be2 _print_sl_out33
01:4bee _print_sl_data34
01:4bf0 _print_sl_out34
01:4bf8 _print_sl_data35
01:4bfb _print_sl_out35
01:4c05 __check_assert_fail4
01:4c10 _print_sl_data36
01:4c13 _print_sl_out36
01:4c16 __check_assert_ok4
01:4c1e _print_sl_data37
01:4c23 _print_sl_out37
01:4c25 __check_assert_skip4
01:4c2d _print_sl_data38
01:4c35 _print_sl_out38
01:4c35 __check_assert_out4
01:4c41 _print_sl_data39
01:4c43 _print_sl_out39
01:4c4b _print_sl_data40
01:4c4e _print_sl_out40
01:4c58 __check_assert_fail5
01:4c63 _print_sl_data41
01:4c66 _print_sl_out41
01:4c69 __check_assert_ok5
01:4c71 _print_sl_data42
01:4c76 _print_sl_out42
01:4c78 __check_assert_skip5
01:4c80 _print_sl_data43
01:4c88 _print_sl_out43
01:4c88 __check_assert_out5
01:4c93 _print_sl_data44
01:4c96 _print_sl_out44
01:4ca2 _print_sl_data45
01:4ca4 _print_sl_out45
01:4cac _print_sl_data46
01:4caf _print_sl_out46
01:4cb9 __check_assert_fail6
01:4cc4 _print_sl_data47
01:4cc7 _print_sl_out47
01:4cca __check_assert_ok6
01:4cd2 _print_sl_data48
01:4cd7 _print_sl_out48
01:4cd9 __check_assert_skip6
01:4ce1 _print_sl_data49
01:4ce9 _print_sl_out49
01:4ce9 __check_assert_out6
01:4cf5 _print_sl_data50
01:4cf7 _print_sl_out50
01:4cff _print_sl_data51
01:4d02 _print_sl_out51
01:4d0c __check_assert_fail7
01:4d17 _print_sl_data52
01:4d1a _print_sl_out52
01:4d1d __check_assert_ok7
01:4d25 _print_sl_data53
01:4d2a _print_sl_out53
01:4d2c __check_assert_skip7
01:4d34 _print_sl_data54
01:4d3c _print_sl_out54
01:4d3c __check_assert_out7
00:016b fail
00:0180 _wait_ly_4
00:0186 _wait_ly_5
00:019c _print_results_halt_1
00:01a0 _fail_cb
00:01a8 _print_sl_data55
00:01b4 _print_sl_out55
00:01c4 _print_sl_data56
00:01d0 _print_sl_out56
00:01da _print_sl_data57
00:01e6 _print_sl_out57
00:01f1 _print_sl_data58
00:01f7 _print_sl_out58
00:020a _print_sl_data59
00:0217 _print_sl_out59
00:0227 _print_sl_data60
00:0234 _print_sl_out60
00:0244 _print_sl_data61
00:0251 _print_sl_out61
00:025c c000_functions_start
00:025c run_test_suite
00:0287 _wait_ly_6
00:028d _wait_ly_7
00:02a3 _print_results_halt_2
00:02a7 _test_ok_cb_0
00:02af _print_sl_data62
00:02b7 _print_sl_out62
00:02ba run_tests
00:02c8 run_test_cases
00:02d6 test_case
00:02f3 restore_mbc1
00:02fc switch_bank
00:030d fetch_expected_value
00:032c c000_functions_end
00:032c expected_banks

[definitions]
0000000d _sizeof_print_load_font
0000000a _sizeof_print_string
0000000a _sizeof_print_a
0000000b _sizeof_print_newline
0000000d _sizeof_print_digit
00000009 _sizeof_print_regs
00000006 _sizeof__print_sl_data0
0000000d _sizeof__print_sl_out0
00000006 _sizeof__print_sl_data1
00000012 _sizeof__print_sl_out1
00000006 _sizeof__print_sl_data2
0000000d _sizeof__print_sl_out2
00000006 _sizeof__print_sl_data3
00000012 _sizeof__print_sl_out3
00000006 _sizeof__print_sl_data4
0000000d _sizeof__print_sl_out4
00000006 _sizeof__print_sl_data5
00000012 _sizeof__print_sl_out5
00000006 _sizeof__print_sl_data6
0000000d _sizeof__print_sl_out6
00000006 _sizeof__print_sl_data7
0000000a _sizeof__print_sl_out7
000007f0 _sizeof_font
00000000 _sizeof_regs_save
00000001 _sizeof_regs_save.f
00000001 _sizeof_regs_save.a
00000001 _sizeof_regs_save.c
00000001 _sizeof_regs_save.b
00000001 _sizeof_regs_save.e
00000001 _sizeof_regs_save.d
00000001 _sizeof_regs_save.l
00000001 _sizeof_regs_save.h
00000001 _sizeof_regs_flags
00000000 _sizeof_regs_assert
00000001 _sizeof_regs_assert.f
00000001 _sizeof_regs_assert.a
00000001 _sizeof_regs_assert.c
00000001 _sizeof_regs_assert.b
00000001 _sizeof_regs_assert.e
00000001 _sizeof_regs_assert.d
00000001 _sizeof_regs_assert.l
00000001 _sizeof_regs_assert.h
00000001 _sizeof_memdump_len
00000002 _sizeof_memdump_addr
00000009 _sizeof_memcpy
00000009 _sizeof_memset
0000000e _sizeof_memcmp
0000000a _sizeof_clear_wram
0000000a _sizeof_clear_vram
0000000a _sizeof_clear_oam
00000006 _sizeof_disable_lcd_safe
00000006 _sizeof__wait_ly_0
00000009 _sizeof__wait_ly_1
00000014 _sizeof_reset_screen
00000015 _sizeof_process_results
00000006 _sizeof__wait_ly_2
00000016 _sizeof__wait_ly_3
00000004 _sizeof__print_results_halt_0
0000000b _sizeof__process_results_cb
0000000a _sizeof__print_sl_data8
0000001a _sizeof__print_sl_out8
0000000b _sizeof__print_sl_data9
00000018 _sizeof__print_sl_out9
0000000c _sizeof__print_sl_data10
00000001 _sizeof__print_sl_out10
0000001f _sizeof_dump_mem
0000002b _sizeof__dump_mem_line
0000000e _sizeof__check_asserts
00000003 _sizeof__print_sl_data11
0000000c _sizeof__print_sl_out11
00000002 _sizeof__print_sl_data12
00000008 _sizeof__print_sl_out12
00000003 _sizeof__print_sl_data13
0000000a _sizeof__print_sl_out13
0000000b _sizeof___check_assert_fail0
00000003 _sizeof__print_sl_data14
00000003 _sizeof__print_sl_out14
00000008 _sizeof___check_assert_ok0
00000005 _sizeof__print_sl_data15
00000002 _sizeof__print_sl_out15
00000008 _sizeof___check_assert_skip0
00000008 _sizeof__print_sl_data16
00000000 _sizeof__print_sl_out16
0000000c _sizeof___check_assert_out0
00000002 _sizeof__print_sl_data17
00000008 _sizeof__print_sl_out17
00000003 _sizeof__print_sl_data18
0000000a _sizeof__print_sl_out18
0000000b _sizeof___check_assert_fail1
00000003 _sizeof__print_sl_data19
00000003 _sizeof__print_sl_out19
00000008 _sizeof___check_assert_ok1
00000005 _sizeof__print_sl_data20
00000002 _sizeof__print_sl_out20
00000008 _sizeof___check_assert_skip1
00000008 _sizeof__print_sl_data21
00000000 _sizeof__print_sl_out21
0000000b _sizeof___check_assert_out1
00000003 _sizeof__print_sl_data22
0000000c _sizeof__print_sl_out22
00000002 _sizeof__print_sl_data23
00000008 _sizeof__print_sl_out23
00000003 _sizeof__print_sl_data24
0000000a _sizeof__print_sl_out24
0000000b _sizeof___check_assert_fail2
00000003 _sizeof__print_sl_data25
00000003 _sizeof__print_sl_out25
00000008 _sizeof___check_assert_ok2
00000005 _sizeof__print_sl_data26
00000002 _sizeof__print_sl_out26
00000008 _sizeof___check_assert_skip2
00000008 _sizeof__print_sl_data27
00000000 _sizeof__print_sl_out27
0000000c _sizeof___check_assert_out2
00000002 _sizeof__print_sl_data28
00000008 _sizeof__print_sl_out28
00000003 _sizeof__print_sl_data29
0000000a _sizeof__print_sl_out29
0000000b _sizeof___check_assert_fail3
00000003 _sizeof__print_sl_data30
00000003 _sizeof__print_sl_out30
00000008 _sizeof___check_assert_ok3
00000005 _sizeof__print_sl_data31
00000002 _sizeof__print_sl_out31
00000008 _sizeof___check_assert_skip3
00000008 _sizeof__print_sl_data32
00000000 _sizeof__print_sl_out32
0000000b _sizeof___check_assert_out3
00000003 _sizeof__print_sl_data33
0000000c _sizeof__print_sl_out33
00000002 _sizeof__print_sl_data34
00000008 _sizeof__print_sl_out34
00000003 _sizeof__print_sl_data35
0000000a _sizeof__print_sl_out35
0000000b _sizeof___check_assert_fail4
00000003 _sizeof__print_sl_data36
00000003 _sizeof__print_sl_out36
00000008 _sizeof___check_assert_ok4
00000005 _sizeof__print_sl_data37
00000002 _sizeof__print_sl_out37
00000008 _sizeof___check_assert_skip4
00000008 _sizeof__print_sl_data38
00000000 _sizeof__print_sl_out38
0000000c _sizeof___check_assert_out4
00000002 _sizeof__print_sl_data39
00000008 _sizeof__print_sl_out39
00000003 _sizeof__print_sl_data40
0000000a _sizeof__print_sl_out40
0000000b _sizeof___check_assert_fail5
00000003 _sizeof__print_sl_data41
00000003 _sizeof__print_sl_out41
00000008 _sizeof___check_assert_ok5
00000005 _sizeof__print_sl_data42
00000002 _sizeof__print_sl_out42
00000008 _sizeof___check_assert_skip5
00000008 _sizeof__print_sl_data43
00000000 _sizeof__print_sl_out43
0000000b _sizeof___check_assert_out5
00000003 _sizeof__print_sl_data44
0000000c _sizeof__print_sl_out44
00000002 _sizeof__print_sl_data45
00000008 _sizeof__print_sl_out45
00000003 _sizeof__print_sl_data46
0000000a _sizeof__print_sl_out46
0000000b _sizeof___check_assert_fail6
00000003 _sizeof__print_sl_data47
00000003 _sizeof__print_sl_out47
00000008 _sizeof___check_assert_ok6
00000005 _sizeof__print_sl_data48
00000002 _sizeof__print_sl_out48
00000008 _sizeof___check_assert_skip6
00000008 _sizeof__print_sl_data49
00000000 _sizeof__print_sl_out49
0000000c _sizeof___check_assert_out6
00000002 _sizeof__print_sl_data50
00000008 _sizeof__print_sl_out50
00000003 _sizeof__print_sl_data51
0000000a _sizeof__print_sl_out51
0000000b _sizeof___check_assert_fail7
00000003 _sizeof__print_sl_data52
00000003 _sizeof__print_sl_out52
00000008 _sizeof___check_assert_ok7
00000005 _sizeof__print_sl_data53
00000002 _sizeof__print_sl_out53
00000008 _sizeof___check_assert_skip7
00000008 _sizeof__print_sl_data54
00000000 _sizeof__print_sl_out54
00000004 _sizeof___check_assert_out7
00000180 _sizeof_expected_banks
00000015 _sizeof_fail
00000006 _sizeof__wait_ly_4
00000016 _sizeof__wait_ly_5
00000004 _sizeof__print_results_halt_1
00000008 _sizeof__fail_cb
0000000c _sizeof__print_sl_data55
00000010 _sizeof__print_sl_out55
0000000c _sizeof__print_sl_data56
0000000a _sizeof__print_sl_out56
0000000c _sizeof__print_sl_data57
0000000b _sizeof__print_sl_out57
00000006 _sizeof__print_sl_data58
00000013 _sizeof__print_sl_out58
0000000d _sizeof__print_sl_data59
00000010 _sizeof__print_sl_out59
0000000d _sizeof__print_sl_data60
00000010 _sizeof__print_sl_out60
0000000d _sizeof__print_sl_data61
0000000b _sizeof__print_sl_out61
00000000 _sizeof_c000_functions_start
0000002b _sizeof_run_test_suite
00000006 _sizeof__wait_ly_6
00000016 _sizeof__wait_ly_7
00000004 _sizeof__print_results_halt_2
00000008 _sizeof__test_ok_cb_0
00000008 _sizeof__print_sl_data62
00000003 _sizeof__print_sl_out62
0000000e _sizeof_run_tests
0000000e _sizeof_run_test_cases
0000001d _sizeof_test_case
00000009 _sizeof_restore_mbc1
00000011 _sizeof_switch_bank
0000001f _sizeof_fetch_expected_value
