Source Block: hdl/library/axi_dmac/request_arb.v@211:221@HdlIdDef

wire enabled_src;
wire enabled_dest;

wire req_gen_valid;
wire req_gen_ready;
wire src_dest_valid;
wire src_dest_ready;
wire req_src_valid;
wire req_src_ready;


Diff Content:
- 216 wire req_gen_ready;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/request_arb.v@212:222
wire enabled_src;
wire enabled_dest;

wire req_gen_valid;
wire req_gen_ready;
wire src_dest_valid;
wire src_dest_ready;
wire req_src_valid;
wire req_src_ready;

wire dest_req_valid;

Clone Blocks 2:
hdl/library/axi_dmac/request_arb.v@214:224

wire req_gen_valid;
wire req_gen_ready;
wire src_dest_valid;
wire src_dest_ready;
wire req_src_valid;
wire req_src_ready;

wire dest_req_valid;
wire dest_req_ready;
wire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;

Clone Blocks 3:
hdl/library/axi_dmac/request_arb.v@213:223
wire enabled_dest;

wire req_gen_valid;
wire req_gen_ready;
wire src_dest_valid;
wire src_dest_ready;
wire req_src_valid;
wire req_src_ready;

wire dest_req_valid;
wire dest_req_ready;

Clone Blocks 4:
hdl/library/axi_dmac/request_arb.v@210:220
wire [ID_WIDTH-1:0] response_id;

wire enabled_src;
wire enabled_dest;

wire req_gen_valid;
wire req_gen_ready;
wire src_dest_valid;
wire src_dest_ready;
wire req_src_valid;
wire req_src_ready;

