Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Sep  7 21:21:45 2020
| Host         : DESKTOP-S7SQ727 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 56
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 56         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btns_2bits_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btns_2bits_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ja_pin1_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ja_pin2_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ja_pin3_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ja_pin4_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on jb_pin1_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on jb_pin2_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on jb_pin3_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on jb_pin4_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on MUX_EN[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on MUX_EN[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on MUX_EN[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on MUX_EN[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on MUX_EN[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on MUX_EN[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on MUX_EN[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on MUX_EN[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on MUX_EN[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on MUX_EN[9] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[10] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[11] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[12] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[13] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[14] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[15] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[16] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[17] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[18] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[19] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[20] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[21] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[22] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[23] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[24] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[25] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[26] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[27] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[28] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[29] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on MUX_SEL[9] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on rgb_leds_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on rgb_leds_tri_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on rgb_leds_tri_o[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on rgb_leds_tri_o[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on rgb_leds_tri_o[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on rgb_leds_tri_o[5] relative to clock(s) clk_fpga_0
Related violations: <none>


