//Defining a module named "counter"
module counter (
  input clk,
  input rst,
  output reg [3:0] count
  );
  
  parameter MAX_VALUE = 15; //defining a parameter for the maximum value of the counter
  
  //declaring internal signals and registers
  reg [3:0] next_count;
  reg [3:0] temp_count;
  
  always @ (posedge clk) begin //clocked always block
    if (rst) begin //reset condition
      count <= 0;
      temp_count <= 0;
      next_count <= 0;
    end else begin //counting condition
      if (next_count == MAX_VALUE) begin //reaching maximum value
        count <= MAX_VALUE;
        temp_count <= 0;
        next_count <= 0;
      end else if (temp_count == MAX_VALUE) begin //temporarily reached maximum value
        temp_count <= 0;
        next_count <= next_count + 1;
      end else begin //continue counting
        count <= temp_count;
        temp_count <= temp_count + 1;
        next_count <= temp_count + 1;
      end
    end
  end
endmodule