verilog xil_defaultlib  \
"../../../../lab3_ram.gen/sources_1/ip/regfile_0/src/regfile.v" \
"../../../../lab3_ram.gen/sources_1/ip/regfile_0/sim/regfile_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
