Loading plugins phase: Elapsed time ==> 0s.190ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Analog_Alarm.cydsn\Analog_Alarm.cyprj -d CY8C4245AXI-483 -s D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Analog_Alarm.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.581ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.059ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Analog_Alarm.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Analog_Alarm.cydsn\Analog_Alarm.cyprj -dcpsoc3 Analog_Alarm.v -verilog
======================================================================

======================================================================
Compiling:  Analog_Alarm.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Analog_Alarm.cydsn\Analog_Alarm.cyprj -dcpsoc3 Analog_Alarm.v -verilog
======================================================================

======================================================================
Compiling:  Analog_Alarm.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Analog_Alarm.cydsn\Analog_Alarm.cyprj -dcpsoc3 -verilog Analog_Alarm.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Jul 08 11:13:33 2020


======================================================================
Compiling:  Analog_Alarm.v
Program  :   vpp
Options  :    -yv2 -q10 Analog_Alarm.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Jul 08 11:13:33 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Analog_Alarm.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Analog_Alarm.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Analog_Alarm.cydsn\Analog_Alarm.cyprj -dcpsoc3 -verilog Analog_Alarm.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Jul 08 11:13:33 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Analog_Alarm.cydsn\codegentemp\Analog_Alarm.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Analog_Alarm.cydsn\codegentemp\Analog_Alarm.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Analog_Alarm.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Analog_Alarm.cydsn\Analog_Alarm.cyprj -dcpsoc3 -verilog Analog_Alarm.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Jul 08 11:13:34 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Analog_Alarm.cydsn\codegentemp\Analog_Alarm.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Analog_Alarm.cydsn\codegentemp\Analog_Alarm.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	Net_157
	Net_158
	Net_159
	\PWM_1:PWMUDB:MODULE_1:b_31\
	\PWM_1:PWMUDB:MODULE_1:b_30\
	\PWM_1:PWMUDB:MODULE_1:b_29\
	\PWM_1:PWMUDB:MODULE_1:b_28\
	\PWM_1:PWMUDB:MODULE_1:b_27\
	\PWM_1:PWMUDB:MODULE_1:b_26\
	\PWM_1:PWMUDB:MODULE_1:b_25\
	\PWM_1:PWMUDB:MODULE_1:b_24\
	\PWM_1:PWMUDB:MODULE_1:b_23\
	\PWM_1:PWMUDB:MODULE_1:b_22\
	\PWM_1:PWMUDB:MODULE_1:b_21\
	\PWM_1:PWMUDB:MODULE_1:b_20\
	\PWM_1:PWMUDB:MODULE_1:b_19\
	\PWM_1:PWMUDB:MODULE_1:b_18\
	\PWM_1:PWMUDB:MODULE_1:b_17\
	\PWM_1:PWMUDB:MODULE_1:b_16\
	\PWM_1:PWMUDB:MODULE_1:b_15\
	\PWM_1:PWMUDB:MODULE_1:b_14\
	\PWM_1:PWMUDB:MODULE_1:b_13\
	\PWM_1:PWMUDB:MODULE_1:b_12\
	\PWM_1:PWMUDB:MODULE_1:b_11\
	\PWM_1:PWMUDB:MODULE_1:b_10\
	\PWM_1:PWMUDB:MODULE_1:b_9\
	\PWM_1:PWMUDB:MODULE_1:b_8\
	\PWM_1:PWMUDB:MODULE_1:b_7\
	\PWM_1:PWMUDB:MODULE_1:b_6\
	\PWM_1:PWMUDB:MODULE_1:b_5\
	\PWM_1:PWMUDB:MODULE_1:b_4\
	\PWM_1:PWMUDB:MODULE_1:b_3\
	\PWM_1:PWMUDB:MODULE_1:b_2\
	\PWM_1:PWMUDB:MODULE_1:b_1\
	\PWM_1:PWMUDB:MODULE_1:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_1:Net_139\
	\PWM_1:Net_138\
	\PWM_1:Net_183\
	\PWM_1:Net_181\
	\PWM_0:PWMUDB:km_run\
	\PWM_0:PWMUDB:ctrl_cmpmode2_2\
	\PWM_0:PWMUDB:ctrl_cmpmode2_1\
	\PWM_0:PWMUDB:ctrl_cmpmode2_0\
	\PWM_0:PWMUDB:ctrl_cmpmode1_2\
	\PWM_0:PWMUDB:ctrl_cmpmode1_1\
	\PWM_0:PWMUDB:ctrl_cmpmode1_0\
	\PWM_0:PWMUDB:capt_rising\
	\PWM_0:PWMUDB:capt_falling\
	\PWM_0:PWMUDB:trig_rise\
	\PWM_0:PWMUDB:trig_fall\
	\PWM_0:PWMUDB:sc_kill\
	\PWM_0:PWMUDB:min_kill\
	\PWM_0:PWMUDB:db_tc\
	\PWM_0:PWMUDB:dith_sel\
	\PWM_0:PWMUDB:compare2\
	Net_143
	Net_144
	Net_145
	\PWM_0:PWMUDB:MODULE_2:b_31\
	\PWM_0:PWMUDB:MODULE_2:b_30\
	\PWM_0:PWMUDB:MODULE_2:b_29\
	\PWM_0:PWMUDB:MODULE_2:b_28\
	\PWM_0:PWMUDB:MODULE_2:b_27\
	\PWM_0:PWMUDB:MODULE_2:b_26\
	\PWM_0:PWMUDB:MODULE_2:b_25\
	\PWM_0:PWMUDB:MODULE_2:b_24\
	\PWM_0:PWMUDB:MODULE_2:b_23\
	\PWM_0:PWMUDB:MODULE_2:b_22\
	\PWM_0:PWMUDB:MODULE_2:b_21\
	\PWM_0:PWMUDB:MODULE_2:b_20\
	\PWM_0:PWMUDB:MODULE_2:b_19\
	\PWM_0:PWMUDB:MODULE_2:b_18\
	\PWM_0:PWMUDB:MODULE_2:b_17\
	\PWM_0:PWMUDB:MODULE_2:b_16\
	\PWM_0:PWMUDB:MODULE_2:b_15\
	\PWM_0:PWMUDB:MODULE_2:b_14\
	\PWM_0:PWMUDB:MODULE_2:b_13\
	\PWM_0:PWMUDB:MODULE_2:b_12\
	\PWM_0:PWMUDB:MODULE_2:b_11\
	\PWM_0:PWMUDB:MODULE_2:b_10\
	\PWM_0:PWMUDB:MODULE_2:b_9\
	\PWM_0:PWMUDB:MODULE_2:b_8\
	\PWM_0:PWMUDB:MODULE_2:b_7\
	\PWM_0:PWMUDB:MODULE_2:b_6\
	\PWM_0:PWMUDB:MODULE_2:b_5\
	\PWM_0:PWMUDB:MODULE_2:b_4\
	\PWM_0:PWMUDB:MODULE_2:b_3\
	\PWM_0:PWMUDB:MODULE_2:b_2\
	\PWM_0:PWMUDB:MODULE_2:b_1\
	\PWM_0:PWMUDB:MODULE_2:b_0\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_0:Net_139\
	\PWM_0:Net_138\
	\PWM_0:Net_183\
	\PWM_0:Net_181\
	\PWM_2:PWMUDB:km_run\
	\PWM_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_2:PWMUDB:capt_rising\
	\PWM_2:PWMUDB:capt_falling\
	\PWM_2:PWMUDB:trig_rise\
	\PWM_2:PWMUDB:trig_fall\
	\PWM_2:PWMUDB:sc_kill\
	\PWM_2:PWMUDB:min_kill\
	\PWM_2:PWMUDB:db_tc\
	\PWM_2:PWMUDB:dith_sel\
	\PWM_2:PWMUDB:compare2\
	Net_217
	Net_218
	Net_219
	\PWM_2:PWMUDB:MODULE_3:b_31\
	\PWM_2:PWMUDB:MODULE_3:b_30\
	\PWM_2:PWMUDB:MODULE_3:b_29\
	\PWM_2:PWMUDB:MODULE_3:b_28\
	\PWM_2:PWMUDB:MODULE_3:b_27\
	\PWM_2:PWMUDB:MODULE_3:b_26\
	\PWM_2:PWMUDB:MODULE_3:b_25\
	\PWM_2:PWMUDB:MODULE_3:b_24\
	\PWM_2:PWMUDB:MODULE_3:b_23\
	\PWM_2:PWMUDB:MODULE_3:b_22\
	\PWM_2:PWMUDB:MODULE_3:b_21\
	\PWM_2:PWMUDB:MODULE_3:b_20\
	\PWM_2:PWMUDB:MODULE_3:b_19\
	\PWM_2:PWMUDB:MODULE_3:b_18\
	\PWM_2:PWMUDB:MODULE_3:b_17\
	\PWM_2:PWMUDB:MODULE_3:b_16\
	\PWM_2:PWMUDB:MODULE_3:b_15\
	\PWM_2:PWMUDB:MODULE_3:b_14\
	\PWM_2:PWMUDB:MODULE_3:b_13\
	\PWM_2:PWMUDB:MODULE_3:b_12\
	\PWM_2:PWMUDB:MODULE_3:b_11\
	\PWM_2:PWMUDB:MODULE_3:b_10\
	\PWM_2:PWMUDB:MODULE_3:b_9\
	\PWM_2:PWMUDB:MODULE_3:b_8\
	\PWM_2:PWMUDB:MODULE_3:b_7\
	\PWM_2:PWMUDB:MODULE_3:b_6\
	\PWM_2:PWMUDB:MODULE_3:b_5\
	\PWM_2:PWMUDB:MODULE_3:b_4\
	\PWM_2:PWMUDB:MODULE_3:b_3\
	\PWM_2:PWMUDB:MODULE_3:b_2\
	\PWM_2:PWMUDB:MODULE_3:b_1\
	\PWM_2:PWMUDB:MODULE_3:b_0\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_2:Net_139\
	\PWM_2:Net_138\
	\PWM_2:Net_183\
	\PWM_2:Net_181\
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_481
	Net_490
	Net_491
	Net_492
	Net_493
	Net_494
	Net_495
	Net_496
	Net_498
	Net_501
	\CapSense:Net_545\
	\CapSense:Net_544\
	\Control:control_bus_7\
	\Control:control_bus_6\
	\Control:control_bus_5\
	\Control:control_bus_4\
	\Control:control_bus_3\
	\Control:control_bus_2\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_2\

Deleted 418 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED_net_0
Aliasing \PWM_1:Net_180\ to zero
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:Net_178\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to tmpOE__LED_net_0
Aliasing \PWM_1:Net_186\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:Net_179\ to tmpOE__LED_net_0
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:km_tc\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to tmpOE__LED_net_0
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_net_0
Aliasing \PWM_0:Net_68\ to \PWM_1:Net_68\
Aliasing \PWM_0:Net_180\ to zero
Aliasing \PWM_0:PWMUDB:hwCapture\ to zero
Aliasing \PWM_0:Net_178\ to zero
Aliasing \PWM_0:PWMUDB:trig_out\ to tmpOE__LED_net_0
Aliasing \PWM_0:Net_186\ to zero
Aliasing \PWM_0:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_0:Net_179\ to tmpOE__LED_net_0
Aliasing \PWM_0:PWMUDB:ltch_kill_reg\\R\ to \PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \PWM_0:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_0:PWMUDB:km_tc\ to zero
Aliasing \PWM_0:PWMUDB:min_kill_reg\\R\ to \PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \PWM_0:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_0:PWMUDB:final_kill\ to tmpOE__LED_net_0
Aliasing \PWM_0:PWMUDB:dith_count_1\\R\ to \PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \PWM_0:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_0:PWMUDB:dith_count_0\\R\ to \PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \PWM_0:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_0:PWMUDB:status_6\ to zero
Aliasing \PWM_0:PWMUDB:status_4\ to zero
Aliasing \PWM_0:PWMUDB:cmp2\ to zero
Aliasing \PWM_0:PWMUDB:cmp1_status_reg\\R\ to \PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \PWM_0:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_0:PWMUDB:cmp2_status_reg\\R\ to \PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \PWM_0:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_0:PWMUDB:final_kill_reg\\R\ to \PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \PWM_0:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_0:PWMUDB:cs_addr_0\ to \PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \PWM_0:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_0:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_net_0
Aliasing \PWM_2:Net_180\ to zero
Aliasing \PWM_2:PWMUDB:hwCapture\ to zero
Aliasing \PWM_2:Net_178\ to zero
Aliasing \PWM_2:PWMUDB:trig_out\ to tmpOE__LED_net_0
Aliasing \PWM_2:Net_186\ to zero
Aliasing \PWM_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_2:Net_179\ to tmpOE__LED_net_0
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:km_tc\ to zero
Aliasing \PWM_2:PWMUDB:min_kill_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill\ to tmpOE__LED_net_0
Aliasing \PWM_2:PWMUDB:dith_count_1\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_0\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_2:PWMUDB:status_6\ to zero
Aliasing \PWM_2:PWMUDB:status_4\ to zero
Aliasing \PWM_2:PWMUDB:cmp2\ to zero
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:cs_addr_0\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_2:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_net_0
Aliasing Net_239 to tmpOE__LED_net_0
Aliasing Net_233 to zero
Aliasing \UART:select_s_wire\ to zero
Aliasing \UART:sclk_s_wire\ to zero
Aliasing \UART:mosi_s_wire\ to zero
Aliasing \UART:miso_m_wire\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__LED_net_0
Aliasing \UART:tmpOE__rx_net_0\ to tmpOE__LED_net_0
Aliasing \UART:cts_wire\ to zero
Aliasing \CapSense:Net_104\ to zero
Aliasing \CapSense:Net_312\ to zero
Aliasing \CapSense:tmpOE__Cmod_net_0\ to tmpOE__LED_net_0
Aliasing \CapSense:IDAC2:Net_3\ to tmpOE__LED_net_0
Aliasing \CapSense:tmpOE__Sns_net_4\ to tmpOE__LED_net_0
Aliasing \CapSense:tmpOE__Sns_net_3\ to tmpOE__LED_net_0
Aliasing \CapSense:tmpOE__Sns_net_2\ to tmpOE__LED_net_0
Aliasing \CapSense:tmpOE__Sns_net_1\ to tmpOE__LED_net_0
Aliasing \CapSense:tmpOE__Sns_net_0\ to tmpOE__LED_net_0
Aliasing \CapSense:IDAC1:Net_3\ to tmpOE__LED_net_0
Aliasing \Control:clk\ to zero
Aliasing \Control:rst\ to zero
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Aliasing \PWM_0:PWMUDB:prevCompare1\\D\ to \PWM_0:PWMUDB:pwm_temp\
Aliasing \PWM_0:PWMUDB:tc_i_reg\\D\ to \PWM_0:PWMUDB:status_2\
Aliasing \PWM_2:PWMUDB:prevCompare1\\D\ to \PWM_2:PWMUDB:pwm_temp\
Aliasing \PWM_2:PWMUDB:tc_i_reg\\D\ to \PWM_2:PWMUDB:status_2\
Removing Rhs of wire Net_237[2] = \mux_1:tmp__mux_1_reg\[1024]
Removing Lhs of wire one[7] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_1:Net_68\[12] = Net_142[340]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[23] = \PWM_1:PWMUDB:control_7\[15]
Removing Lhs of wire \PWM_1:Net_180\[31] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[34] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[35] = \PWM_1:PWMUDB:control_7\[15]
Removing Lhs of wire \PWM_1:Net_178\[37] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[40] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[42] = zero[6]
Removing Lhs of wire \PWM_1:Net_186\[43] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[44] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[45] = \PWM_1:PWMUDB:runmode_enable\[41]
Removing Lhs of wire \PWM_1:Net_179\[48] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[50] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[51] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:km_tc\[52] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[53] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[54] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[57] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_1\[60] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\[299]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_0\[62] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\[300]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[63] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[64] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[65] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[66] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[69] = zero[6]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[70] = \PWM_1:PWMUDB:final_kill_reg\[84]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[71] = zero[6]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[72] = \PWM_1:PWMUDB:fifo_full\[91]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[74] = \PWM_1:PWMUDB:cmp2_status_reg\[83]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[75] = \PWM_1:PWMUDB:cmp1_status_reg\[82]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[80] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[81] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[85] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[86] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[87] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[88] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[89] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[90] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[92] = \PWM_1:PWMUDB:tc_i\[47]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[93] = \PWM_1:PWMUDB:runmode_enable\[41]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[94] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[127] = \PWM_1:PWMUDB:cmp1_less\[98]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[132] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[134] = zero[6]
Removing Rhs of wire Net_125[137] = \PWM_1:PWMUDB:pwm_i_reg\[129]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[140] = \PWM_1:PWMUDB:cmp1\[78]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\[181] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\[182] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\[183] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\[184] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\[185] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\[186] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\[187] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\[188] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\[189] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\[190] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\[191] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\[192] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\[193] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\[194] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\[195] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\[196] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\[197] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\[198] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\[199] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\[200] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\[201] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\[202] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_1\[203] = \PWM_1:PWMUDB:MODIN1_1\[204]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_1\[204] = \PWM_1:PWMUDB:dith_count_1\[59]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_0\[205] = \PWM_1:PWMUDB:MODIN1_0\[206]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_0\[206] = \PWM_1:PWMUDB:dith_count_0\[61]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[338] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[339] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_0:Net_68\[349] = Net_142[340]
Removing Lhs of wire \PWM_0:PWMUDB:ctrl_enable\[360] = \PWM_0:PWMUDB:control_7\[352]
Removing Lhs of wire \PWM_0:Net_180\[368] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:hwCapture\[371] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:hwEnable\[372] = \PWM_0:PWMUDB:control_7\[352]
Removing Lhs of wire \PWM_0:Net_178\[374] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:trig_out\[377] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_0:PWMUDB:runmode_enable\\R\[379] = zero[6]
Removing Lhs of wire \PWM_0:Net_186\[380] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:runmode_enable\\S\[381] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:final_enable\[382] = \PWM_0:PWMUDB:runmode_enable\[378]
Removing Lhs of wire \PWM_0:Net_179\[385] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_0:PWMUDB:ltch_kill_reg\\R\[387] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:ltch_kill_reg\\S\[388] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:km_tc\[389] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:min_kill_reg\\R\[390] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:min_kill_reg\\S\[391] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:final_kill\[394] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_0:PWMUDB:add_vi_vv_MODGEN_2_1\[397] = \PWM_0:PWMUDB:MODULE_2:g2:a0:s_1\[636]
Removing Lhs of wire \PWM_0:PWMUDB:add_vi_vv_MODGEN_2_0\[399] = \PWM_0:PWMUDB:MODULE_2:g2:a0:s_0\[637]
Removing Lhs of wire \PWM_0:PWMUDB:dith_count_1\\R\[400] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:dith_count_1\\S\[401] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:dith_count_0\\R\[402] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:dith_count_0\\S\[403] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:status_6\[406] = zero[6]
Removing Rhs of wire \PWM_0:PWMUDB:status_5\[407] = \PWM_0:PWMUDB:final_kill_reg\[421]
Removing Lhs of wire \PWM_0:PWMUDB:status_4\[408] = zero[6]
Removing Rhs of wire \PWM_0:PWMUDB:status_3\[409] = \PWM_0:PWMUDB:fifo_full\[428]
Removing Rhs of wire \PWM_0:PWMUDB:status_1\[411] = \PWM_0:PWMUDB:cmp2_status_reg\[420]
Removing Rhs of wire \PWM_0:PWMUDB:status_0\[412] = \PWM_0:PWMUDB:cmp1_status_reg\[419]
Removing Lhs of wire \PWM_0:PWMUDB:cmp2_status\[417] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:cmp2\[418] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:cmp1_status_reg\\R\[422] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:cmp1_status_reg\\S\[423] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:cmp2_status_reg\\R\[424] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:cmp2_status_reg\\S\[425] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:final_kill_reg\\R\[426] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:final_kill_reg\\S\[427] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:cs_addr_2\[429] = \PWM_0:PWMUDB:tc_i\[384]
Removing Lhs of wire \PWM_0:PWMUDB:cs_addr_1\[430] = \PWM_0:PWMUDB:runmode_enable\[378]
Removing Lhs of wire \PWM_0:PWMUDB:cs_addr_0\[431] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:compare1\[464] = \PWM_0:PWMUDB:cmp1_less\[435]
Removing Lhs of wire \PWM_0:PWMUDB:pwm1_i\[469] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:pwm2_i\[471] = zero[6]
Removing Rhs of wire Net_124[474] = \PWM_0:PWMUDB:pwm_i_reg\[466]
Removing Lhs of wire \PWM_0:PWMUDB:pwm_temp\[477] = \PWM_0:PWMUDB:cmp1\[415]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_23\[518] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_22\[519] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_21\[520] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_20\[521] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_19\[522] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_18\[523] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_17\[524] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_16\[525] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_15\[526] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_14\[527] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_13\[528] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_12\[529] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_11\[530] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_10\[531] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_9\[532] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_8\[533] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_7\[534] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_6\[535] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_5\[536] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_4\[537] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_3\[538] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_2\[539] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_1\[540] = \PWM_0:PWMUDB:MODIN2_1\[541]
Removing Lhs of wire \PWM_0:PWMUDB:MODIN2_1\[541] = \PWM_0:PWMUDB:dith_count_1\[396]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:a_0\[542] = \PWM_0:PWMUDB:MODIN2_0\[543]
Removing Lhs of wire \PWM_0:PWMUDB:MODIN2_0\[543] = \PWM_0:PWMUDB:dith_count_0\[398]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[675] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[676] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_2:Net_68\[687] = Net_216[1015]
Removing Lhs of wire \PWM_2:PWMUDB:ctrl_enable\[698] = \PWM_2:PWMUDB:control_7\[690]
Removing Lhs of wire \PWM_2:Net_180\[706] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:hwCapture\[709] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:hwEnable\[710] = \PWM_2:PWMUDB:control_7\[690]
Removing Lhs of wire \PWM_2:Net_178\[712] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:trig_out\[715] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\R\[717] = zero[6]
Removing Lhs of wire \PWM_2:Net_186\[718] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\S\[719] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_enable\[720] = \PWM_2:PWMUDB:runmode_enable\[716]
Removing Lhs of wire \PWM_2:Net_179\[723] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\R\[725] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\S\[726] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:km_tc\[727] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\R\[728] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\S\[729] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill\[732] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_1\[735] = \PWM_2:PWMUDB:MODULE_3:g2:a0:s_1\[974]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_0\[737] = \PWM_2:PWMUDB:MODULE_3:g2:a0:s_0\[975]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\R\[738] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\S\[739] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\R\[740] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\S\[741] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:status_6\[744] = zero[6]
Removing Rhs of wire \PWM_2:PWMUDB:status_5\[745] = \PWM_2:PWMUDB:final_kill_reg\[759]
Removing Lhs of wire \PWM_2:PWMUDB:status_4\[746] = zero[6]
Removing Rhs of wire \PWM_2:PWMUDB:status_3\[747] = \PWM_2:PWMUDB:fifo_full\[766]
Removing Rhs of wire \PWM_2:PWMUDB:status_1\[749] = \PWM_2:PWMUDB:cmp2_status_reg\[758]
Removing Rhs of wire \PWM_2:PWMUDB:status_0\[750] = \PWM_2:PWMUDB:cmp1_status_reg\[757]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status\[755] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2\[756] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\R\[760] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\S\[761] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\R\[762] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\S\[763] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\R\[764] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\S\[765] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_2\[767] = \PWM_2:PWMUDB:tc_i\[722]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_1\[768] = \PWM_2:PWMUDB:runmode_enable\[716]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_0\[769] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:compare1\[802] = \PWM_2:PWMUDB:cmp1_less\[773]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i\[807] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i\[809] = zero[6]
Removing Rhs of wire Blinking[812] = \PWM_2:PWMUDB:pwm_i_reg\[804]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_temp\[815] = \PWM_2:PWMUDB:cmp1\[753]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_23\[856] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_22\[857] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_21\[858] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_20\[859] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_19\[860] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_18\[861] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_17\[862] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_16\[863] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_15\[864] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_14\[865] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_13\[866] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_12\[867] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_11\[868] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_10\[869] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_9\[870] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_8\[871] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_7\[872] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_6\[873] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_5\[874] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_4\[875] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_3\[876] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_2\[877] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_1\[878] = \PWM_2:PWMUDB:MODIN3_1\[879]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN3_1\[879] = \PWM_2:PWMUDB:dith_count_1\[734]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_0\[880] = \PWM_2:PWMUDB:MODIN3_0\[881]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN3_0\[881] = \PWM_2:PWMUDB:dith_count_0\[736]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1013] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1014] = tmpOE__LED_net_0[1]
Removing Lhs of wire Net_239[1022] = tmpOE__LED_net_0[1]
Removing Lhs of wire Net_233[1023] = zero[6]
Removing Rhs of wire Net_548_1[1025] = \Control:control_out_1\[1142]
Removing Rhs of wire Net_548_1[1025] = \Control:control_1\[1151]
Removing Rhs of wire Net_548_0[1026] = \Control:control_out_0\[1143]
Removing Rhs of wire Net_548_0[1026] = \Control:control_0\[1152]
Removing Lhs of wire \UART:select_s_wire\[1029] = zero[6]
Removing Rhs of wire \UART:rx_wire\[1030] = \UART:Net_1268\[1031]
Removing Lhs of wire \UART:Net_1170\[1034] = \UART:Net_847\[1028]
Removing Lhs of wire \UART:sclk_s_wire\[1035] = zero[6]
Removing Lhs of wire \UART:mosi_s_wire\[1036] = zero[6]
Removing Lhs of wire \UART:miso_m_wire\[1037] = zero[6]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[1039] = tmpOE__LED_net_0[1]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[1048] = tmpOE__LED_net_0[1]
Removing Lhs of wire \UART:cts_wire\[1052] = zero[6]
Removing Lhs of wire \CapSense:Net_104\[1090] = zero[6]
Removing Lhs of wire \CapSense:Net_312\[1094] = zero[6]
Removing Lhs of wire \CapSense:tmpOE__Cmod_net_0\[1097] = tmpOE__LED_net_0[1]
Removing Lhs of wire \CapSense:IDAC2:Net_3\[1104] = tmpOE__LED_net_0[1]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_4\[1106] = tmpOE__LED_net_0[1]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_3\[1107] = tmpOE__LED_net_0[1]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_2\[1108] = tmpOE__LED_net_0[1]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_1\[1109] = tmpOE__LED_net_0[1]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_0\[1110] = tmpOE__LED_net_0[1]
Removing Lhs of wire \CapSense:IDAC1:Net_3\[1124] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Control:clk\[1128] = zero[6]
Removing Lhs of wire \Control:rst\[1129] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[1154] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[1155] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[1161] = \PWM_1:PWMUDB:cmp1\[78]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[1162] = \PWM_1:PWMUDB:cmp1_status\[79]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[1163] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[1165] = \PWM_1:PWMUDB:pwm_i\[130]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[1166] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[1167] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[1168] = \PWM_1:PWMUDB:status_2\[73]
Removing Lhs of wire \PWM_0:PWMUDB:prevCapture\\D\[1170] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:trig_last\\D\[1171] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:prevCompare1\\D\[1177] = \PWM_0:PWMUDB:cmp1\[415]
Removing Lhs of wire \PWM_0:PWMUDB:cmp1_status_reg\\D\[1178] = \PWM_0:PWMUDB:cmp1_status\[416]
Removing Lhs of wire \PWM_0:PWMUDB:cmp2_status_reg\\D\[1179] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:pwm_i_reg\\D\[1181] = \PWM_0:PWMUDB:pwm_i\[467]
Removing Lhs of wire \PWM_0:PWMUDB:pwm1_i_reg\\D\[1182] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:pwm2_i_reg\\D\[1183] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:tc_i_reg\\D\[1184] = \PWM_0:PWMUDB:status_2\[410]
Removing Lhs of wire \PWM_2:PWMUDB:prevCapture\\D\[1186] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:trig_last\\D\[1187] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:prevCompare1\\D\[1193] = \PWM_2:PWMUDB:cmp1\[753]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\D\[1194] = \PWM_2:PWMUDB:cmp1_status\[754]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\D\[1195] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_i_reg\\D\[1197] = \PWM_2:PWMUDB:pwm_i\[805]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i_reg\\D\[1198] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i_reg\\D\[1199] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:tc_i_reg\\D\[1200] = \PWM_2:PWMUDB:status_2\[748]

------------------------------------------------------
Aliased 0 equations, 278 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LED_net_0' (cost = 0):
tmpOE__LED_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Breathing' (cost = 2):
Breathing <= ((not Net_124 and Net_125)
	OR (not Net_125 and Net_124));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:cmp1\' (cost = 0):
\PWM_0:PWMUDB:cmp1\ <= (\PWM_0:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_0:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_0:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_0:PWMUDB:dith_count_1\ and \PWM_0:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:cmp1\' (cost = 0):
\PWM_2:PWMUDB:cmp1\ <= (\PWM_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_0:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_0:PWMUDB:dith_count_0\ and \PWM_0:PWMUDB:dith_count_1\)
	OR (not \PWM_0:PWMUDB:dith_count_1\ and \PWM_0:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM_2:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 75 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_0:PWMUDB:final_capture\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__LED_net_0
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LED_net_0
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_0:PWMUDB:min_kill_reg\\D\ to tmpOE__LED_net_0
Aliasing \PWM_0:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LED_net_0
Aliasing \PWM_0:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_2:PWMUDB:min_kill_reg\\D\ to tmpOE__LED_net_0
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LED_net_0
Aliasing \PWM_2:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[96] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[309] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[319] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[329] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:final_capture\[433] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[646] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[656] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[666] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_capture\[771] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[984] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[994] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1004] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[1153] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[1156] = \PWM_1:PWMUDB:control_7\[15]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[1158] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[1164] = zero[6]
Removing Lhs of wire \PWM_0:PWMUDB:min_kill_reg\\D\[1169] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_0:PWMUDB:runmode_enable\\D\[1172] = \PWM_0:PWMUDB:control_7\[352]
Removing Lhs of wire \PWM_0:PWMUDB:ltch_kill_reg\\D\[1174] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_0:PWMUDB:final_kill_reg\\D\[1180] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\D\[1185] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\D\[1188] = \PWM_2:PWMUDB:control_7\[690]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\D\[1190] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\D\[1196] = zero[6]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Analog_Alarm.cydsn\Analog_Alarm.cyprj" -dcpsoc3 Analog_Alarm.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.130ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 08 July 2020 11:13:35
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Analog_Alarm.cydsn\Analog_Alarm.cyprj -d CY8C4245AXI-483 Analog_Alarm.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_0:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_0:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_0:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_0:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_0:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_0:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_0:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 6: Automatic-assigning  clock 'CapSense_SampleClk'. Signal=\CapSense:Net_420_ff6\
    Fixed Function Clock 5: Automatic-assigning  clock 'CapSense_SenseClk'. Signal=\CapSense:Net_429_ff5\
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff2\
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_142_digital
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_216_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PWM_0:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: \CapSense:Cmod(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pin_input => Net_237 ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pin_input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: NONE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Cmod(0)\__PA ,
            analog_term => \CapSense:Net_398\ ,
            pad => \CapSense:Cmod(0)_PAD\ );

    Pin : Name = \CapSense:Sns(0)\
        Attributes:
            Alias: Button0__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(0)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(1)\
        Attributes:
            Alias: Button1__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(1)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(2)\
        Attributes:
            Alias: Button2__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(2)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(3)\
        Attributes:
            Alias: Button3__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(3)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(4)\
        Attributes:
            Alias: Button4__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(4)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(4)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_0:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_0:PWMUDB:runmode_enable\ * \PWM_0:PWMUDB:tc_i\
        );
        Output = \PWM_0:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_237, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_125 * Net_124 * Net_548_0
            + Net_125 * !Net_124 * Net_548_0
            + Blinking * Net_548_1
            + Net_548_1 * Net_548_0
        );
        Output = Net_237 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_142_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_142_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_142_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_125, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_142_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_125 (fanout=1)

    MacroCell: Name=\PWM_0:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_142_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_0:PWMUDB:control_7\
        );
        Output = \PWM_0:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_0:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_142_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_0:PWMUDB:cmp1_less\
        );
        Output = \PWM_0:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_0:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_142_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_0:PWMUDB:prevCompare1\ * \PWM_0:PWMUDB:cmp1_less\
        );
        Output = \PWM_0:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_124, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_142_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_0:PWMUDB:runmode_enable\ * \PWM_0:PWMUDB:cmp1_less\
        );
        Output = Net_124 (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_216_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_216_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_216_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Blinking, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_216_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Blinking (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_142_digital ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_0:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_142_digital ,
            cs_addr_2 => \PWM_0:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_0:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_0:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_0:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_0:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_216_digital ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_142_digital ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_0:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_142_digital ,
            status_3 => \PWM_0:PWMUDB:status_3\ ,
            status_2 => \PWM_0:PWMUDB:status_2\ ,
            status_0 => \PWM_0:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_216_digital ,
            status_3 => \PWM_2:PWMUDB:status_3\ ,
            status_2 => \PWM_2:PWMUDB:status_2\ ,
            status_0 => \PWM_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_142_digital ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_0:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_142_digital ,
            control_7 => \PWM_0:PWMUDB:control_7\ ,
            control_6 => \PWM_0:PWMUDB:control_6\ ,
            control_5 => \PWM_0:PWMUDB:control_5\ ,
            control_4 => \PWM_0:PWMUDB:control_4\ ,
            control_3 => \PWM_0:PWMUDB:control_3\ ,
            control_2 => \PWM_0:PWMUDB:control_2\ ,
            control_1 => \PWM_0:PWMUDB:control_1\ ,
            control_0 => \PWM_0:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_216_digital ,
            control_7 => \PWM_2:PWMUDB:control_7\ ,
            control_6 => \PWM_2:PWMUDB:control_6\ ,
            control_5 => \PWM_2:PWMUDB:control_5\ ,
            control_4 => \PWM_2:PWMUDB:control_4\ ,
            control_3 => \PWM_2:PWMUDB:control_3\ ,
            control_2 => \PWM_2:PWMUDB:control_2\ ,
            control_1 => \PWM_2:PWMUDB:control_1\ ,
            control_0 => \PWM_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control:control_7\ ,
            control_6 => \Control:control_6\ ,
            control_5 => \Control:control_5\ ,
            control_4 => \Control:control_4\ ,
            control_3 => \Control:control_3\ ,
            control_2 => \Control:control_2\ ,
            control_1 => Net_548_1 ,
            control_0 => Net_548_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_248\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   11 :   25 :   36 : 30.56 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    1 :    0 :    1 : 100.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   17 :   15 :   32 : 53.13 %
  Unique P-terms              :   19 :   45 :   64 : 29.69 %
  Total P-terms               :   19 :      :      :        
  Datapath Cells              :    3 :    1 :    4 : 75.00 %
  Status Cells                :    3 :    1 :    4 : 75.00 %
    StatusI Registers         :    3 :      :      :        
  Control Cells               :    4 :    0 :    4 : 100.00 %
    Control Registers         :    4 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    1 :    0 :    1 : 100.00 %
  8-bit IDAC                  :    1 :    0 :    1 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.181ms
Tech Mapping phase: Elapsed time ==> 0s.199ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
LED(0)                              : [IOP=(0)][IoId=(3)]                
\UART:tx(0)\                        : [IOP=(0)][IoId=(5)]                
\UART:rx(0)\                        : [IOP=(0)][IoId=(4)]                
\CapSense:Sns(0)\                   : [IOP=(1)][IoId=(1)]                
\CapSense:Sns(1)\                   : [IOP=(1)][IoId=(2)]                
\CapSense:Sns(2)\                   : [IOP=(1)][IoId=(3)]                
\CapSense:Sns(3)\                   : [IOP=(1)][IoId=(4)]                
\CapSense:Sns(4)\                   : [IOP=(1)][IoId=(5)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\UART:SCB\                          : SCB_[FFB(SCB,1)]                   
\CapSense:CSD_FFB\                  : CSD_[FFB(CSD,0)]                   
\CapSense:IDAC2:cy_psoc4_idac\      : CSIDAC7_[FFB(CSIDAC7,0)]           
\CapSense:IDAC1:cy_psoc4_idac\      : CSIDAC8_[FFB(CSIDAC8,0)]           
\CapSense:Cmod(0)\                  : [IOP=(4)][IoId=(2)]                

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1134637s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.283ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0025163 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \CapSense:Net_245_0\ {
    source
    swhv_3
    amuxbusa
    P1_P41
    p1_1
    P1_P44
    p1_4
    P1_P42
    p1_2
    P1_P43
    p1_3
    P1_P45
    p1_5
    idac0_out
    swhv_1
  }
  Net: \CapSense:Net_398\ {
    Net_2110
    swh_2
    p4_2
    P4_P42
  }
}
Map of item to net {
  source                                           -> \CapSense:Net_245_0\
  swhv_3                                           -> \CapSense:Net_245_0\
  amuxbusa                                         -> \CapSense:Net_245_0\
  P1_P41                                           -> \CapSense:Net_245_0\
  p1_1                                             -> \CapSense:Net_245_0\
  P1_P44                                           -> \CapSense:Net_245_0\
  p1_4                                             -> \CapSense:Net_245_0\
  P1_P42                                           -> \CapSense:Net_245_0\
  p1_2                                             -> \CapSense:Net_245_0\
  P1_P43                                           -> \CapSense:Net_245_0\
  p1_3                                             -> \CapSense:Net_245_0\
  P1_P45                                           -> \CapSense:Net_245_0\
  p1_5                                             -> \CapSense:Net_245_0\
  idac0_out                                        -> \CapSense:Net_245_0\
  swhv_1                                           -> \CapSense:Net_245_0\
  Net_2110                                         -> \CapSense:Net_398\
  swh_2                                            -> \CapSense:Net_398\
  p4_2                                             -> \CapSense:Net_398\
  P4_P42                                           -> \CapSense:Net_398\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    7 :    1 :    8 :  87.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.29
                   Pterms :            2.71
               Macrocells :            2.43
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       5.00 :       4.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_124, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_142_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_0:PWMUDB:runmode_enable\ * \PWM_0:PWMUDB:cmp1_less\
        );
        Output = Net_124 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_0:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_142_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_0:PWMUDB:cmp1_less\
        );
        Output = \PWM_0:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_0:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_142_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_0:PWMUDB:prevCompare1\ * \PWM_0:PWMUDB:cmp1_less\
        );
        Output = \PWM_0:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_0:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_142_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_0:PWMUDB:control_7\
        );
        Output = \PWM_0:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_0:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_0:PWMUDB:runmode_enable\ * \PWM_0:PWMUDB:tc_i\
        );
        Output = \PWM_0:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_0:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_142_digital ,
        cs_addr_2 => \PWM_0:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_0:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_0:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_0:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_0:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_0:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_142_digital ,
        status_3 => \PWM_0:PWMUDB:status_3\ ,
        status_2 => \PWM_0:PWMUDB:status_2\ ,
        status_0 => \PWM_0:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_0:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_142_digital ,
        control_7 => \PWM_0:PWMUDB:control_7\ ,
        control_6 => \PWM_0:PWMUDB:control_6\ ,
        control_5 => \PWM_0:PWMUDB:control_5\ ,
        control_4 => \PWM_0:PWMUDB:control_4\ ,
        control_3 => \PWM_0:PWMUDB:control_3\ ,
        control_2 => \PWM_0:PWMUDB:control_2\ ,
        control_1 => \PWM_0:PWMUDB:control_1\ ,
        control_0 => \PWM_0:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_216_digital ,
        control_7 => \PWM_2:PWMUDB:control_7\ ,
        control_6 => \PWM_2:PWMUDB:control_6\ ,
        control_5 => \PWM_2:PWMUDB:control_5\ ,
        control_4 => \PWM_2:PWMUDB:control_4\ ,
        control_3 => \PWM_2:PWMUDB:control_3\ ,
        control_2 => \PWM_2:PWMUDB:control_2\ ,
        control_1 => \PWM_2:PWMUDB:control_1\ ,
        control_0 => \PWM_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_125, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_142_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_125 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_142_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_142_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_142_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_142_digital ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_142_digital ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_142_digital ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_237, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_125 * Net_124 * Net_548_0
            + Net_125 * !Net_124 * Net_548_0
            + Blinking * Net_548_1
            + Net_548_1 * Net_548_0
        );
        Output = Net_237 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Blinking, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_216_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Blinking (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_216_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_216_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_216_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_216_digital ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_216_digital ,
        status_3 => \PWM_2:PWMUDB:status_3\ ,
        status_2 => \PWM_2:PWMUDB:status_2\ ,
        status_0 => \PWM_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control:control_7\ ,
        control_6 => \Control:control_6\ ,
        control_5 => \Control:control_5\ ,
        control_4 => \Control:control_4\ ,
        control_3 => \Control:control_3\ ,
        control_2 => \Control:control_2\ ,
        control_1 => Net_548_1 ,
        control_0 => Net_548_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_248\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=3]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pin_input => Net_237 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pin_input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=1]: 
Pin : Name = \CapSense:Sns(0)\
    Attributes:
        Alias: Button0__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(0)\__PA ,
        pad => \CapSense:Sns(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense:Sns(1)\
    Attributes:
        Alias: Button1__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(1)\__PA ,
        pad => \CapSense:Sns(1)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense:Sns(2)\
    Attributes:
        Alias: Button2__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(2)\__PA ,
        pad => \CapSense:Sns(2)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense:Sns(3)\
    Attributes:
        Alias: Button3__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(3)\__PA ,
        pad => \CapSense:Sns(3)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense:Sns(4)\
    Attributes:
        Alias: Button4__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(4)\__PA ,
        pad => \CapSense:Sns(4)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
[IoId=2]: 
Pin : Name = \CapSense:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: NONE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Cmod(0)\__PA ,
        analog_term => \CapSense:Net_398\ ,
        pad => \CapSense:Cmod(0)_PAD\ ,
        pin_input => __ONE__ );
    Properties:
    {
    }

ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_6 => \CapSense:Net_420_ff6\ ,
            ff_div_5 => \CapSense:Net_429_ff5\ ,
            ff_div_2 => \UART:Net_847_ff2\ ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff2\ ,
            interrupt => Net_482 ,
            uart_rx => \UART:rx_wire\ ,
            uart_tx => \UART:tx_wire\ ,
            uart_rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tr_tx_req => Net_485 ,
            tr_rx_req => Net_484 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: 
    CapSense @ F(CSD,0): 
    p4csdcell: Name =\CapSense:CSD_FFB\
        PORT MAP (
            shield => \CapSense:Net_241\ ,
            csh => \CapSense:Net_246\ ,
            cmod => \CapSense:Net_398\ ,
            sense_out => \CapSense:Net_329\ ,
            sample_out => \CapSense:Net_328\ ,
            clk1 => \CapSense:Net_429_ff5\ ,
            clk2 => \CapSense:Net_420_ff6\ ,
            irq => \CapSense:Net_248\ );
        Properties:
        {
            cy_registers = ""
            is_capsense = 1
            is_cmod_charge = 0
            is_csh_charge = 0
            is_mutual = 0
            sensors_count = 5
            shield_count = 1
        }
CSIDAC8 group 0: 
    8-bit IDAC @ F(CSIDAC8,0): 
    p4csidac8cell: Name =\CapSense:IDAC1:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
CSIDAC7 group 0: 
    7-bit IDAC @ F(CSIDAC7,0): 
    p4csidac7cell: Name =\CapSense:IDAC2:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 7
        }
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_142_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_216_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+----------------------------------------
   0 |   3 |     * |      NONE |         CMOS_OUT |             LED(0) | In(Net_237)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |       \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   5 |     * |      NONE |         CMOS_OUT |       \UART:tx(0)\ | In(\UART:tx_wire\)
-----+-----+-------+-----------+------------------+--------------------+----------------------------------------
   1 |   1 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(0)\ | 
     |   2 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(1)\ | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(2)\ | 
     |   4 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(3)\ | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(4)\ | 
-----+-----+-------+-----------+------------------+--------------------+----------------------------------------
   4 |   2 |       |      NONE |      HI_Z_ANALOG | \CapSense:Cmod(0)\ | In(__ONE__), Analog(\CapSense:Net_398\)
----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.018ms
Digital Placement phase: Elapsed time ==> 0s.777ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "Analog_Alarm_r.vh2" --pcf-path "Analog_Alarm.pco" --des-name "Analog_Alarm" --dsf-path "Analog_Alarm.dsf" --sdc-path "Analog_Alarm.sdc" --lib-path "Analog_Alarm_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.712ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.154ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Analog_Alarm_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.459ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.163ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.857ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.858ms
API generation phase: Elapsed time ==> 1s.793ms
Dependency generation phase: Elapsed time ==> 0s.023ms
Cleanup phase: Elapsed time ==> 0s.005ms
