<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3727" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3727{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3727{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3727{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3727{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t5_3727{left:96px;bottom:1071px;letter-spacing:-0.26px;word-spacing:-0.3px;}
#t6_3727{left:70px;bottom:1045px;}
#t7_3727{left:96px;bottom:1048px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t8_3727{left:96px;bottom:1031px;letter-spacing:-0.13px;word-spacing:-1.27px;}
#t9_3727{left:96px;bottom:1014px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#ta_3727{left:96px;bottom:998px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tb_3727{left:96px;bottom:981px;letter-spacing:-0.25px;word-spacing:-0.3px;}
#tc_3727{left:70px;bottom:954px;}
#td_3727{left:96px;bottom:958px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_3727{left:96px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_3727{left:96px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_3727{left:96px;bottom:907px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#th_3727{left:96px;bottom:891px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_3727{left:441px;bottom:851px;letter-spacing:-0.13px;}
#tj_3727{left:124px;bottom:830px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_3727{left:124px;bottom:813px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_3727{left:124px;bottom:796px;letter-spacing:-0.15px;word-spacing:-1.36px;}
#tm_3727{left:124px;bottom:779px;letter-spacing:-0.14px;}
#tn_3727{left:70px;bottom:733px;letter-spacing:0.13px;}
#to_3727{left:156px;bottom:733px;letter-spacing:0.13px;}
#tp_3727{left:70px;bottom:709px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_3727{left:70px;bottom:692px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tr_3727{left:70px;bottom:675px;letter-spacing:-0.16px;word-spacing:-0.96px;}
#ts_3727{left:70px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_3727{left:70px;bottom:642px;letter-spacing:-0.13px;}
#tu_3727{left:70px;bottom:617px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tv_3727{left:70px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_3727{left:70px;bottom:584px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#tx_3727{left:70px;bottom:567px;letter-spacing:-0.14px;word-spacing:-0.33px;}
#ty_3727{left:70px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#tz_3727{left:70px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t10_3727{left:70px;bottom:509px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t11_3727{left:70px;bottom:171px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_3727{left:70px;bottom:155px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_3727{left:70px;bottom:138px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t14_3727{left:289px;bottom:223px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t15_3727{left:390px;bottom:223px;letter-spacing:0.14px;word-spacing:0.02px;}
#t16_3727{left:225px;bottom:384px;letter-spacing:-0.19px;word-spacing:0.06px;}
#t17_3727{left:225px;bottom:370px;letter-spacing:-0.19px;word-spacing:0.06px;}
#t18_3727{left:582px;bottom:457px;letter-spacing:6.61px;}
#t19_3727{left:686px;bottom:457px;}
#t1a_3727{left:225px;bottom:355px;letter-spacing:-0.19px;word-spacing:0.06px;}
#t1b_3727{left:446px;bottom:458px;letter-spacing:-0.61px;}
#t1c_3727{left:643px;bottom:457px;}
#t1d_3727{left:430px;bottom:458px;letter-spacing:-0.52px;}
#t1e_3727{left:670px;bottom:457px;}
#t1f_3727{left:296px;bottom:262px;letter-spacing:0.11px;}
#t1g_3727{left:244px;bottom:458px;letter-spacing:-0.16px;}
#t1h_3727{left:657px;bottom:457px;}
#t1i_3727{left:633px;bottom:457px;}
#t1j_3727{left:461px;bottom:458px;letter-spacing:-0.16px;}
#t1k_3727{left:622px;bottom:457px;}
#t1l_3727{left:607px;bottom:457px;}
#t1m_3727{left:415px;bottom:458px;letter-spacing:-0.61px;}
#t1n_3727{left:403px;bottom:458px;letter-spacing:-0.52px;}
#t1o_3727{left:390px;bottom:458px;letter-spacing:-0.61px;}
#t1p_3727{left:226px;bottom:326px;letter-spacing:-0.2px;word-spacing:0.06px;}
#t1q_3727{left:226px;bottom:311px;letter-spacing:-0.2px;word-spacing:0.06px;}
#t1r_3727{left:227px;bottom:297px;letter-spacing:-0.2px;word-spacing:0.06px;}
#t1s_3727{left:226px;bottom:283px;letter-spacing:-0.2px;word-spacing:0.06px;}
#t1t_3727{left:225px;bottom:342px;letter-spacing:-0.19px;word-spacing:0.06px;}
#t1u_3727{left:400px;bottom:260px;letter-spacing:-0.22px;word-spacing:0.03px;}

.s1_3727{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3727{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3727{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3727{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3727{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3727{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3727{font-size:11px;font-family:Arial_b5v;color:#000;}
.s8_3727{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3727" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3727Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3727" style="-webkit-user-select: none;"><object width="935" height="1210" data="3727/3727.svg" type="image/svg+xml" id="pdf3727" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3727" class="t s1_3727">Vol. 3B </span><span id="t2_3727" class="t s1_3727">20-19 </span>
<span id="t3_3727" class="t s2_3727">PERFORMANCE MONITORING </span>
<span id="t4_3727" class="t s3_3727">microarchitecture has been enhanced to include new data format to capture additional information, such as </span>
<span id="t5_3727" class="t s3_3727">load latency. </span>
<span id="t6_3727" class="t s4_3727">• </span><span id="t7_3727" class="t s3_3727">Load latency sampling facility. Average latency of memory load operation can be sampled using load-latency </span>
<span id="t8_3727" class="t s3_3727">facility in processors based on Nehalem microarchitecture. This field measures the load latency from load's first </span>
<span id="t9_3727" class="t s3_3727">dispatch of till final data writeback from the memory subsystem. The latency is reported for retired demand </span>
<span id="ta_3727" class="t s3_3727">load operations and in core cycles (it accounts for re-dispatches). This facility is used in conjunction with the </span>
<span id="tb_3727" class="t s3_3727">PEBS facility. </span>
<span id="tc_3727" class="t s4_3727">• </span><span id="td_3727" class="t s3_3727">Off-core response counting facility. This facility in the processor core allows software to count certain </span>
<span id="te_3727" class="t s3_3727">transaction responses between the processor core to sub-systems outside the processor core (uncore). </span>
<span id="tf_3727" class="t s3_3727">Counting off-core response requires additional event qualification configuration facility in conjunction with </span>
<span id="tg_3727" class="t s3_3727">IA32_PERFEVTSELx. Two off-core response MSRs are provided to use in conjunction with specific event codes </span>
<span id="th_3727" class="t s3_3727">that must be specified with IA32_PERFEVTSELx. </span>
<span id="ti_3727" class="t s5_3727">NOTE </span>
<span id="tj_3727" class="t s3_3727">The number of counters available to software may vary from the number of physical counters </span>
<span id="tk_3727" class="t s3_3727">present on the hardware, because an agent running at a higher privilege level (e.g., a VMM) may </span>
<span id="tl_3727" class="t s3_3727">not expose all counters. CPUID.0AH:EAX[15:8] reports the MSRs available to software; see Section </span>
<span id="tm_3727" class="t s3_3727">20.2.1. </span>
<span id="tn_3727" class="t s6_3727">20.3.1.1.1 </span><span id="to_3727" class="t s6_3727">Processor Event Based Sampling (PEBS) </span>
<span id="tp_3727" class="t s3_3727">All general-purpose performance counters, IA32_PMCx, can be used for PEBS if the performance event supports </span>
<span id="tq_3727" class="t s3_3727">PEBS. Software uses IA32_MISC_ENABLE[7] and IA32_MISC_ENABLE[12] to detect whether the performance </span>
<span id="tr_3727" class="t s3_3727">monitoring facility and PEBS functionality are supported in the processor. The MSR IA32_PEBS_ENABLE provides 4 </span>
<span id="ts_3727" class="t s3_3727">bits that software must use to enable which IA32_PMCx overflow condition will cause the PEBS record to be </span>
<span id="tt_3727" class="t s3_3727">captured. </span>
<span id="tu_3727" class="t s3_3727">Additionally, the PEBS record is expanded to allow latency information to be captured. The MSR IA32_PEBS_EN- </span>
<span id="tv_3727" class="t s3_3727">ABLE provides 4 additional bits that software must use to enable latency data recording in the PEBS record upon </span>
<span id="tw_3727" class="t s3_3727">the respective IA32_PMCx overflow condition. The layout of IA32_PEBS_ENABLE for processors based on Nehalem </span>
<span id="tx_3727" class="t s3_3727">microarchitecture is shown in Figure 20-15. </span>
<span id="ty_3727" class="t s3_3727">When a counter is enabled to capture machine state (PEBS_EN_PMCx = 1), the processor will write machine state </span>
<span id="tz_3727" class="t s3_3727">information to a memory buffer specified by software as detailed below. When the counter IA32_PMCx overflows </span>
<span id="t10_3727" class="t s3_3727">from maximum count to zero, the PEBS hardware is armed. </span>
<span id="t11_3727" class="t s3_3727">Upon occurrence of the next PEBS event, the PEBS hardware triggers an assist and causes a PEBS record to be </span>
<span id="t12_3727" class="t s3_3727">written. The format of the PEBS record is indicated by the bit field IA32_PERF_CAPABILITIES[11:8] (see </span>
<span id="t13_3727" class="t s3_3727">Figure 20-65). </span>
<span id="t14_3727" class="t s6_3727">Figure 20-15. </span><span id="t15_3727" class="t s6_3727">Layout of IA32_PEBS_ENABLE MSR </span>
<span id="t16_3727" class="t s7_3727">LL_EN_PMC3 (R/W) </span>
<span id="t17_3727" class="t s7_3727">LL_EN_PMC2 (R/W) </span>
<span id="t18_3727" class="t s7_3727">87 </span><span id="t19_3727" class="t s7_3727">0 </span>
<span id="t1a_3727" class="t s7_3727">LL_EN_PMC1 (R/W) </span>
<span id="t1b_3727" class="t s7_3727">32 </span><span id="t1c_3727" class="t s7_3727">3 </span><span id="t1d_3727" class="t s7_3727">33 </span><span id="t1e_3727" class="t s7_3727">1 </span>
<span id="t1f_3727" class="t s8_3727">Reserved </span>
<span id="t1g_3727" class="t s7_3727">63 </span><span id="t1h_3727" class="t s7_3727">2 </span><span id="t1i_3727" class="t s7_3727">4 </span><span id="t1j_3727" class="t s7_3727">31 </span><span id="t1k_3727" class="t s7_3727">5 </span><span id="t1l_3727" class="t s7_3727">6 </span><span id="t1m_3727" class="t s7_3727">34 </span><span id="t1n_3727" class="t s7_3727">35 </span><span id="t1o_3727" class="t s7_3727">36 </span>
<span id="t1p_3727" class="t s7_3727">PEBS_EN_PMC3 (R/W) </span>
<span id="t1q_3727" class="t s7_3727">PEBS_EN_PMC2 (R/W) </span>
<span id="t1r_3727" class="t s7_3727">PEBS_EN_PMC1 (R/W) </span>
<span id="t1s_3727" class="t s7_3727">PEBS_EN_PMC0 (R/W) </span>
<span id="t1t_3727" class="t s7_3727">LL_EN_PMC0 (R/W) </span>
<span id="t1u_3727" class="t s7_3727">RESET Value — 00000000_00000000H </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
