{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619824749625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619824749626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 30 20:19:09 2021 " "Processing started: Fri Apr 30 20:19:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619824749626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619824749626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ej1e -c ej1e " "Command: quartus_map --read_settings_files=on --write_settings_files=off ej1e -c ej1e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619824749627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619824749918 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619824749918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ej1e_paquete.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ej1e_paquete.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ej1e_paquete " "Found design unit 1: ej1e_paquete" {  } { { "ej1e_paquete.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej1/ej1e/ej1e_paquete.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619824766547 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ej1e_paquete-body " "Found design unit 2: ej1e_paquete-body" {  } { { "ej1e_paquete.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej1/ej1e/ej1e_paquete.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619824766547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619824766547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ej1e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ej1e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ej1e-sumador_completo " "Found design unit 1: ej1e-sumador_completo" {  } { { "ej1e.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej1/ej1e/ej1e.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619824766550 ""} { "Info" "ISGN_ENTITY_NAME" "1 ej1e " "Found entity 1: ej1e" {  } { { "ej1e.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej1/ej1e/ej1e.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619824766550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619824766550 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "entradas std_logic ej1e.vhd(17) " "VHDL error at ej1e.vhd(17): type of identifier \"entradas\" does not agree with its usage as \"std_logic\" type" {  } { { "ej1e.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej1/ej1e/ej1e.vhd" 17 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1619824766551 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "b ej1e.vhd(17) " "VHDL error at ej1e.vhd(17): formal port or parameter \"b\" must have actual or default value" {  } { { "ej1e.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej1/ej1e/ej1e.vhd" 17 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1619824766551 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "b ej1e_paquete.vhd(5) " "HDL error at ej1e_paquete.vhd(5): see declaration for object \"b\"" {  } { { "ej1e_paquete.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej1/ej1e/ej1e_paquete.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619824766551 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "cin ej1e.vhd(17) " "VHDL error at ej1e.vhd(17): formal port or parameter \"cin\" must have actual or default value" {  } { { "ej1e.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej1/ej1e/ej1e.vhd" 17 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1619824766551 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "cin ej1e_paquete.vhd(5) " "HDL error at ej1e_paquete.vhd(5): see declaration for object \"cin\"" {  } { { "ej1e_paquete.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej1/ej1e/ej1e_paquete.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619824766551 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619824766671 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 30 20:19:26 2021 " "Processing ended: Fri Apr 30 20:19:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619824766671 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619824766671 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619824766671 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619824766671 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619824766850 ""}
