$date
	Sun Oct 22 16:22:41 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module meultrasonido_TB $end
$scope module uut $end
$var wire 1 ! CLKOUT2 $end
$var wire 1 " orden $end
$var reg 1 # ENABLE $end
$var reg 1 $ reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
0!
$end
#2000
0#
0$
1!
#4000
0!
#6000
1!
#8000
0!
#10000
1!
#12000
0!
#14000
1!
#16000
0!
#18000
1!
#20000
0!
#22000
1!
#24000
0!
#26000
1!
#28000
0!
#30000
1!
#32000
0!
#34000
1!
#36000
0!
#38000
1!
#40000
0!
#42000
1!
#44000
0!
#46000
1!
#48000
0!
#50000
1$
1!
0"
#52000
0!
#54000
1!
#56000
0!
#58000
1!
#60000
0!
#62000
1!
#64000
0!
#66000
1!
#68000
0!
#70000
1!
#72000
0!
#74000
1!
#76000
0!
#78000
1!
#80000
0!
#82000
1!
#84000
0!
#86000
1!
#88000
0!
#90000
1!
#92000
0!
#94000
1!
#96000
0!
#98000
1!
#100000
1#
0$
0!
1"
#102000
1!
#104000
0!
#106000
1!
#108000
0!
#110000
1!
#112000
0!
#114000
1!
#116000
0!
#118000
1!
#120000
0!
#122000
1!
#124000
0!
#126000
1!
#128000
0!
#130000
1!
#132000
0!
#134000
1!
#136000
0!
#138000
1!
#140000
0!
#142000
1!
#144000
0!
#146000
1!
#148000
0!
#150000
1$
0#
1!
0"
#152000
0!
#154000
1!
#156000
0!
#158000
1!
#160000
0!
#162000
1!
#164000
0!
#166000
1!
#168000
0!
#170000
1!
#172000
0!
#174000
1!
#176000
0!
#178000
1!
#180000
0!
#182000
1!
#184000
0!
#186000
1!
#188000
0!
#190000
1!
#192000
0!
#194000
1!
#196000
0!
#198000
1!
#200000
1#
0$
0!
1"
