{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 19 22:39:30 2015 " "Info: Processing started: Sun Apr 19 22:39:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "inclock " "Info: Assuming node \"inclock\" is an undefined clock" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "inclock register processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[3\].a_DFF\|q register processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\|myDFF:myDFFs\[66\].a_DFF\|q 30.22 MHz 33.088 ns Internal " "Info: Clock \"inclock\" has Internal fmax of 30.22 MHz between source register \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[3\].a_DFF\|q\" and destination register \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\|myDFF:myDFFs\[66\].a_DFF\|q\" (period= 33.088 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.367 ns + Longest register register " "Info: + Longest register to register delay is 16.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[3\].a_DFF\|q 1 REG LCFF_X35_Y23_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y23_N3; Fanout = 4; REG Node = 'processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[3\].a_DFF\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[3].a_DFF|q } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1810 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.420 ns) 1.172 ns processor:myprocessor\|bypass:bypass1\|bypass_aluinB\[0\]~3 2 COMB LCCOMB_X33_Y23_N20 1 " "Info: 2: + IC(0.752 ns) + CELL(0.420 ns) = 1.172 ns; Loc. = LCCOMB_X33_Y23_N20; Fanout = 1; COMB Node = 'processor:myprocessor\|bypass:bypass1\|bypass_aluinB\[0\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[3].a_DFF|q processor:myprocessor|bypass:bypass1|bypass_aluinB[0]~3 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 811 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 1.704 ns processor:myprocessor\|bypass:bypass1\|bypass_aluinB\[0\]~4 3 COMB LCCOMB_X33_Y23_N14 11 " "Info: 3: + IC(0.257 ns) + CELL(0.275 ns) = 1.704 ns; Loc. = LCCOMB_X33_Y23_N14; Fanout = 11; COMB Node = 'processor:myprocessor\|bypass:bypass1\|bypass_aluinB\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { processor:myprocessor|bypass:bypass1|bypass_aluinB[0]~3 processor:myprocessor|bypass:bypass1|bypass_aluinB[0]~4 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 811 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.271 ns) 2.469 ns processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[0\]~68 4 COMB LCCOMB_X32_Y23_N22 1 " "Info: 4: + IC(0.494 ns) + CELL(0.271 ns) = 2.469 ns; Loc. = LCCOMB_X32_Y23_N22; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[0\]~68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { processor:myprocessor|bypass:bypass1|bypass_aluinB[0]~4 processor:myprocessor|execute:execute1|trinb:trinb_ALUinB_MXbypass|out[0]~68 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1841 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.150 ns) 3.103 ns processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[0\]~8 5 COMB LCCOMB_X33_Y23_N12 5 " "Info: 5: + IC(0.484 ns) + CELL(0.150 ns) = 3.103 ns; Loc. = LCCOMB_X33_Y23_N12; Fanout = 5; COMB Node = 'processor:myprocessor\|execute:execute1\|trinb:trinb_ALUinB_MXbypass\|out\[0\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { processor:myprocessor|execute:execute1|trinb:trinb_ALUinB_MXbypass|out[0]~68 processor:myprocessor|execute:execute1|trinb:trinb_ALUinB_MXbypass|out[0]~8 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1841 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.150 ns) 4.251 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[1\]~1 6 COMB LCCOMB_X31_Y22_N0 6 " "Info: 6: + IC(0.998 ns) + CELL(0.150 ns) = 4.251 ns; Loc. = LCCOMB_X31_Y22_N0; Fanout = 6; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|booth_recode:recode1\|trinb:tri_0\|out\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { processor:myprocessor|execute:execute1|trinb:trinb_ALUinB_MXbypass|out[0]~8 processor:myprocessor|execute:execute1|multdiv:multdiv1|booth_recode:recode1|trinb:tri_0|out[1]~1 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1841 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.420 ns) 4.944 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|OE6~0 7 COMB LCCOMB_X31_Y22_N28 6 " "Info: 7: + IC(0.273 ns) + CELL(0.420 ns) = 4.944 ns; Loc. = LCCOMB_X31_Y22_N28; Fanout = 6; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|OE6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|booth_recode:recode1|trinb:tri_0|out[1]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|OE6~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.150 ns) 5.554 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|OE2~0 8 COMB LCCOMB_X30_Y22_N0 33 " "Info: 8: + IC(0.460 ns) + CELL(0.150 ns) = 5.554 ns; Loc. = LCCOMB_X30_Y22_N0; Fanout = 33; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|OE2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.610 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|OE6~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|OE2~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.903 ns) + CELL(0.150 ns) 7.607 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[4\]~171 9 COMB LCCOMB_X34_Y18_N4 1 " "Info: 9: + IC(1.903 ns) + CELL(0.150 ns) = 7.607 ns; Loc. = LCCOMB_X34_Y18_N4; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[4\]~171'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|OE2~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[4]~171 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1841 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.393 ns) 8.671 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[4\]~175 10 COMB LCCOMB_X33_Y18_N12 2 " "Info: 10: + IC(0.671 ns) + CELL(0.393 ns) = 8.671 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 2; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[4\]~175'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[4]~171 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[4]~175 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1841 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 9.075 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[4\]~31 11 COMB LCCOMB_X33_Y18_N30 4 " "Info: 11: + IC(0.254 ns) + CELL(0.150 ns) = 9.075 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 4; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[4\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[4]~175 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[4]~31 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1841 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.150 ns) 9.513 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|Gcomb:C5\|G~0 12 COMB LCCOMB_X33_Y18_N0 3 " "Info: 12: + IC(0.288 ns) + CELL(0.150 ns) = 9.513 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 3; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|Gcomb:C5\|G~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[4]~31 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8b:ks8b1|Gcomb:C5|G~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1683 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.271 ns) 10.513 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|Gcomb:D7\|G~1 13 COMB LCCOMB_X32_Y18_N20 1 " "Info: 13: + IC(0.729 ns) + CELL(0.271 ns) = 10.513 ns; Loc. = LCCOMB_X32_Y18_N20; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|Gcomb:D7\|G~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8b:ks8b1|Gcomb:C5|G~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8b:ks8b1|Gcomb:D7|G~1 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1683 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.413 ns) 11.200 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|Gcomb:D7\|G~2 14 COMB LCCOMB_X32_Y18_N0 4 " "Info: 14: + IC(0.274 ns) + CELL(0.413 ns) = 11.200 ns; Loc. = LCCOMB_X32_Y18_N0; Fanout = 4; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8b:ks8b1\|Gcomb:D7\|G~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8b:ks8b1|Gcomb:D7|G~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8b:ks8b1|Gcomb:D7|G~2 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1683 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 11.600 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|sum\[4\]~6 15 COMB LCCOMB_X32_Y18_N10 2 " "Info: 15: + IC(0.250 ns) + CELL(0.150 ns) = 11.600 ns; Loc. = LCCOMB_X32_Y18_N10; Fanout = 2; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|sum\[4\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8b:ks8b1|Gcomb:D7|G~2 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b2|sum[4]~6 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1601 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.438 ns) 13.045 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]~4 16 COMB LCCOMB_X31_Y19_N2 7 " "Info: 16: + IC(1.007 ns) + CELL(0.438 ns) = 13.045 ns; Loc. = LCCOMB_X31_Y19_N2; Fanout = 7; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b2|sum[4]~6 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~4 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1841 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.420 ns) 13.739 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]~0 17 COMB LCCOMB_X31_Y19_N22 6 " "Info: 17: + IC(0.274 ns) + CELL(0.420 ns) = 13.739 ns; Loc. = LCCOMB_X31_Y19_N22; Fanout = 6; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~4 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1841 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 14.158 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]~0 18 COMB LCCOMB_X31_Y19_N0 1 " "Info: 18: + IC(0.269 ns) + CELL(0.150 ns) = 14.158 ns; Loc. = LCCOMB_X31_Y19_N0; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1841 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 14.558 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]~1 19 COMB LCCOMB_X31_Y19_N18 1 " "Info: 19: + IC(0.250 ns) + CELL(0.150 ns) = 14.558 ns; Loc. = LCCOMB_X31_Y19_N18; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~1 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1841 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 14.966 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]~2 20 COMB LCCOMB_X31_Y19_N12 7 " "Info: 20: + IC(0.258 ns) + CELL(0.150 ns) = 14.966 ns; Loc. = LCCOMB_X31_Y19_N12; Fanout = 7; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~2 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1841 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.150 ns) 15.885 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[6\]~11 21 COMB LCCOMB_X31_Y17_N2 1 " "Info: 21: + IC(0.769 ns) + CELL(0.150 ns) = 15.885 ns; Loc. = LCCOMB_X31_Y17_N2; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[6\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~2 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[6]~11 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1601 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 16.283 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[6\]~12 22 COMB LCCOMB_X31_Y17_N10 1 " "Info: 22: + IC(0.248 ns) + CELL(0.150 ns) = 16.283 ns; Loc. = LCCOMB_X31_Y17_N10; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[6\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[6]~11 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[6]~12 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1601 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 16.367 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\|myDFF:myDFFs\[66\].a_DFF\|q 23 REG LCFF_X31_Y17_N11 2 " "Info: 23: + IC(0.000 ns) + CELL(0.084 ns) = 16.367 ns; Loc. = LCFF_X31_Y17_N11; Fanout = 2; REG Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\|myDFF:myDFFs\[66\].a_DFF\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[6]~12 processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[66].a_DFF|q } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1810 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.205 ns ( 31.80 % ) " "Info: Total cell delay = 5.205 ns ( 31.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.162 ns ( 68.20 % ) " "Info: Total interconnect delay = 11.162 ns ( 68.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.367 ns" { processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[3].a_DFF|q processor:myprocessor|bypass:bypass1|bypass_aluinB[0]~3 processor:myprocessor|bypass:bypass1|bypass_aluinB[0]~4 processor:myprocessor|execute:execute1|trinb:trinb_ALUinB_MXbypass|out[0]~68 processor:myprocessor|execute:execute1|trinb:trinb_ALUinB_MXbypass|out[0]~8 processor:myprocessor|execute:execute1|multdiv:multdiv1|booth_recode:recode1|trinb:tri_0|out[1]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|OE6~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|OE2~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[4]~171 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[4]~175 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[4]~31 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8b:ks8b1|Gcomb:C5|G~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8b:ks8b1|Gcomb:D7|G~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8b:ks8b1|Gcomb:D7|G~2 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b2|sum[4]~6 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~4 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~2 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[6]~11 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[6]~12 processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[66].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.367 ns" { processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[3].a_DFF|q {} processor:myprocessor|bypass:bypass1|bypass_aluinB[0]~3 {} processor:myprocessor|bypass:bypass1|bypass_aluinB[0]~4 {} processor:myprocessor|execute:execute1|trinb:trinb_ALUinB_MXbypass|out[0]~68 {} processor:myprocessor|execute:execute1|trinb:trinb_ALUinB_MXbypass|out[0]~8 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|booth_recode:recode1|trinb:tri_0|out[1]~1 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|OE6~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|OE2~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[4]~171 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[4]~175 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[4]~31 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8b:ks8b1|Gcomb:C5|G~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8b:ks8b1|Gcomb:D7|G~1 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8b:ks8b1|Gcomb:D7|G~2 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b2|sum[4]~6 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~4 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~1 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~2 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[6]~11 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[6]~12 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[66].a_DFF|q {} } { 0.000ns 0.752ns 0.257ns 0.494ns 0.484ns 0.998ns 0.273ns 0.460ns 1.903ns 0.671ns 0.254ns 0.288ns 0.729ns 0.274ns 0.250ns 1.007ns 0.274ns 0.269ns 0.250ns 0.258ns 0.769ns 0.248ns 0.000ns } { 0.000ns 0.420ns 0.275ns 0.271ns 0.150ns 0.150ns 0.420ns 0.150ns 0.150ns 0.393ns 0.150ns 0.150ns 0.271ns 0.413ns 0.150ns 0.438ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.037 ns - Smallest " "Info: - Smallest clock skew is 0.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 2.675 ns + Shortest register " "Info: + Shortest clock path from clock \"inclock\" to destination register is 2.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns inclock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'inclock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.097 ns inclock~clkctrl 2 COMB CLKCTRL_G3 2673 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G3; Fanout = 2673; COMB Node = 'inclock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { inclock inclock~clkctrl } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 2.675 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\|myDFF:myDFFs\[66\].a_DFF\|q 3 REG LCFF_X31_Y17_N11 2 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X31_Y17_N11; Fanout = 2; REG Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\|myDFF:myDFFs\[66\].a_DFF\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { inclock~clkctrl processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[66].a_DFF|q } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1810 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.67 % ) " "Info: Total cell delay = 1.516 ns ( 56.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.33 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { inclock inclock~clkctrl processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[66].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { inclock {} inclock~combout {} inclock~clkctrl {} processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[66].a_DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock source 2.638 ns - Longest register " "Info: - Longest clock path from clock \"inclock\" to source register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns inclock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'inclock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.097 ns inclock~clkctrl 2 COMB CLKCTRL_G3 2673 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G3; Fanout = 2673; COMB Node = 'inclock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { inclock inclock~clkctrl } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.638 ns processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[3\].a_DFF\|q 3 REG LCFF_X35_Y23_N3 4 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X35_Y23_N3; Fanout = 4; REG Node = 'processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[3\].a_DFF\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { inclock~clkctrl processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[3].a_DFF|q } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1810 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.47 % ) " "Info: Total cell delay = 1.516 ns ( 57.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 42.53 % ) " "Info: Total interconnect delay = 1.122 ns ( 42.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { inclock inclock~clkctrl processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[3].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { inclock {} inclock~combout {} inclock~clkctrl {} processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[3].a_DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { inclock inclock~clkctrl processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[66].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { inclock {} inclock~combout {} inclock~clkctrl {} processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[66].a_DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { inclock inclock~clkctrl processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[3].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { inclock {} inclock~combout {} inclock~clkctrl {} processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[3].a_DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1810 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1810 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1810 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.367 ns" { processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[3].a_DFF|q processor:myprocessor|bypass:bypass1|bypass_aluinB[0]~3 processor:myprocessor|bypass:bypass1|bypass_aluinB[0]~4 processor:myprocessor|execute:execute1|trinb:trinb_ALUinB_MXbypass|out[0]~68 processor:myprocessor|execute:execute1|trinb:trinb_ALUinB_MXbypass|out[0]~8 processor:myprocessor|execute:execute1|multdiv:multdiv1|booth_recode:recode1|trinb:tri_0|out[1]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|OE6~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|OE2~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[4]~171 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[4]~175 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[4]~31 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8b:ks8b1|Gcomb:C5|G~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8b:ks8b1|Gcomb:D7|G~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8b:ks8b1|Gcomb:D7|G~2 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b2|sum[4]~6 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~4 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~2 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[6]~11 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[6]~12 processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[66].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.367 ns" { processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[3].a_DFF|q {} processor:myprocessor|bypass:bypass1|bypass_aluinB[0]~3 {} processor:myprocessor|bypass:bypass1|bypass_aluinB[0]~4 {} processor:myprocessor|execute:execute1|trinb:trinb_ALUinB_MXbypass|out[0]~68 {} processor:myprocessor|execute:execute1|trinb:trinb_ALUinB_MXbypass|out[0]~8 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|booth_recode:recode1|trinb:tri_0|out[1]~1 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|OE6~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|OE2~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[4]~171 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[4]~175 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[4]~31 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8b:ks8b1|Gcomb:C5|G~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8b:ks8b1|Gcomb:D7|G~1 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8b:ks8b1|Gcomb:D7|G~2 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b2|sum[4]~6 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~4 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~1 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~2 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[6]~11 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[6]~12 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[66].a_DFF|q {} } { 0.000ns 0.752ns 0.257ns 0.494ns 0.484ns 0.998ns 0.273ns 0.460ns 1.903ns 0.671ns 0.254ns 0.288ns 0.729ns 0.274ns 0.250ns 1.007ns 0.274ns 0.269ns 0.250ns 0.258ns 0.769ns 0.248ns 0.000ns } { 0.000ns 0.420ns 0.275ns 0.271ns 0.150ns 0.150ns 0.420ns 0.150ns 0.150ns 0.393ns 0.150ns 0.150ns 0.271ns 0.413ns 0.150ns 0.438ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { inclock inclock~clkctrl processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[66].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { inclock {} inclock~combout {} inclock~clkctrl {} processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[66].a_DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { inclock inclock~clkctrl processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[3].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { inclock {} inclock~combout {} inclock~clkctrl {} processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[3].a_DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg PS2_CLK inclock 4.088 ns register " "Info: tsu for register \"PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg\" (data pin = \"PS2_CLK\", clock pin = \"inclock\") is 4.088 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.786 ns + Longest pin register " "Info: + Longest pin to register delay is 6.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PS2_CLK 1 PIN PIN_W8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_W8; Fanout = 1; PIN Node = 'PS2_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns PS2_CLK~0 2 COMB IOC_X14_Y0_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = IOC_X14_Y0_N0; Fanout = 1; COMB Node = 'PS2_CLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { PS2_CLK PS2_CLK~0 } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.637 ns) + CELL(0.245 ns) 6.702 ns PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg~0 3 COMB LCCOMB_X14_Y21_N12 1 " "Info: 3: + IC(5.637 ns) + CELL(0.245 ns) = 6.702 ns; Loc. = LCCOMB_X14_Y21_N12; Fanout = 1; COMB Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.882 ns" { PS2_CLK~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg~0 } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Controller.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.786 ns PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg 4 REG LCFF_X14_Y21_N13 9 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.786 ns; Loc. = LCFF_X14_Y21_N13; Fanout = 9; REG Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Controller.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 16.93 % ) " "Info: Total cell delay = 1.149 ns ( 16.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.637 ns ( 83.07 % ) " "Info: Total interconnect delay = 5.637 ns ( 83.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.786 ns" { PS2_CLK PS2_CLK~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.786 ns" { PS2_CLK {} PS2_CLK~0 {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg~0 {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg {} } { 0.000ns 0.000ns 5.637ns 0.000ns } { 0.000ns 0.820ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Controller.v" 102 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 2.662 ns - Shortest register " "Info: - Shortest clock path from clock \"inclock\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns inclock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'inclock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.097 ns inclock~clkctrl 2 COMB CLKCTRL_G3 2673 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G3; Fanout = 2673; COMB Node = 'inclock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { inclock inclock~clkctrl } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.662 ns PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg 3 REG LCFF_X14_Y21_N13 9 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X14_Y21_N13; Fanout = 9; REG Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inclock~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Controller.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.95 % ) " "Info: Total cell delay = 1.516 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.146 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { inclock inclock~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { inclock {} inclock~combout {} inclock~clkctrl {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.786 ns" { PS2_CLK PS2_CLK~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.786 ns" { PS2_CLK {} PS2_CLK~0 {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg~0 {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg {} } { 0.000ns 0.000ns 5.637ns 0.000ns } { 0.000ns 0.820ns 0.245ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { inclock inclock~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { inclock {} inclock~combout {} inclock~clkctrl {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "inclock debugDataMasked\[10\] processor:myprocessor\|LMW:LMW1\|regnb:regnb1\|myDFF:myDFFs\[4\].a_DFF\|q 17.334 ns register " "Info: tco from clock \"inclock\" to destination pin \"debugDataMasked\[10\]\" through register \"processor:myprocessor\|LMW:LMW1\|regnb:regnb1\|myDFF:myDFFs\[4\].a_DFF\|q\" is 17.334 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock source 2.637 ns + Longest register " "Info: + Longest clock path from clock \"inclock\" to source register is 2.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns inclock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'inclock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.097 ns inclock~clkctrl 2 COMB CLKCTRL_G3 2673 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G3; Fanout = 2673; COMB Node = 'inclock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { inclock inclock~clkctrl } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.637 ns processor:myprocessor\|LMW:LMW1\|regnb:regnb1\|myDFF:myDFFs\[4\].a_DFF\|q 3 REG LCFF_X34_Y23_N17 34 " "Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.637 ns; Loc. = LCFF_X34_Y23_N17; Fanout = 34; REG Node = 'processor:myprocessor\|LMW:LMW1\|regnb:regnb1\|myDFF:myDFFs\[4\].a_DFF\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { inclock~clkctrl processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1810 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.49 % ) " "Info: Total cell delay = 1.516 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.121 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { inclock inclock~clkctrl processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { inclock {} inclock~combout {} inclock~clkctrl {} processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1810 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.447 ns + Longest register pin " "Info: + Longest register to pin delay is 14.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor:myprocessor\|LMW:LMW1\|regnb:regnb1\|myDFF:myDFFs\[4\].a_DFF\|q 1 REG LCFF_X34_Y23_N17 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y23_N17; Fanout = 34; REG Node = 'processor:myprocessor\|LMW:LMW1\|regnb:regnb1\|myDFF:myDFFs\[4\].a_DFF\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1810 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.101 ns) + CELL(0.393 ns) 3.494 ns processor:myprocessor\|bypass:bypass1\|bypass_dmemDatain~0 2 COMB LCCOMB_X30_Y16_N4 1 " "Info: 2: + IC(3.101 ns) + CELL(0.393 ns) = 3.494 ns; Loc. = LCCOMB_X30_Y16_N4; Fanout = 1; COMB Node = 'processor:myprocessor\|bypass:bypass1\|bypass_dmemDatain~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.494 ns" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q processor:myprocessor|bypass:bypass1|bypass_dmemDatain~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 812 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.393 ns) 4.142 ns processor:myprocessor\|bypass:bypass1\|bypass_dmemDatain~2 3 COMB LCCOMB_X30_Y16_N18 32 " "Info: 3: + IC(0.255 ns) + CELL(0.393 ns) = 4.142 ns; Loc. = LCCOMB_X30_Y16_N18; Fanout = 32; COMB Node = 'processor:myprocessor\|bypass:bypass1\|bypass_dmemDatain~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { processor:myprocessor|bypass:bypass1|bypass_dmemDatain~0 processor:myprocessor|bypass:bypass1|bypass_dmemDatain~2 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 812 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.436 ns) 6.406 ns processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[10\]~10 4 COMB LCCOMB_X34_Y25_N16 3 " "Info: 4: + IC(1.828 ns) + CELL(0.436 ns) = 6.406 ns; Loc. = LCCOMB_X34_Y25_N16; Fanout = 3; COMB Node = 'processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[10\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.264 ns" { processor:myprocessor|bypass:bypass1|bypass_dmemDatain~2 processor:myprocessor|memory:memory1|trinb:trinb_dmemDatain_WMbypass|out[10]~10 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1841 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.638 ns) + CELL(0.413 ns) 10.457 ns processor:myprocessor\|memory:memory1\|trinb:trinb_nowriteData\|out\[10\]~10 5 COMB LCCOMB_X25_Y33_N8 1 " "Info: 5: + IC(3.638 ns) + CELL(0.413 ns) = 10.457 ns; Loc. = LCCOMB_X25_Y33_N8; Fanout = 1; COMB Node = 'processor:myprocessor\|memory:memory1\|trinb:trinb_nowriteData\|out\[10\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.051 ns" { processor:myprocessor|memory:memory1|trinb:trinb_dmemDatain_WMbypass|out[10]~10 processor:myprocessor|memory:memory1|trinb:trinb_nowriteData|out[10]~10 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/processor.v" 1841 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(2.652 ns) 14.447 ns debugDataMasked\[10\] 6 PIN PIN_C1 0 " "Info: 6: + IC(1.338 ns) + CELL(2.652 ns) = 14.447 ns; Loc. = PIN_C1; Fanout = 0; PIN Node = 'debugDataMasked\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.990 ns" { processor:myprocessor|memory:memory1|trinb:trinb_nowriteData|out[10]~10 debugDataMasked[10] } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.287 ns ( 29.67 % ) " "Info: Total cell delay = 4.287 ns ( 29.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.160 ns ( 70.33 % ) " "Info: Total interconnect delay = 10.160 ns ( 70.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.447 ns" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q processor:myprocessor|bypass:bypass1|bypass_dmemDatain~0 processor:myprocessor|bypass:bypass1|bypass_dmemDatain~2 processor:myprocessor|memory:memory1|trinb:trinb_dmemDatain_WMbypass|out[10]~10 processor:myprocessor|memory:memory1|trinb:trinb_nowriteData|out[10]~10 debugDataMasked[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.447 ns" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q {} processor:myprocessor|bypass:bypass1|bypass_dmemDatain~0 {} processor:myprocessor|bypass:bypass1|bypass_dmemDatain~2 {} processor:myprocessor|memory:memory1|trinb:trinb_dmemDatain_WMbypass|out[10]~10 {} processor:myprocessor|memory:memory1|trinb:trinb_nowriteData|out[10]~10 {} debugDataMasked[10] {} } { 0.000ns 3.101ns 0.255ns 1.828ns 3.638ns 1.338ns } { 0.000ns 0.393ns 0.393ns 0.436ns 0.413ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { inclock inclock~clkctrl processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { inclock {} inclock~combout {} inclock~clkctrl {} processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.447 ns" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q processor:myprocessor|bypass:bypass1|bypass_dmemDatain~0 processor:myprocessor|bypass:bypass1|bypass_dmemDatain~2 processor:myprocessor|memory:memory1|trinb:trinb_dmemDatain_WMbypass|out[10]~10 processor:myprocessor|memory:memory1|trinb:trinb_nowriteData|out[10]~10 debugDataMasked[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.447 ns" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q {} processor:myprocessor|bypass:bypass1|bypass_dmemDatain~0 {} processor:myprocessor|bypass:bypass1|bypass_dmemDatain~2 {} processor:myprocessor|memory:memory1|trinb:trinb_dmemDatain_WMbypass|out[10]~10 {} processor:myprocessor|memory:memory1|trinb:trinb_nowriteData|out[10]~10 {} debugDataMasked[10] {} } { 0.000ns 3.101ns 0.255ns 1.828ns 3.638ns 1.338ns } { 0.000ns 0.393ns 0.393ns 0.436ns 0.413ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PS2_Interface:myps2\|PS2_Controller:PS2\|last_ps2_clk resetn inclock 0.515 ns register " "Info: th for register \"PS2_Interface:myps2\|PS2_Controller:PS2\|last_ps2_clk\" (data pin = \"resetn\", clock pin = \"inclock\") is 0.515 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 2.662 ns + Longest register " "Info: + Longest clock path from clock \"inclock\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns inclock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'inclock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.097 ns inclock~clkctrl 2 COMB CLKCTRL_G3 2673 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G3; Fanout = 2673; COMB Node = 'inclock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { inclock inclock~clkctrl } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.662 ns PS2_Interface:myps2\|PS2_Controller:PS2\|last_ps2_clk 3 REG LCFF_X14_Y21_N23 8 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X14_Y21_N23; Fanout = 8; REG Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|last_ps2_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inclock~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|last_ps2_clk } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Controller.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.95 % ) " "Info: Total cell delay = 1.516 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.146 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { inclock inclock~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|last_ps2_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { inclock {} inclock~combout {} inclock~clkctrl {} PS2_Interface:myps2|PS2_Controller:PS2|last_ps2_clk {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Controller.v" 104 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.413 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns resetn 1 PIN PIN_M2 32 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_M2; Fanout = 32; PIN Node = 'resetn'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/skeleton.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.271 ns) 2.329 ns PS2_Interface:myps2\|PS2_Controller:PS2\|last_ps2_clk~0 2 COMB LCCOMB_X14_Y21_N22 1 " "Info: 2: + IC(1.079 ns) + CELL(0.271 ns) = 2.329 ns; Loc. = LCCOMB_X14_Y21_N22; Fanout = 1; COMB Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|last_ps2_clk~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { resetn PS2_Interface:myps2|PS2_Controller:PS2|last_ps2_clk~0 } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Controller.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.413 ns PS2_Interface:myps2\|PS2_Controller:PS2\|last_ps2_clk 3 REG LCFF_X14_Y21_N23 8 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.413 ns; Loc. = LCFF_X14_Y21_N23; Fanout = 8; REG Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|last_ps2_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { PS2_Interface:myps2|PS2_Controller:PS2|last_ps2_clk~0 PS2_Interface:myps2|PS2_Controller:PS2|last_ps2_clk } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/Final Processor/PS2_Controller.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.334 ns ( 55.28 % ) " "Info: Total cell delay = 1.334 ns ( 55.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.079 ns ( 44.72 % ) " "Info: Total interconnect delay = 1.079 ns ( 44.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.413 ns" { resetn PS2_Interface:myps2|PS2_Controller:PS2|last_ps2_clk~0 PS2_Interface:myps2|PS2_Controller:PS2|last_ps2_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.413 ns" { resetn {} resetn~combout {} PS2_Interface:myps2|PS2_Controller:PS2|last_ps2_clk~0 {} PS2_Interface:myps2|PS2_Controller:PS2|last_ps2_clk {} } { 0.000ns 0.000ns 1.079ns 0.000ns } { 0.000ns 0.979ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { inclock inclock~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|last_ps2_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { inclock {} inclock~combout {} inclock~clkctrl {} PS2_Interface:myps2|PS2_Controller:PS2|last_ps2_clk {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.413 ns" { resetn PS2_Interface:myps2|PS2_Controller:PS2|last_ps2_clk~0 PS2_Interface:myps2|PS2_Controller:PS2|last_ps2_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.413 ns" { resetn {} resetn~combout {} PS2_Interface:myps2|PS2_Controller:PS2|last_ps2_clk~0 {} PS2_Interface:myps2|PS2_Controller:PS2|last_ps2_clk {} } { 0.000ns 0.000ns 1.079ns 0.000ns } { 0.000ns 0.979ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 19 22:39:32 2015 " "Info: Processing ended: Sun Apr 19 22:39:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
