<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>mlp_sigmoid</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>mlp_sigmoid</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>6.708</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>65887</Best-caseLatency>
<Average-caseLatency>65887</Average-caseLatency>
<Worst-caseLatency>65887</Worst-caseLatency>
<Best-caseRealTimeLatency>0.659 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.659 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.659 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>65888</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>257</TripCount>
<Latency>257</Latency>
<AbsoluteTimeLatency>2.570 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</Loop1>
<Loop2>
<Name>Loop 2</Name>
<TripCount>129</TripCount>
<Latency>129</Latency>
<AbsoluteTimeLatency>1.290 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</Loop2>
<Loop3>
<Name>Loop 3</Name>
<TripCount>10</TripCount>
<Latency>10</Latency>
<AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</Loop3>
<Loop4>
<Name>Loop 4</Name>
<TripCount>73</TripCount>
<Latency>73</Latency>
<AbsoluteTimeLatency>0.730 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</Loop4>
<VITIS_LOOP_500_1>
<Name>VITIS_LOOP_500_1</Name>
<TripCount>72</TripCount>
<Latency>72</Latency>
<AbsoluteTimeLatency>0.720 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_500_1>
<VITIS_LOOP_519_2>
<Name>VITIS_LOOP_519_2</Name>
<TripCount>256</TripCount>
<Latency>26880</Latency>
<AbsoluteTimeLatency>0.269 ms</AbsoluteTimeLatency>
<IterationLatency>105</IterationLatency>
<PipelineDepth>105</PipelineDepth>
<VITIS_LOOP_523_3>
<Name>VITIS_LOOP_523_3</Name>
<TripCount>73</TripCount>
<Latency>79</Latency>
<AbsoluteTimeLatency>0.790 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</VITIS_LOOP_523_3>
</VITIS_LOOP_519_2>
<VITIS_LOOP_536_4>
<Name>VITIS_LOOP_536_4</Name>
<TripCount>128</TripCount>
<Latency>36992</Latency>
<AbsoluteTimeLatency>0.370 ms</AbsoluteTimeLatency>
<IterationLatency>289</IterationLatency>
<PipelineDepth>289</PipelineDepth>
<VITIS_LOOP_541_5>
<Name>VITIS_LOOP_541_5</Name>
<TripCount>257</TripCount>
<Latency>263</Latency>
<AbsoluteTimeLatency>2.630 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</VITIS_LOOP_541_5>
</VITIS_LOOP_536_4>
<VITIS_LOOP_553_6>
<Name>VITIS_LOOP_553_6</Name>
<TripCount>9</TripCount>
<Latency>1449</Latency>
<AbsoluteTimeLatency>14.490 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<VITIS_LOOP_557_7>
<Name>VITIS_LOOP_557_7</Name>
<TripCount>129</TripCount>
<Latency>135</Latency>
<AbsoluteTimeLatency>1.350 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</VITIS_LOOP_557_7>
</VITIS_LOOP_553_6>
<VITIS_LOOP_565_8>
<Name>VITIS_LOOP_565_8</Name>
<TripCount>9</TripCount>
<Latency>10</Latency>
<AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</VITIS_LOOP_565_8>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>105</BRAM_18K>
<AVAIL_BRAM>432</AVAIL_BRAM>
<UTIL_BRAM>24</UTIL_BRAM>
<DSP>12</DSP>
<AVAIL_DSP>360</AVAIL_DSP>
<UTIL_DSP>3</UTIL_DSP>
<FF>2041</FF>
<AVAIL_FF>141120</AVAIL_FF>
<UTIL_FF>1</UTIL_FF>
<LUT>5330</LUT>
<AVAIL_LUT>70560</AVAIL_LUT>
<UTIL_LUT>7</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>mlp_sigmoid</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>mlp_sigmoid</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>S_AXIS_TDATA</name>
<Object>S_AXIS_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>S_AXIS_TVALID</name>
<Object>S_AXIS_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>S_AXIS_TREADY</name>
<Object>S_AXIS_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>S_AXIS_TLAST</name>
<Object>S_AXIS_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>S_AXIS_TKEEP</name>
<Object>S_AXIS_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>S_AXIS_TSTRB</name>
<Object>S_AXIS_V_strb_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>M_AXIS_TDATA</name>
<Object>M_AXIS_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>M_AXIS_TVALID</name>
<Object>M_AXIS_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>M_AXIS_TREADY</name>
<Object>M_AXIS_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>M_AXIS_TLAST</name>
<Object>M_AXIS_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>M_AXIS_TKEEP</name>
<Object>M_AXIS_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>M_AXIS_TSTRB</name>
<Object>M_AXIS_V_strb_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
