# Tiny Tapeout project information
project:
  title:        "Tiny Pong"                             # Project title
  author:       "Andrew Chen"                           # Your name
  discord:      "andu_623"                              # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "VGA Display Driver for Pong Game"      # One line description of what your project does
  language:     "Verilog"                               # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     25000000                                # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module: "tt_um_axc1271_tinypong"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
    ui[0]: "Paddle Up Button"
    ui[1]: "Paddle Down Button"
    uo[0]: "VGA HSYNC"
    uo[1]: "VGA VSYNC"
    uo[3:2]: "VGA RED (2-bit)"
    uo[5:4]: "VGA GREEN (2-bit)"
    uo[7:6]: "VGA BLUE (2-bit)"

# Do not change!
yaml_version: 6
