

================================================================
== Vitis HLS Report for 'reduce_accum2_ii_is_4_Pipeline_accum2'
================================================================
* Date:           Sun Jul 10 12:43:26 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        reduce_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9219|     9219|  46.095 us|  46.095 us|  9219|  9219|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- accum2  |     9217|     9217|        11|          9|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 9, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%accum_1 = alloca i32 1"   --->   Operation 15 'alloca' 'accum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%accum_1_10 = alloca i32 1"   --->   Operation 16 'alloca' 'accum_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%accum_0_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %accum_0_0_reload"   --->   Operation 18 'read' 'accum_0_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%accum_1_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %accum_1_0_reload"   --->   Operation 19 'read' 'accum_1_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %accum_1_0_reload_read, i32 %accum_1_10"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %accum_0_0_reload_read, i32 %accum_1"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %j"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_4 = load i11 %j" [reduce.cpp:34]   --->   Operation 24 'load' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.94ns)   --->   "%icmp_ln33 = icmp_eq  i11 %j_4, i11 1024" [reduce.cpp:33]   --->   Operation 26 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%add_ln33 = add i11 %j_4, i11 1" [reduce.cpp:33]   --->   Operation 28 'add' 'add_ln33' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %.split, void %.exitStub" [reduce.cpp:33]   --->   Operation 29 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i11 %j_4" [reduce.cpp:34]   --->   Operation 30 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i10 %trunc_ln34" [reduce.cpp:34]   --->   Operation 31 'zext' 'zext_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln34" [reduce.cpp:34]   --->   Operation 32 'getelementptr' 'A_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%A_load = load i10 %A_addr" [reduce.cpp:34]   --->   Operation 33 'load' 'A_load' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i11 %j_4" [reduce.cpp:34]   --->   Operation 34 'trunc' 'trunc_ln34_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln33 = store i11 %add_ln33, i11 %j" [reduce.cpp:33]   --->   Operation 35 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%accum_1_load_1 = load i32 %accum_1" [reduce.cpp:34]   --->   Operation 36 'load' 'accum_1_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%accum_1_10_load_1 = load i32 %accum_1_10" [reduce.cpp:34]   --->   Operation 37 'load' 'accum_1_10_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (1.23ns)   --->   "%A_load = load i10 %A_addr" [reduce.cpp:34]   --->   Operation 38 'load' 'A_load' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 39 [1/1] (0.44ns)   --->   "%select_ln34 = select i1 %trunc_ln34_1, i32 %accum_1_10_load_1, i32 %accum_1_load_1" [reduce.cpp:34]   --->   Operation 39 'select' 'select_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%accum_1_load = load i32 %accum_1"   --->   Operation 55 'load' 'accum_1_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%accum_1_10_load = load i32 %accum_1_10"   --->   Operation 56 'load' 'accum_1_10_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_1_2_out, i32 %accum_1_10_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_0_2_out, i32 %accum_1_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast i32 %A_load" [reduce.cpp:34]   --->   Operation 40 'bitcast' 'bitcast_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 41 [8/8] (3.45ns)   --->   "%accum_0 = fadd i32 %select_ln34, i32 %bitcast_ln34" [reduce.cpp:34]   --->   Operation 41 'fadd' 'accum_0' <Predicate = (!icmp_ln33)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.45>
ST_4 : Operation 42 [7/8] (3.45ns)   --->   "%accum_0 = fadd i32 %select_ln34, i32 %bitcast_ln34" [reduce.cpp:34]   --->   Operation 42 'fadd' 'accum_0' <Predicate = (!icmp_ln33)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 43 [6/8] (3.45ns)   --->   "%accum_0 = fadd i32 %select_ln34, i32 %bitcast_ln34" [reduce.cpp:34]   --->   Operation 43 'fadd' 'accum_0' <Predicate = (!icmp_ln33)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.45>
ST_6 : Operation 44 [5/8] (3.45ns)   --->   "%accum_0 = fadd i32 %select_ln34, i32 %bitcast_ln34" [reduce.cpp:34]   --->   Operation 44 'fadd' 'accum_0' <Predicate = (!icmp_ln33)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.45>
ST_7 : Operation 45 [4/8] (3.45ns)   --->   "%accum_0 = fadd i32 %select_ln34, i32 %bitcast_ln34" [reduce.cpp:34]   --->   Operation 45 'fadd' 'accum_0' <Predicate = (!icmp_ln33)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.45>
ST_8 : Operation 46 [3/8] (3.45ns)   --->   "%accum_0 = fadd i32 %select_ln34, i32 %bitcast_ln34" [reduce.cpp:34]   --->   Operation 46 'fadd' 'accum_0' <Predicate = (!icmp_ln33)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.45>
ST_9 : Operation 47 [2/8] (3.45ns)   --->   "%accum_0 = fadd i32 %select_ln34, i32 %bitcast_ln34" [reduce.cpp:34]   --->   Operation 47 'fadd' 'accum_0' <Predicate = (!icmp_ln33)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.45>
ST_10 : Operation 48 [1/8] (3.45ns)   --->   "%accum_0 = fadd i32 %select_ln34, i32 %bitcast_ln34" [reduce.cpp:34]   --->   Operation 48 'fadd' 'accum_0' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.87>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [reduce.cpp:33]   --->   Operation 49 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (0.44ns)   --->   "%accum_1_12 = select i1 %trunc_ln34_1, i32 %accum_0, i32 %accum_1_10_load_1" [reduce.cpp:34]   --->   Operation 50 'select' 'accum_1_12' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 51 [1/1] (0.44ns)   --->   "%accum_1_13 = select i1 %trunc_ln34_1, i32 %accum_1_load_1, i32 %accum_0" [reduce.cpp:34]   --->   Operation 51 'select' 'accum_1_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln34 = store i32 %accum_1_12, i32 %accum_1_10" [reduce.cpp:34]   --->   Operation 52 'store' 'store_ln34' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln34 = store i32 %accum_1_13, i32 %accum_1" [reduce.cpp:34]   --->   Operation 53 'store' 'store_ln34' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ accum_1_0_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ accum_0_0_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ accum_1_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ accum_0_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010000000000]
accum_1               (alloca           ) [ 011111111111]
accum_1_10            (alloca           ) [ 011111111111]
specinterface_ln0     (specinterface    ) [ 000000000000]
accum_0_0_reload_read (read             ) [ 000000000000]
accum_1_0_reload_read (read             ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
br_ln0                (br               ) [ 000000000000]
j_4                   (load             ) [ 000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000]
icmp_ln33             (icmp             ) [ 011111111100]
empty                 (speclooptripcount) [ 000000000000]
add_ln33              (add              ) [ 000000000000]
br_ln33               (br               ) [ 000000000000]
trunc_ln34            (trunc            ) [ 000000000000]
zext_ln34             (zext             ) [ 000000000000]
A_addr                (getelementptr    ) [ 001000000000]
trunc_ln34_1          (trunc            ) [ 011111111111]
store_ln33            (store            ) [ 000000000000]
accum_1_load_1        (load             ) [ 011111111111]
accum_1_10_load_1     (load             ) [ 011111111111]
A_load                (load             ) [ 000100000000]
select_ln34           (select           ) [ 010111111110]
bitcast_ln34          (bitcast          ) [ 010011111110]
accum_0               (fadd             ) [ 001000000001]
specloopname_ln33     (specloopname     ) [ 000000000000]
accum_1_12            (select           ) [ 000000000000]
accum_1_13            (select           ) [ 000000000000]
store_ln34            (store            ) [ 000000000000]
store_ln34            (store            ) [ 000000000000]
br_ln0                (br               ) [ 000000000000]
accum_1_load          (load             ) [ 000000000000]
accum_1_10_load       (load             ) [ 000000000000]
write_ln0             (write            ) [ 000000000000]
write_ln0             (write            ) [ 000000000000]
ret_ln0               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="accum_1_0_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_1_0_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="accum_0_0_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_0_0_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="accum_1_2_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_1_2_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="accum_0_2_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_0_2_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="j_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="accum_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="accum_1_10_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_1_10/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="accum_0_0_reload_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="accum_0_0_reload_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="accum_1_0_reload_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="accum_1_0_reload_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln0_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="write_ln0_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="A_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="10" slack="0"/>
<pin id="88" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="10" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="accum_0/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="11" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="j_4_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="0"/>
<pin id="118" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln33_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="0"/>
<pin id="121" dir="0" index="1" bw="11" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln33_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="trunc_ln34_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="11" slack="0"/>
<pin id="133" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln34_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="trunc_ln34_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln33_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="0" index="1" bw="11" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="accum_1_load_1_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_1_load_1/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="accum_1_10_load_1_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_1_10_load_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="select_ln34_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="bitcast_ln34_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="accum_1_12_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="10"/>
<pin id="168" dir="0" index="1" bw="32" slack="1"/>
<pin id="169" dir="0" index="2" bw="32" slack="9"/>
<pin id="170" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_1_12/11 "/>
</bind>
</comp>

<comp id="171" class="1004" name="accum_1_13_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="10"/>
<pin id="173" dir="0" index="1" bw="32" slack="9"/>
<pin id="174" dir="0" index="2" bw="32" slack="1"/>
<pin id="175" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_1_13/11 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln34_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="10"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/11 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln34_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="10"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/11 "/>
</bind>
</comp>

<comp id="186" class="1004" name="accum_1_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_1_load/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="accum_1_10_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_1_10_load/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="j_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="0"/>
<pin id="196" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="201" class="1005" name="accum_1_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_1 "/>
</bind>
</comp>

<comp id="209" class="1005" name="accum_1_10_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_1_10 "/>
</bind>
</comp>

<comp id="217" class="1005" name="icmp_ln33_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="221" class="1005" name="A_addr_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="1"/>
<pin id="223" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="226" class="1005" name="trunc_ln34_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34_1 "/>
</bind>
</comp>

<comp id="233" class="1005" name="accum_1_load_1_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="9"/>
<pin id="235" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="accum_1_load_1 "/>
</bind>
</comp>

<comp id="238" class="1005" name="accum_1_10_load_1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="9"/>
<pin id="240" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="accum_1_10_load_1 "/>
</bind>
</comp>

<comp id="243" class="1005" name="A_load_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="248" class="1005" name="select_ln34_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln34 "/>
</bind>
</comp>

<comp id="253" class="1005" name="bitcast_ln34_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln34 "/>
</bind>
</comp>

<comp id="258" class="1005" name="accum_0_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="44" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="44" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="38" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="105"><net_src comp="64" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="58" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="116" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="116" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="143"><net_src comp="116" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="125" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="161"><net_src comp="149" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="165"><net_src comp="162" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="180"><net_src comp="166" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="171" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="186" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="193"><net_src comp="190" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="197"><net_src comp="46" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="200"><net_src comp="194" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="204"><net_src comp="50" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="212"><net_src comp="54" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="220"><net_src comp="119" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="84" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="229"><net_src comp="140" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="236"><net_src comp="149" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="241"><net_src comp="152" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="246"><net_src comp="91" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="251"><net_src comp="155" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="256"><net_src comp="162" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="261"><net_src comp="97" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="171" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: accum_1_2_out | {2 }
	Port: accum_0_2_out | {2 }
 - Input state : 
	Port: reduce_accum2_ii_is_4_Pipeline_accum2 : accum_1_0_reload | {1 }
	Port: reduce_accum2_ii_is_4_Pipeline_accum2 : accum_0_0_reload | {1 }
	Port: reduce_accum2_ii_is_4_Pipeline_accum2 : A | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_4 : 1
		icmp_ln33 : 2
		add_ln33 : 2
		br_ln33 : 3
		trunc_ln34 : 2
		zext_ln34 : 3
		A_addr : 4
		A_load : 5
		trunc_ln34_1 : 2
		store_ln33 : 3
	State 2
		select_ln34 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		accum_0 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		store_ln34 : 1
		store_ln34 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |             grp_fu_97            |    2    |   296   |   239   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln34_fu_155        |    0    |    0    |    32   |
|  select  |         accum_1_12_fu_166        |    0    |    0    |    32   |
|          |         accum_1_13_fu_171        |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|    add   |          add_ln33_fu_125         |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln33_fu_119         |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|   read   | accum_0_0_reload_read_read_fu_58 |    0    |    0    |    0    |
|          | accum_1_0_reload_read_read_fu_64 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |       write_ln0_write_fu_70      |    0    |    0    |    0    |
|          |       write_ln0_write_fu_77      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln34_fu_131        |    0    |    0    |    0    |
|          |        trunc_ln34_1_fu_140       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   zext   |         zext_ln34_fu_135         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    2    |   296   |   364   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      A_addr_reg_221     |   10   |
|      A_load_reg_243     |   32   |
|     accum_0_reg_258     |   32   |
|accum_1_10_load_1_reg_238|   32   |
|    accum_1_10_reg_209   |   32   |
|  accum_1_load_1_reg_233 |   32   |
|     accum_1_reg_201     |   32   |
|   bitcast_ln34_reg_253  |   32   |
|    icmp_ln33_reg_217    |    1   |
|        j_reg_194        |   11   |
|   select_ln34_reg_248   |   32   |
|   trunc_ln34_1_reg_226  |    1   |
+-------------------------+--------+
|          Total          |   279  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_97    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   84   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   296  |   364  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   279  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   575  |   382  |
+-----------+--------+--------+--------+--------+
