Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter xsthdpdir set to ./_cg/_dbg/internal_ram_xsd


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
Reading design: ./_cg/_dbg/internal_ram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "./_cg/_dbg/internal_ram.prj"
Input Format                       : VHDL

---- Target Parameters
Output Format                      : NGC
Output File Name                   : "./_cg/_dbg/internal_ram.ngc"
Target Device                      : xc7vx330t-3ffg1157

---- Source Options
Work Library                       : work
Entity Name                        : internal_ram
Architecture Name                  : virtex7
Top Module Name                    : internal_ram
Use New Parser                     : yes

---- Target Options
Add IO Buffers                     : NO

---- General Options
Bus Delimiter                      : <>
Library Search Order               : "./_cg/_dbg/_default.lso"

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_v7_3_xst_comp.vhd" into library blk_mem_gen_v7_3
Parsing package <blk_mem_gen_v7_3_xst_comp>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_v7_3_defaults.vhd" into library blk_mem_gen_v7_3
Parsing package <blk_mem_gen_v7_3_defaults>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_v7_3_pkg.vhd" into library blk_mem_gen_v7_3
Parsing package <blk_mem_gen_pkg>.
Parsing package body <blk_mem_gen_pkg>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_getinit_pkg.vhd" into library blk_mem_gen_v7_3
Parsing package <blk_mem_gen_getinit_pkg>.
Parsing package body <blk_mem_gen_getinit_pkg>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_min_area_pkg.vhd" into library blk_mem_gen_v7_3
Parsing package <blk_mem_min_area_pkg>.
Parsing package body <blk_mem_min_area_pkg>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_bindec.vhd" into library blk_mem_gen_v7_3
Parsing entity <bindec>.
Parsing architecture <xilinx> of entity <bindec>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_mux.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_mux>.
Parsing architecture <xilinx> of entity <blk_mem_gen_mux>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_wrapper_s6.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_s6>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s6>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_wrapper_s6_init.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_s6_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s6_init>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_wrapper_s3adsp.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_s3adsp>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3adsp>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_wrapper_s3adsp_init.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_s3adsp_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3adsp_init>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_wrapper_s3a.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_s3a>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3a>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_wrapper_s3a_init.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_s3a_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3a_init>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_wrapper_v6.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_v6>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v6>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_wrapper_v6_init.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_v6_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v6_init>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_wrapper_v5.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_v5>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v5>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_wrapper_v5_init.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_v5_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v5_init>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_wrapper_v4.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_v4>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v4>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_wrapper_v4_init.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_v4_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v4_init>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_wrapper_s3.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_s3>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_wrapper_s3_init.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_s3_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3_init>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_width.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_width>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_width>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_generic_cstr.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_generic_cstr>.
Parsing architecture <xilinx> of entity <blk_mem_gen_generic_cstr>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_ecc_encoder.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_ecc_encoder>.
Parsing architecture <xilinx> of entity <blk_mem_gen_ecc_encoder>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_ecc_decoder.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_ecc_decoder>.
Parsing architecture <xilinx> of entity <blk_mem_gen_ecc_decoder>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_input_block.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_input_block>.
Parsing architecture <xilinx> of entity <blk_mem_input_block>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_output_block.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_output_block>.
Parsing architecture <xilinx> of entity <blk_mem_output_block>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_axi_read_fsm.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_axi_read_fsm>.
Parsing architecture <blk_mem_axi_read_fsm_arch> of entity <blk_mem_axi_read_fsm>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_axi_read_wrapper.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_axi_read_wrapper>.
Parsing architecture <blk_mem_axi_read_wrapper_arch> of entity <blk_mem_axi_read_wrapper>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_axi_write_fsm.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_axi_write_fsm>.
Parsing architecture <axi_write_fsm_arch> of entity <blk_mem_axi_write_fsm>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_axi_write_wrapper.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_axi_write_wrapper>.
Parsing architecture <axi_write_wrap_arch> of entity <blk_mem_axi_write_wrapper>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_axi_regs_fwd.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_axi_regs_fwd>.
Parsing architecture <axi_regs_fwd_arch> of entity <blk_mem_axi_regs_fwd>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_top.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_top>.
Parsing architecture <xilinx> of entity <blk_mem_gen_top>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_v7_3_xst.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_v7_3_xst>.
Parsing architecture <xilinx> of entity <blk_mem_gen_v7_3_xst>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_v7_3.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_v7_3>.
Parsing architecture <xilinx> of entity <blk_mem_gen_v7_3>.
Parsing VHDL file "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\internal_ram.vhd" into library work
Parsing entity <internal_ram>.
Parsing architecture <virtex7> of entity <internal_ram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <internal_ram> (architecture <virtex7>) from library <work>.

Elaborating entity <blk_mem_gen_v7_3> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_v7_3_xst> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_top> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.
library is C:/Xilinx/14.7/ISE_DS/ISE/lib/nt64/libIp_Xst.dll
WARNING:UtilitiesC:159 - Message file "usenglish/ip.msg" wasn't found.
INFO:ip - 0: (0,0) 	: 8x4096 	u:8
INFO:ip - 1: (0,4096) 	: 8x2048 	u:8
library is C:/Xilinx/14.7/ISE_DS/ISE/lib/nt64/libIp_Xst.dll
INFO:ip - 0: (0,0) 	: 8x4096 	u:8
INFO:ip - 1: (0,4096) 	: 8x2048 	u:8

Elaborating entity <blk_mem_input_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_generic_cstr> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <bindec> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.
WARNING:HDLCompiler:746 - "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_width.vhd" Line 978: Range is empty (null range)
WARNING:HDLCompiler:220 - "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_width.vhd" Line 978: Assignment ignored
WARNING:HDLCompiler:746 - "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_width.vhd" Line 979: Range is empty (null range)
WARNING:HDLCompiler:220 - "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_width.vhd" Line 979: Assignment ignored

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.
WARNING:HDLCompiler:634 - "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_wrapper_v6.vhd" Line 511: Net <douta_i[8]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_width.vhd" Line 430: Net <dina_pad[8]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_width.vhd" Line 434: Net <dinb_pad[8]> does not have a driver.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_mux> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.
WARNING:HDLCompiler:321 - "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_mux.vhd" Line 428: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_mux.vhd" Line 459: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Users\dave\fpga\VGACard\synth\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_mux.vhd" Line 470: Comparison between arrays of unequal length always returns FALSE.
