{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 0,
    "design__inferred_latch__count": 0,
    "design__instance__count": 164,
    "design__instance__area": 1371.32,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.0002680588804651052,
    "power__switching__total": 0.00017518729146104306,
    "power__leakage__total": 1.4203120901612465e-09,
    "power__total": 0.0004432475834619254,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.10193630950087813,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.10170577168329466,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3879393860399887,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 9.492457755180052,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.387939,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 10.788549,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.10290678322972546,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.10268185203857493,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8835321058189122,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 8.047630345460338,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.883532,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 8.04763,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.10165661655748919,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.10142197091459842,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.20866725604707967,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 9.798055089045995,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.208667,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 11.401834,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 2,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.10133312531454007,
    "clock__skew__worst_setup": 0.10114837032022941,
    "timing__hold__ws": 0.20707827705372114,
    "timing__setup__ws": 8.005404565836727,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.207078,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 8.005404,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 62.51 73.23",
    "design__core__bbox": "5.52 10.88 56.58 59.84",
    "design__io": 25,
    "design__die__area": 4577.61,
    "design__core__area": 2499.9,
    "design__instance__count__stdcell": 164,
    "design__instance__area__stdcell": 1371.32,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.548549,
    "design__instance__utilization__stdcell": 0.548549,
    "design__instance__count__class:inverter": 2,
    "design__instance__count__class:sequential_cell": 23,
    "design__instance__count__class:multi_input_combinational_cell": 44,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:fill_cell": 168,
    "design__instance__count__class:tap_cell": 30,
    "design__power_grid_violation__count__net:vssd1": 0,
    "design__power_grid_violation__count__net:vccd1": 0,
    "design__power_grid_violation__count": 0,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 2340.19,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 42,
    "design__instance__count__class:clock_buffer": 4,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "design__instance__count__class:antenna_cell": 19,
    "antenna_diodes_count": 0,
    "route__net": 133,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 25,
    "route__wirelength__iter:1": 2619,
    "route__drc_errors__iter:2": 3,
    "route__wirelength__iter:2": 2598,
    "route__drc_errors__iter:3": 12,
    "route__wirelength__iter:3": 2576,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 2571,
    "route__drc_errors": 0,
    "route__wirelength": 2571,
    "route__vias": 830,
    "route__vias__singlecut": 830,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 119.32,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 2,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.10157854012107427,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.10139749049621309,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.3856973460895002,
    "timing__setup__ws__corner:min_tt_025C_1v80": 9.498325950164974,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.385697,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 10.805085,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 2,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.10242811055912054,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.10225197367128228,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.8796678079389608,
    "timing__setup__ws__corner:min_ss_100C_1v60": 8.085797149591121,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.879668,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 8.085797,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 2,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.10133312531454007,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.10114837032022941,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.20707827705372114,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 9.802763322981983,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.207078,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 11.413407,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 2,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.10268026997072009,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.10240049376060194,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.39009069301122357,
    "timing__setup__ws__corner:max_tt_025C_1v80": 9.484746589922128,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.390091,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 10.771728,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 2,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.10381422404456701,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.10353949934935378,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.887105580769338,
    "timing__setup__ws__corner:max_ss_100C_1v60": 8.005404565836727,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.887106,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 8.005404,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 2,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.10235540482673915,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.10207221468072372,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2102694466948049,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 9.791496779409448,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.210269,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 11.390507,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 1,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79983,
    "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.79992,
    "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000169396,
    "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000160076,
    "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 7.08601e-05,
    "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000160076,
    "design_powergrid__voltage__worst": 0.000160076,
    "design_powergrid__voltage__worst__net:vccd1": 1.79983,
    "design_powergrid__drop__worst": 0.000169396,
    "design_powergrid__drop__worst__net:vccd1": 0.000169396,
    "design_powergrid__voltage__worst__net:vssd1": 0.000160076,
    "design_powergrid__drop__worst__net:vssd1": 0.000160076,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 7.99e-05,
    "ir__drop__worst": 0.000169,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}