{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1535746117590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535746117595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 31 16:08:37 2018 " "Processing started: Fri Aug 31 16:08:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535746117595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746117595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746117595 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746117925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1535746117967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1535746117967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file mult.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P " "Found design unit 1: P" {  } { { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130415 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mult-ml " "Found design unit 2: mult-ml" {  } { { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130415 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746130415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wise_mult.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file wise_mult.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wise_mult-wise " "Found design unit 1: wise_mult-wise" {  } { { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130415 ""} { "Info" "ISGN_ENTITY_NAME" "1 wise_mult " "Found entity 1: wise_mult" {  } { { "wise_mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/wise_mult.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746130415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "th_checker.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file th_checker.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 th_checker-th_chck " "Found design unit 1: th_checker-th_chck" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130420 ""} { "Info" "ISGN_ENTITY_NAME" "1 th_checker " "Found entity 1: th_checker" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746130420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noise_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file noise_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 noise_adder-nse_add " "Found design unit 1: noise_adder-nse_add" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130422 ""} { "Info" "ISGN_ENTITY_NAME" "1 noise_adder " "Found entity 1: noise_adder" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746130422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer_sum_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file layer_sum_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 layer_sum_4-layer_4 " "Found design unit 1: layer_sum_4-layer_4" {  } { { "layer_sum_4.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/layer_sum_4.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130423 ""} { "Info" "ISGN_ENTITY_NAME" "1 layer_sum_4 " "Found entity 1: layer_sum_4" {  } { { "layer_sum_4.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/layer_sum_4.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746130423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer_sum_3.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file layer_sum_3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 layer_sum_3-layer_3 " "Found design unit 1: layer_sum_3-layer_3" {  } { { "layer_sum_3.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/layer_sum_3.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130426 ""} { "Info" "ISGN_ENTITY_NAME" "1 layer_sum_3 " "Found entity 1: layer_sum_3" {  } { { "layer_sum_3.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/layer_sum_3.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746130426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer_sum_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file layer_sum_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 layer_sum_2-layer_2 " "Found design unit 1: layer_sum_2-layer_2" {  } { { "layer_sum_2.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/layer_sum_2.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130430 ""} { "Info" "ISGN_ENTITY_NAME" "1 layer_sum_2 " "Found entity 1: layer_sum_2" {  } { { "layer_sum_2.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/layer_sum_2.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746130430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer_sum_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file layer_sum_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 layer_sum_1-layer_1 " "Found design unit 1: layer_sum_1-layer_1" {  } { { "layer_sum_1.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/layer_sum_1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130435 ""} { "Info" "ISGN_ENTITY_NAME" "1 layer_sum_1 " "Found entity 1: layer_sum_1" {  } { { "layer_sum_1.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/layer_sum_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746130435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_mult_par.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dot_mult_par.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dot_mult_par-parallel " "Found design unit 1: dot_mult_par-parallel" {  } { { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130440 ""} { "Info" "ISGN_ENTITY_NAME" "1 dot_mult_par " "Found entity 1: dot_mult_par" {  } { { "dot_mult_par.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746130440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file test.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-tst " "Found design unit 1: test-tst" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130444 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "Test.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535746130444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746130444 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test " "Elaborating entity \"Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1535746130512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:m " "Elaborating entity \"mult\" for hierarchy \"mult:m\"" {  } { { "Test.vhdl" "m" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746130572 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "blip_m mult.vhdl(27) " "VHDL Signal Declaration warning at mult.vhdl(27): used implicit default value for signal \"blip_m\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mult.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1535746130579 "|Test|mult:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_mult_par mult:m\|dot_mult_par:d0 " "Elaborating entity \"dot_mult_par\" for hierarchy \"mult:m\|dot_mult_par:d0\"" {  } { { "mult.vhdl" "d0" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/mult.vhdl" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746130582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wise_mult mult:m\|dot_mult_par:d0\|wise_mult:w_mult " "Elaborating entity \"wise_mult\" for hierarchy \"mult:m\|dot_mult_par:d0\|wise_mult:w_mult\"" {  } { { "dot_mult_par.vhdl" "w_mult" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746130586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer_sum_1 mult:m\|dot_mult_par:d0\|layer_sum_1:ls_1 " "Elaborating entity \"layer_sum_1\" for hierarchy \"mult:m\|dot_mult_par:d0\|layer_sum_1:ls_1\"" {  } { { "dot_mult_par.vhdl" "ls_1" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746130588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer_sum_2 mult:m\|dot_mult_par:d0\|layer_sum_2:ls_2 " "Elaborating entity \"layer_sum_2\" for hierarchy \"mult:m\|dot_mult_par:d0\|layer_sum_2:ls_2\"" {  } { { "dot_mult_par.vhdl" "ls_2" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746130593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer_sum_3 mult:m\|dot_mult_par:d0\|layer_sum_3:ls_3 " "Elaborating entity \"layer_sum_3\" for hierarchy \"mult:m\|dot_mult_par:d0\|layer_sum_3:ls_3\"" {  } { { "dot_mult_par.vhdl" "ls_3" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746130597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer_sum_4 mult:m\|dot_mult_par:d0\|layer_sum_4:ls_4 " "Elaborating entity \"layer_sum_4\" for hierarchy \"mult:m\|dot_mult_par:d0\|layer_sum_4:ls_4\"" {  } { { "dot_mult_par.vhdl" "ls_4" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/dot_mult_par.vhdl" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746130603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_adder noise_adder:ns_add " "Elaborating entity \"noise_adder\" for hierarchy \"noise_adder:ns_add\"" {  } { { "Test.vhdl" "ns_add" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746130633 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "noise noise_adder.vhdl(24) " "VHDL Process Statement warning at noise_adder.vhdl(24): signal \"noise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130637 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_n noise_adder.vhdl(24) " "VHDL Process Statement warning at noise_adder.vhdl(24): signal \"inter_in_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130637 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iter noise_adder.vhdl(21) " "VHDL Process Statement warning at noise_adder.vhdl(21): inferring latch(es) for signal or variable \"iter\", which holds its previous value in one or more paths through the process" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535746130637 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blip_n noise_adder.vhdl(21) " "VHDL Process Statement warning at noise_adder.vhdl(21): inferring latch(es) for signal or variable \"blip_n\", which holds its previous value in one or more paths through the process" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535746130640 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "noise noise_adder.vhdl(35) " "VHDL Process Statement warning at noise_adder.vhdl(35): signal \"noise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130640 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_n noise_adder.vhdl(35) " "VHDL Process Statement warning at noise_adder.vhdl(35): signal \"inter_in_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130640 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "noise noise_adder.vhdl(44) " "VHDL Process Statement warning at noise_adder.vhdl(44): signal \"noise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130640 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_n noise_adder.vhdl(44) " "VHDL Process Statement warning at noise_adder.vhdl(44): signal \"inter_in_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130640 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "noise noise_adder.vhdl(53) " "VHDL Process Statement warning at noise_adder.vhdl(53): signal \"noise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130640 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_n noise_adder.vhdl(53) " "VHDL Process Statement warning at noise_adder.vhdl(53): signal \"inter_in_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130640 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "noise noise_adder.vhdl(62) " "VHDL Process Statement warning at noise_adder.vhdl(62): signal \"noise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130640 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_n noise_adder.vhdl(62) " "VHDL Process Statement warning at noise_adder.vhdl(62): signal \"inter_in_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130640 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "noise noise_adder.vhdl(71) " "VHDL Process Statement warning at noise_adder.vhdl(71): signal \"noise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130641 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_n noise_adder.vhdl(71) " "VHDL Process Statement warning at noise_adder.vhdl(71): signal \"inter_in_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130641 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "noise noise_adder.vhdl(80) " "VHDL Process Statement warning at noise_adder.vhdl(80): signal \"noise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130641 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_n noise_adder.vhdl(80) " "VHDL Process Statement warning at noise_adder.vhdl(80): signal \"inter_in_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130641 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "noise noise_adder.vhdl(89) " "VHDL Process Statement warning at noise_adder.vhdl(89): signal \"noise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130641 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_n noise_adder.vhdl(89) " "VHDL Process Statement warning at noise_adder.vhdl(89): signal \"inter_in_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130641 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "noise noise_adder.vhdl(98) " "VHDL Process Statement warning at noise_adder.vhdl(98): signal \"noise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130641 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_n noise_adder.vhdl(98) " "VHDL Process Statement warning at noise_adder.vhdl(98): signal \"inter_in_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130641 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "noise noise_adder.vhdl(107) " "VHDL Process Statement warning at noise_adder.vhdl(107): signal \"noise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130641 "|Test|noise_adder:ns_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_n noise_adder.vhdl(107) " "VHDL Process Statement warning at noise_adder.vhdl(107): signal \"inter_in_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130641 "|Test|noise_adder:ns_add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blip_n noise_adder.vhdl(21) " "Inferred latch for \"blip_n\" at noise_adder.vhdl(21)" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746130642 "|Test|noise_adder:ns_add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iter noise_adder.vhdl(23) " "Inferred latch for \"iter\" at noise_adder.vhdl(23)" {  } { { "noise_adder.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/noise_adder.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746130642 "|Test|noise_adder:ns_add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "th_checker th_checker:th_chck " "Elaborating entity \"th_checker\" for hierarchy \"th_checker:th_chck\"" {  } { { "Test.vhdl" "th_chck" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746130643 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_t th_checker.vhdl(22) " "VHDL Process Statement warning at th_checker.vhdl(22): signal \"inter_in_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130645 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "th th_checker.vhdl(22) " "VHDL Process Statement warning at th_checker.vhdl(22): signal \"th\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130646 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inter_out_t th_checker.vhdl(19) " "VHDL Process Statement warning at th_checker.vhdl(19): inferring latch(es) for signal or variable \"inter_out_t\", which holds its previous value in one or more paths through the process" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535746130646 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iter th_checker.vhdl(19) " "VHDL Process Statement warning at th_checker.vhdl(19): inferring latch(es) for signal or variable \"iter\", which holds its previous value in one or more paths through the process" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535746130646 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blip_t th_checker.vhdl(19) " "VHDL Process Statement warning at th_checker.vhdl(19): inferring latch(es) for signal or variable \"blip_t\", which holds its previous value in one or more paths through the process" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535746130646 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter_in_t th_checker.vhdl(35) " "VHDL Process Statement warning at th_checker.vhdl(35): signal \"inter_in_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130646 "|Test|th_checker:th_chck"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "th th_checker.vhdl(35) " "VHDL Process Statement warning at th_checker.vhdl(35): signal \"th\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535746130646 "|Test|th_checker:th_chck"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0001\" 4 2 th_checker.vhdl(36) " "VHDL Expression error at th_checker.vhdl(36): expression \"\"0001\"\" has 4 elements ; expected 2 elements." {  } { { "th_checker.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/th_checker.vhdl" 36 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1535746130649 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "th_checker:th_chck " "Can't elaborate user hierarchy \"th_checker:th_chck\"" {  } { { "Test.vhdl" "th_chck" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Test/Test.vhdl" 73 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535746130649 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535746130907 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 31 16:08:50 2018 " "Processing ended: Fri Aug 31 16:08:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535746130907 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535746130907 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535746130907 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746130907 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 31 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 31 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535746131669 ""}
