<<<<<<< HEAD
<<<<<<< HEAD
=======
>>>>>>> parent of 84b2708... data_mem
Analysis & Synthesis Status : Successful - Sun Jul 12 14:54:30 2020
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Web Edition
Revision Name : CAP
Top-level Entity Name : RS_decode
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 16
    Dedicated logic registers : 0
Total registers : 0
Total pins : 47
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
<<<<<<< HEAD
=======
Analysis & Synthesis Status : Successful - Sat Jul 11 16:26:58 2020
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Web Edition
Revision Name : CAP
Top-level Entity Name : ALU
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 1,752
    Dedicated logic registers : 64
Total registers : 64
Total pins : 101
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 8
>>>>>>> parent of 6a74088... Merge branch 'master' of https://github.com/Gnomy17/FF_E_Hajabdolla
=======
>>>>>>> parent of 84b2708... data_mem
Total PLLs : 0
Total DLLs : 0
