/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [13:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [15:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [11:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_37z;
  wire [8:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  reg [5:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [3:0] celloutsig_0_51z;
  wire [21:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [17:0] celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [14:0] celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire [17:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = celloutsig_0_9z[1] ? celloutsig_0_14z : celloutsig_0_15z;
  assign celloutsig_1_8z = !(celloutsig_1_5z[1] ? celloutsig_1_3z[1] : celloutsig_1_7z);
  assign celloutsig_0_3z = ~celloutsig_0_0z;
  assign celloutsig_0_34z = ~celloutsig_0_14z;
  assign celloutsig_0_24z = ~celloutsig_0_23z;
  assign celloutsig_0_53z = celloutsig_0_44z | celloutsig_0_48z;
  assign celloutsig_0_16z = celloutsig_0_9z[4] | celloutsig_0_8z;
  assign celloutsig_0_20z = celloutsig_0_13z[1] | celloutsig_0_14z;
  assign celloutsig_0_43z = celloutsig_0_41z ^ celloutsig_0_5z;
  assign celloutsig_1_4z = in_data[115] ^ celloutsig_1_2z[2];
  assign celloutsig_0_22z = celloutsig_0_3z ^ celloutsig_0_4z[5];
  assign celloutsig_0_29z = celloutsig_0_16z ^ celloutsig_0_24z;
  assign celloutsig_1_5z = celloutsig_1_3z[6:3] + celloutsig_1_0z[6:3];
  assign celloutsig_0_9z = in_data[83:78] + celloutsig_0_2z[7:2];
  assign celloutsig_0_37z = { celloutsig_0_11z[6:3], celloutsig_0_23z } / { 1'h1, celloutsig_0_25z[1], celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_7z };
  assign celloutsig_1_12z = { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z } / { 1'h1, in_data[157:144] };
  assign celloutsig_1_14z = { celloutsig_1_12z[10:3], celloutsig_1_13z[9:1], 1'h0 } / { 1'h1, celloutsig_1_13z[7:3], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_19z = in_data[89:86] / { 1'h1, celloutsig_0_6z[4:3], celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[82:67] / { 1'h1, in_data[69:55] };
  assign celloutsig_1_9z = celloutsig_1_3z == in_data[136:129];
  assign celloutsig_0_56z = { celloutsig_0_51z[3:1], celloutsig_0_28z, celloutsig_0_45z, celloutsig_0_53z } === { celloutsig_0_19z[2:1], celloutsig_0_50z, celloutsig_0_29z, celloutsig_0_32z, celloutsig_0_20z };
  assign celloutsig_0_10z = celloutsig_0_6z[5:0] === celloutsig_0_1z;
  assign celloutsig_0_5z = celloutsig_0_2z[7:4] >= celloutsig_0_4z[4:1];
  assign celloutsig_0_0z = in_data[77:74] > in_data[18:15];
  assign celloutsig_0_61z = { celloutsig_0_38z[7:5], celloutsig_0_30z, celloutsig_0_39z } <= in_data[89:80];
  assign celloutsig_0_68z = { celloutsig_0_6z[4:1], celloutsig_0_42z, celloutsig_0_48z, celloutsig_0_39z, celloutsig_0_22z, celloutsig_0_23z } <= { celloutsig_0_2z[4:3], celloutsig_0_28z, celloutsig_0_8z, celloutsig_0_37z };
  assign celloutsig_0_14z = { celloutsig_0_2z[2:1], celloutsig_0_11z, celloutsig_0_4z } <= { in_data[70:65], celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_28z = { celloutsig_0_4z[4], celloutsig_0_13z, celloutsig_0_14z } <= { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_27z };
  assign celloutsig_0_36z = celloutsig_0_4z[5:2] && { celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_18z };
  assign celloutsig_1_18z = celloutsig_1_3z[7:2] && { celloutsig_1_3z[5:1], celloutsig_1_10z };
  assign celloutsig_0_27z = { celloutsig_0_11z[4:2], celloutsig_0_7z } && celloutsig_0_19z;
  assign celloutsig_1_1z = celloutsig_1_0z[0] & ~(in_data[146]);
  assign celloutsig_0_42z = celloutsig_0_25z != { celloutsig_0_8z, celloutsig_0_39z, celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_32z, celloutsig_0_6z };
  assign celloutsig_0_50z = in_data[60:52] != { celloutsig_0_43z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_49z };
  assign celloutsig_0_23z = { celloutsig_0_11z[7:2], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_18z } != { in_data[17:5], celloutsig_0_3z, celloutsig_0_19z };
  assign celloutsig_0_39z = { celloutsig_0_33z[7:2], celloutsig_0_34z, celloutsig_0_7z } !== { celloutsig_0_2z[8:2], celloutsig_0_34z };
  assign celloutsig_0_41z = celloutsig_0_6z[7:4] !== { celloutsig_0_33z[2:0], celloutsig_0_24z };
  assign celloutsig_0_49z = { celloutsig_0_2z[4:0], celloutsig_0_43z, celloutsig_0_34z, celloutsig_0_41z } !== { celloutsig_0_38z[7:1], celloutsig_0_34z };
  assign celloutsig_0_7z = celloutsig_0_4z[2:0] !== { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_4z[5], celloutsig_0_5z, celloutsig_0_7z } !== { celloutsig_0_6z[4], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_21z = celloutsig_0_4z[4:1] !== celloutsig_0_19z;
  assign celloutsig_0_31z = { celloutsig_0_6z[2:1], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z } !== { celloutsig_0_9z[4:2], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_3z = ~ { in_data[175:171], celloutsig_1_2z };
  assign celloutsig_0_48z = & { celloutsig_0_36z, celloutsig_0_2z[6:3] };
  assign celloutsig_1_7z = & in_data[178:176];
  assign celloutsig_1_17z = & celloutsig_1_14z[9:5];
  assign celloutsig_0_12z = & in_data[89:76];
  assign celloutsig_0_15z = & { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_6z[5], celloutsig_0_3z, in_data[89:76] };
  assign celloutsig_0_44z = | { celloutsig_0_30z, celloutsig_0_41z };
  assign celloutsig_1_10z = | { celloutsig_1_3z[2:1], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_6z = { in_data[28:24], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z } << { celloutsig_0_1z[0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_13z = celloutsig_0_2z[4:2] << in_data[4:2];
  assign celloutsig_0_52z = { celloutsig_0_17z[4:0], celloutsig_0_30z, celloutsig_0_42z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_45z, celloutsig_0_24z } >> { celloutsig_0_9z[4], celloutsig_0_48z, celloutsig_0_48z, celloutsig_0_45z, celloutsig_0_30z, celloutsig_0_7z, celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_4z, celloutsig_0_50z, celloutsig_0_23z };
  assign celloutsig_1_0z = in_data[148:139] >> in_data[189:180];
  assign celloutsig_0_11z = { celloutsig_0_2z[7:1], celloutsig_0_3z } >> { celloutsig_0_2z[14:13], celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[31:26] >> in_data[37:32];
  assign celloutsig_0_30z = { celloutsig_0_6z[4:3], celloutsig_0_19z } >> { celloutsig_0_11z[6:2], celloutsig_0_22z };
  assign celloutsig_0_33z = { in_data[79:69], celloutsig_0_7z } >> { celloutsig_0_11z[4:3], celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_28z, celloutsig_0_31z, celloutsig_0_29z, celloutsig_0_23z };
  assign celloutsig_0_38z = { celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_15z } >>> { celloutsig_0_11z[6:2], celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_21z };
  assign celloutsig_0_51z = { celloutsig_0_37z[1], celloutsig_0_43z, celloutsig_0_18z, celloutsig_0_36z } >>> { celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_49z };
  assign celloutsig_0_17z = { celloutsig_0_0z, celloutsig_0_11z } >>> { celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_1_19z = { celloutsig_1_14z[12:7], celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_2z } - { celloutsig_1_12z[5:4], celloutsig_1_0z };
  assign celloutsig_0_67z = celloutsig_0_52z[19:2] ^ { celloutsig_0_1z[3:1], celloutsig_0_34z, celloutsig_0_56z, celloutsig_0_33z, celloutsig_0_61z };
  assign celloutsig_1_2z = celloutsig_1_0z[5:3] ^ in_data[137:135];
  assign celloutsig_0_45z = ~((celloutsig_0_36z & celloutsig_0_31z) | celloutsig_0_5z);
  assign celloutsig_0_18z = ~((celloutsig_0_8z & celloutsig_0_10z) | in_data[29]);
  always_latch
    if (clkin_data[0]) celloutsig_0_4z = 6'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_4z = in_data[37:32];
  always_latch
    if (!clkin_data[0]) celloutsig_0_25z = 14'h0000;
    else if (celloutsig_1_19z[0]) celloutsig_0_25z = { in_data[67], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_23z };
  assign celloutsig_1_13z[9:1] = { celloutsig_1_9z, celloutsig_1_3z } ^ { in_data[156:149], celloutsig_1_10z };
  assign celloutsig_1_13z[0] = 1'h0;
  assign { out_data[128], out_data[107:96], out_data[49:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
