VERILOG_SOURCES = /code/rtl/sorting_engine.sv
TOPLEVEL        = sorting_engine
MODULE          = test_sorting_engine
IMPROVEMENTS = wires cells
CELLS = 3130
WIRES = 2853
PERCENT_WIRES    = 11
PERCENT_CELLS    = 11
PERCENT_MEMORIES = 0
SIM             = icarus
TOPLEVEL_LANG   = verilog
PYTHONPATH      = /src
HASH            = 57-code-review-synth-merge_sort