// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Tue Aug 11 12:58:39 2026
// Host        : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               d:/Download_0724~/zybo-z7_real_final/zybo-z7_real_final/zybo-z7_real_final.srcs/sources_1/bd/system/ip/system_plate_guide_0_0/system_plate_guide_0_0_stub.v
// Design      : system_plate_guide_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "plate_guide,Vivado 2020.2" *)
module system_plate_guide_0_0(rgb_in, x_pixel, y_pixel, active_video, rgb_out)
/* synthesis syn_black_box black_box_pad_pin="rgb_in[23:0],x_pixel[10:0],y_pixel[10:0],active_video,rgb_out[23:0]" */;
  input [23:0]rgb_in;
  input [10:0]x_pixel;
  input [10:0]y_pixel;
  input active_video;
  output [23:0]rgb_out;
endmodule
