
*** Running vivado
    with args -log project1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source project1_wrapper.tcl -notrace



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Feb 26 11:55:55 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source project1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 491.293 ; gain = 213.059
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'digilentinc.com:interface:tmds:1.0' found within IP repository 'c:/quad_frame_remapper/ip_repo'.
File in use: c:/quad_frame_remapper/ip_repo/ip/if/tmds_v1_0/tmds.xml
File ignored: c:/quad_frame_remapper/ip_repo/vivado-library-master/if/tmds_v1_0/tmds.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'digilentinc.com:interface:tmds_rtl:1.0' found within IP repository 'c:/quad_frame_remapper/ip_repo'.
File in use: c:/quad_frame_remapper/ip_repo/ip/if/tmds_v1_0/tmds_rtl.xml
File ignored: c:/quad_frame_remapper/ip_repo/vivado-library-master/if/tmds_v1_0/tmds_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/quad_frame_remapper/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 650.836 ; gain = 153.164
Command: link_design -top project1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_dynclk_0_0/project1_axi_dynclk_0_0.dcp' for cell 'project1_i/axi_dynclk_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_vdma_0_0/project1_axi_vdma_0_0.dcp' for cell 'project1_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/project9/project1.gen/sources_1/bd/project1/ip/project1_dvi2rgb_0_0/project1_dvi2rgb_0_0.dcp' for cell 'project1_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/project9/project1.gen/sources_1/bd/project1/ip/project1_proc_sys_reset_0_1/project1_proc_sys_reset_0_1.dcp' for cell 'project1_i/proc_sys_reset_pixel'
INFO: [Project 1-454] Reading design checkpoint 'c:/project9/project1.gen/sources_1/bd/project1/ip/project1_processing_system7_0_0/project1_processing_system7_0_0.dcp' for cell 'project1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/project9/project1.gen/sources_1/bd/project1/ip/project1_quad_frame_remapper_0_0/project1_quad_frame_remapper_0_0.dcp' for cell 'project1_i/quad_frame_remapper_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/project9/project1.gen/sources_1/bd/project1/ip/project1_rgb2dvi_0_0/project1_rgb2dvi_0_0.dcp' for cell 'project1_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/project9/project1.gen/sources_1/bd/project1/ip/project1_rst_ps7_0_100M_0/project1_rst_ps7_0_100M_0.dcp' for cell 'project1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/project9/project1.gen/sources_1/bd/project1/ip/project1_proc_sys_reset_0_0/project1_proc_sys_reset_0_0.dcp' for cell 'project1_i/rst_ps7_0_142M'
INFO: [Project 1-454] Reading design checkpoint 'c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/project1_smartconnect_0_0.dcp' for cell 'project1_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/project9/project1.gen/sources_1/bd/project1/ip/project1_util_ds_buf_0_0/project1_util_ds_buf_0_0.dcp' for cell 'project1_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_axi4s_vid_out_0_0/project1_v_axi4s_vid_out_0_0.dcp' for cell 'project1_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_tc_0_0/project1_v_tc_0_0.dcp' for cell 'project1_i/v_tc_in'
INFO: [Project 1-454] Reading design checkpoint 'c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_tc_0_1/project1_v_tc_0_1.dcp' for cell 'project1_i/v_tc_out'
INFO: [Project 1-454] Reading design checkpoint 'c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_vid_in_axi4s_0_0/project1_v_vid_in_axi4s_0_0.dcp' for cell 'project1_i/v_vid_in_axi4s_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_interconnect_0_imp_xbar_0/project1_axi_interconnect_0_imp_xbar_0.dcp' for cell 'project1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_interconnect_0_imp_auto_cc_0/project1_axi_interconnect_0_imp_auto_cc_0.dcp' for cell 'project1_i/axi_interconnect_0/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_interconnect_0_imp_auto_pc_0/project1_axi_interconnect_0_imp_auto_pc_0.dcp' for cell 'project1_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1003.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1476 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_processing_system7_0_0/project1_processing_system7_0_0.xdc] for cell 'project1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_processing_system7_0_0/project1_processing_system7_0_0.xdc] for cell 'project1_i/processing_system7_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_refclk'. The XDC file c:/project9/project1.gen/sources_1/bd/project1/ip/project1_dvi2rgb_0_0/src/ila_refclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_pixclk'. The XDC file c:/project9/project1.gen/sources_1/bd/project1/ip/project1_dvi2rgb_0_0/src/ila_pixclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'project1_i/dvi2rgb_0/U0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'project1_i/dvi2rgb_0/U0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'project1_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'project1_i/rgb2dvi_0/U0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_vdma_0_0/project1_axi_vdma_0_0.xdc] for cell 'project1_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_vdma_0_0/project1_axi_vdma_0_0.xdc] for cell 'project1_i/axi_vdma_0/U0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_rst_ps7_0_100M_0/project1_rst_ps7_0_100M_0_board.xdc] for cell 'project1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_rst_ps7_0_100M_0/project1_rst_ps7_0_100M_0_board.xdc] for cell 'project1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_proc_sys_reset_0_0/project1_proc_sys_reset_0_0_board.xdc] for cell 'project1_i/rst_ps7_0_142M/U0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_proc_sys_reset_0_0/project1_proc_sys_reset_0_0_board.xdc] for cell 'project1_i/rst_ps7_0_142M/U0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_proc_sys_reset_0_1/project1_proc_sys_reset_0_1_board.xdc] for cell 'project1_i/proc_sys_reset_pixel/U0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_proc_sys_reset_0_1/project1_proc_sys_reset_0_1_board.xdc] for cell 'project1_i/proc_sys_reset_pixel/U0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_dynclk_0_0/src/axi_dynclk.xdc] for cell 'project1_i/axi_dynclk_0/U0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_dynclk_0_0/src/axi_dynclk.xdc] for cell 'project1_i/axi_dynclk_0/U0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_util_ds_buf_0_0/project1_util_ds_buf_0_0_board.xdc] for cell 'project1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_util_ds_buf_0_0/project1_util_ds_buf_0_0_board.xdc] for cell 'project1_i/util_ds_buf_0/U0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_1/bd_173e_psr_aclk_0_board.xdc] for cell 'project1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_1/bd_173e_psr_aclk_0_board.xdc] for cell 'project1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/smartconnect.xdc] for cell 'project1_i/smartconnect_0/inst'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/smartconnect.xdc] for cell 'project1_i/smartconnect_0/inst'
Parsing XDC File [C:/project9/project1.srcs/constrs_1/new/project1.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_ddc_scl_io'. [C:/project9/project1.srcs/constrs_1/new/project1.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/project9/project1.srcs/constrs_1/new/project1.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_ddc_sda_io'. [C:/project9/project1.srcs/constrs_1/new/project1.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/project9/project1.srcs/constrs_1/new/project1.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/project9/project1.srcs/constrs_1/new/project1.xdc]
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_dvi2rgb_0_0/src/ila_timing_workaround.xdc] for cell 'project1_i/dvi2rgb_0/U0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_dvi2rgb_0_0/src/ila_timing_workaround.xdc] for cell 'project1_i/dvi2rgb_0/U0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'project1_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'project1_i/rgb2dvi_0/U0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_axi4s_vid_out_0_0/project1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'project1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_axi4s_vid_out_0_0/project1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'project1_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_vid_in_axi4s_0_0/project1_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'project1_i/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_vid_in_axi4s_0_0/project1_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'project1_i/v_vid_in_axi4s_0/inst'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_vdma_0_0/project1_axi_vdma_0_0_clocks.xdc] for cell 'project1_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_vdma_0_0/project1_axi_vdma_0_0_clocks.xdc] for cell 'project1_i/axi_vdma_0/U0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_tc_0_0/project1_v_tc_0_0_clocks.xdc] for cell 'project1_i/v_tc_in/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_tc_0_0/project1_v_tc_0_0_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_tc_0_0/project1_v_tc_0_0_clocks.xdc:2]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1822.109 ; gain = 602.738
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_tc_0_0/project1_v_tc_0_0_clocks.xdc] for cell 'project1_i/v_tc_in/U0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_tc_0_1/project1_v_tc_0_1_clocks.xdc] for cell 'project1_i/v_tc_out/U0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_tc_0_1/project1_v_tc_0_1_clocks.xdc] for cell 'project1_i/v_tc_out/U0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_interconnect_0_imp_auto_cc_0/project1_axi_interconnect_0_imp_auto_cc_0_clocks.xdc] for cell 'project1_i/axi_interconnect_0/m04_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_interconnect_0_imp_auto_cc_0/project1_axi_interconnect_0_imp_auto_cc_0_clocks.xdc] for cell 'project1_i/axi_interconnect_0/m04_couplers/auto_cc/inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-1714] 136 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 12 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1822.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 254 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 246 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

34 Infos, 10 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1822.109 ; gain = 1171.273
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1822.109 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f7bdb111

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1822.109 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: f7bdb111

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2248.629 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: f7bdb111

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 2248.629 ; gain = 0.000
Phase 1 Initialization | Checksum: f7bdb111

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 2248.629 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: f7bdb111

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2248.629 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: f7bdb111

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2248.629 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: f7bdb111

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2248.629 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 11 inverters resulting in an inversion of 86 pins
INFO: [Opt 31-138] Pushed 25 inverter(s) to 131 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1ea05a229

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2248.629 ; gain = 0.000
Retarget | Checksum: 1ea05a229
INFO: [Opt 31-389] Phase Retarget created 544 cells and removed 835 cells
INFO: [Opt 31-1021] In phase Retarget, 156 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 4 Constant propagation | Checksum: ffc83a1f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2248.629 ; gain = 0.000
Constant propagation | Checksum: ffc83a1f
INFO: [Opt 31-389] Phase Constant propagation created 141 cells and removed 1528 cells
INFO: [Opt 31-1021] In phase Constant propagation, 736 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 2248.629 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2248.629 ; gain = 0.000
Phase 5 Sweep | Checksum: 1ce69bbf5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2248.629 ; gain = 0.000
Sweep | Checksum: 1ce69bbf5
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2064 cells
INFO: [Opt 31-1021] In phase Sweep, 141 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG project1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net project1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG
INFO: [Opt 31-194] Inserted BUFG project1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net project1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: f8a95949

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2248.629 ; gain = 0.000
BUFG optimization | Checksum: f8a95949
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: f8a95949

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2248.629 ; gain = 0.000
Shift Register Optimization | Checksum: f8a95949
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1685f3d0f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2248.629 ; gain = 0.000
Post Processing Netlist | Checksum: 1685f3d0f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1a1d1a259

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2248.629 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 2248.629 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1a1d1a259

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2248.629 ; gain = 0.000
Phase 9 Finalization | Checksum: 1a1d1a259

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2248.629 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             544  |             835  |                                            156  |
|  Constant propagation         |             141  |            1528  |                                            736  |
|  Sweep                        |               0  |            2064  |                                            141  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             60  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a1d1a259

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2248.629 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 38 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 0 Total Ports: 76
Ending PowerOpt Patch Enables Task | Checksum: 175ac2ddb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.427 . Memory (MB): peak = 2599.754 ; gain = 0.000
Ending Power Optimization Task | Checksum: 175ac2ddb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2599.754 ; gain = 351.125

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1e21cdb7d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2599.754 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1e21cdb7d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2599.754 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2599.754 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1e21cdb7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2599.754 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 10 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 2599.754 ; gain = 777.645
INFO: [Vivado 12-24828] Executing command : report_drc -file project1_wrapper_drc_opted.rpt -pb project1_wrapper_drc_opted.pb -rpx project1_wrapper_drc_opted.rpx
Command: report_drc -file project1_wrapper_drc_opted.rpt -pb project1_wrapper_drc_opted.pb -rpx project1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/quad_frame_remapper/quad_frame_remapper.runs/impl_1/project1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2599.754 ; gain = 0.000
generate_parallel_reports: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2599.754 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2599.754 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2599.754 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.179 . Memory (MB): peak = 2599.754 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 2599.754 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2599.754 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2599.754 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.283 . Memory (MB): peak = 2599.754 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/quad_frame_remapper/quad_frame_remapper.runs/impl_1/project1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2599.754 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2599.754 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14fbe029f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2599.754 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ab8e8ca2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fb0d6e85

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fb0d6e85

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2599.754 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1fb0d6e85

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e06bd9de

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 211a0293d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 211a0293d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2b9a69463

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2cf9b0b6e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1011 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 423 nets or LUTs. Breaked 0 LUT, combined 423 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2599.754 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            423  |                   423  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            423  |                   423  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 242f2a33e

Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 2599.754 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 1b08ac01b

Time (s): cpu = 00:01:19 ; elapsed = 00:00:56 . Memory (MB): peak = 2599.754 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b08ac01b

Time (s): cpu = 00:01:19 ; elapsed = 00:00:56 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17704aa3e

Time (s): cpu = 00:01:24 ; elapsed = 00:00:59 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19a3f3e3c

Time (s): cpu = 00:01:32 ; elapsed = 00:01:05 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1da323be4

Time (s): cpu = 00:01:32 ; elapsed = 00:01:05 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 117a59d83

Time (s): cpu = 00:01:32 ; elapsed = 00:01:05 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 20bffd581

Time (s): cpu = 00:01:42 ; elapsed = 00:01:11 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 11fbedd8d

Time (s): cpu = 00:01:56 ; elapsed = 00:01:28 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b18104c7

Time (s): cpu = 00:01:57 ; elapsed = 00:01:29 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 15e4883bc

Time (s): cpu = 00:01:58 ; elapsed = 00:01:30 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: e41d47a3

Time (s): cpu = 00:02:12 ; elapsed = 00:01:38 . Memory (MB): peak = 2599.754 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e41d47a3

Time (s): cpu = 00:02:13 ; elapsed = 00:01:39 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f28535a8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.198 | TNS=-1.108 |
Phase 1 Physical Synthesis Initialization | Checksum: f700311e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2599.754 ; gain = 0.000
INFO: [Place 46-33] Processed net project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 163d9f3d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2599.754 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: f28535a8

Time (s): cpu = 00:02:29 ; elapsed = 00:01:49 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.198. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b6f43a65

Time (s): cpu = 00:02:42 ; elapsed = 00:02:03 . Memory (MB): peak = 2599.754 ; gain = 0.000

Time (s): cpu = 00:02:42 ; elapsed = 00:02:03 . Memory (MB): peak = 2599.754 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b6f43a65

Time (s): cpu = 00:02:43 ; elapsed = 00:02:03 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b6f43a65

Time (s): cpu = 00:02:44 ; elapsed = 00:02:04 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b6f43a65

Time (s): cpu = 00:02:44 ; elapsed = 00:02:04 . Memory (MB): peak = 2599.754 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1b6f43a65

Time (s): cpu = 00:02:45 ; elapsed = 00:02:04 . Memory (MB): peak = 2599.754 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2599.754 ; gain = 0.000

Time (s): cpu = 00:02:45 ; elapsed = 00:02:04 . Memory (MB): peak = 2599.754 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1eb9e9fac

Time (s): cpu = 00:02:45 ; elapsed = 00:02:05 . Memory (MB): peak = 2599.754 ; gain = 0.000
Ending Placer Task | Checksum: 178948c47

Time (s): cpu = 00:02:46 ; elapsed = 00:02:05 . Memory (MB): peak = 2599.754 ; gain = 0.000
113 Infos, 10 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:55 ; elapsed = 00:02:10 . Memory (MB): peak = 2599.754 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file project1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2599.754 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file project1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 2599.754 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file project1_wrapper_utilization_placed.rpt -pb project1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.253 . Memory (MB): peak = 2599.754 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2599.754 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2599.754 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 2599.754 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2599.754 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2599.754 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2599.754 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/quad_frame_remapper/quad_frame_remapper.runs/impl_1/project1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2599.754 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2599.754 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.198 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 10 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2599.754 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.285 . Memory (MB): peak = 2599.754 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2599.754 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2599.754 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2599.754 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2599.754 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2599.754 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2599.754 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/quad_frame_remapper/quad_frame_remapper.runs/impl_1/project1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2599.754 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ea597681 ConstDB: 0 ShapeSum: 7841a2d6 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 67d9c29e | NumContArr: daac0ca0 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2c7d7c478

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2625.785 ; gain = 26.031

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2c7d7c478

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2625.785 ; gain = 26.031

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2c7d7c478

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2625.785 ; gain = 26.031
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1516bd1d2

Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 2683.449 ; gain = 83.695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.163  | TNS=0.000  | WHS=-2.228 | THS=-784.558|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 20d911cda

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2683.449 ; gain = 83.695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.163  | TNS=0.000  | WHS=-3.414 | THS=-156.640|

Phase 2.4 Update Timing for Bus Skew | Checksum: 19d22c03e

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2683.449 ; gain = 83.695

Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 19d22c03e

Time (s): cpu = 00:01:24 ; elapsed = 00:01:02 . Memory (MB): peak = 2717.500 ; gain = 117.746

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000155328 %
  Global Horizontal Routing Utilization  = 0.000507099 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 32510
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 32510
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 18c715e2a

Time (s): cpu = 00:01:24 ; elapsed = 00:01:02 . Memory (MB): peak = 2717.500 ; gain = 117.746

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 18c715e2a

Time (s): cpu = 00:01:24 ; elapsed = 00:01:02 . Memory (MB): peak = 2717.500 ; gain = 117.746

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 20048cd88

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2717.500 ; gain = 117.746
Phase 4 Initial Routing | Checksum: 20048cd88

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2717.500 ; gain = 117.746

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2760
 Number of Nodes with overlaps = 437
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.040  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 26bf16236

Time (s): cpu = 00:02:08 ; elapsed = 00:01:33 . Memory (MB): peak = 2730.469 ; gain = 130.715

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.156  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 293bcdf36

Time (s): cpu = 00:02:15 ; elapsed = 00:01:39 . Memory (MB): peak = 2730.469 ; gain = 130.715
Phase 5 Rip-up And Reroute | Checksum: 293bcdf36

Time (s): cpu = 00:02:15 ; elapsed = 00:01:39 . Memory (MB): peak = 2730.469 ; gain = 130.715

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 258cf1fb3

Time (s): cpu = 00:02:18 ; elapsed = 00:01:41 . Memory (MB): peak = 2730.469 ; gain = 130.715
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.271  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2d8c55f17

Time (s): cpu = 00:02:19 ; elapsed = 00:01:41 . Memory (MB): peak = 2730.469 ; gain = 130.715

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2d8c55f17

Time (s): cpu = 00:02:19 ; elapsed = 00:01:41 . Memory (MB): peak = 2730.469 ; gain = 130.715
Phase 6 Delay and Skew Optimization | Checksum: 2d8c55f17

Time (s): cpu = 00:02:19 ; elapsed = 00:01:41 . Memory (MB): peak = 2730.469 ; gain = 130.715

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.271  | TNS=0.000  | WHS=-0.108 | THS=-0.242 |

Phase 7.1 Hold Fix Iter | Checksum: 1f5ee714f

Time (s): cpu = 00:02:23 ; elapsed = 00:01:43 . Memory (MB): peak = 2730.469 ; gain = 130.715

Phase 7.2 Non Free Resource Hold Fix Iter
Phase 7.2 Non Free Resource Hold Fix Iter | Checksum: 2749b4e53

Time (s): cpu = 00:02:23 ; elapsed = 00:01:43 . Memory (MB): peak = 2730.469 ; gain = 130.715
Phase 7 Post Hold Fix | Checksum: 2749b4e53

Time (s): cpu = 00:02:23 ; elapsed = 00:01:43 . Memory (MB): peak = 2730.469 ; gain = 130.715

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.44978 %
  Global Horizontal Routing Utilization  = 8.10581 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2749b4e53

Time (s): cpu = 00:02:23 ; elapsed = 00:01:43 . Memory (MB): peak = 2730.469 ; gain = 130.715

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2749b4e53

Time (s): cpu = 00:02:23 ; elapsed = 00:01:43 . Memory (MB): peak = 2730.469 ; gain = 130.715

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 293e511c6

Time (s): cpu = 00:02:27 ; elapsed = 00:01:46 . Memory (MB): peak = 2730.469 ; gain = 130.715

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 293e511c6

Time (s): cpu = 00:02:27 ; elapsed = 00:01:46 . Memory (MB): peak = 2730.469 ; gain = 130.715

Phase 12 Post Router Timing

Phase 12.1 Update Timing
Phase 12.1 Update Timing | Checksum: 293e511c6

Time (s): cpu = 00:02:30 ; elapsed = 00:01:48 . Memory (MB): peak = 2730.469 ; gain = 130.715
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.271  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 293e511c6

Time (s): cpu = 00:02:30 ; elapsed = 00:01:48 . Memory (MB): peak = 2730.469 ; gain = 130.715
Total Elapsed time in route_design: 107.812 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 10ae92b1e

Time (s): cpu = 00:02:31 ; elapsed = 00:01:48 . Memory (MB): peak = 2730.469 ; gain = 130.715
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 10ae92b1e

Time (s): cpu = 00:02:32 ; elapsed = 00:01:49 . Memory (MB): peak = 2730.469 ; gain = 130.715

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 10 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:32 ; elapsed = 00:01:49 . Memory (MB): peak = 2730.469 ; gain = 130.715
INFO: [Vivado 12-24828] Executing command : report_drc -file project1_wrapper_drc_routed.rpt -pb project1_wrapper_drc_routed.pb -rpx project1_wrapper_drc_routed.rpx
Command: report_drc -file project1_wrapper_drc_routed.rpt -pb project1_wrapper_drc_routed.pb -rpx project1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/quad_frame_remapper/quad_frame_remapper.runs/impl_1/project1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2730.469 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file project1_wrapper_methodology_drc_routed.rpt -pb project1_wrapper_methodology_drc_routed.pb -rpx project1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file project1_wrapper_methodology_drc_routed.rpt -pb project1_wrapper_methodology_drc_routed.pb -rpx project1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/quad_frame_remapper/quad_frame_remapper.runs/impl_1/project1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2745.453 ; gain = 14.984
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file project1_wrapper_timing_summary_routed.rpt -pb project1_wrapper_timing_summary_routed.pb -rpx project1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2745.453 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file project1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file project1_wrapper_route_status.rpt -pb project1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file project1_wrapper_power_routed.rpt -pb project1_wrapper_power_summary_routed.pb -rpx project1_wrapper_power_routed.rpx
Command: report_power -file project1_wrapper_power_routed.rpt -pb project1_wrapper_power_summary_routed.pb -rpx project1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
155 Infos, 12 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2825.688 ; gain = 75.656
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file project1_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file project1_wrapper_bus_skew_routed.rpt -pb project1_wrapper_bus_skew_routed.pb -rpx project1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:01:15 ; elapsed = 00:00:45 . Memory (MB): peak = 2831.730 ; gain = 101.262
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.285 . Memory (MB): peak = 2876.301 ; gain = 31.820
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2882.574 ; gain = 37.996
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.574 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.438 . Memory (MB): peak = 2882.574 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2882.574 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2882.574 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2882.574 ; gain = 37.996
INFO: [Common 17-1381] The checkpoint 'C:/quad_frame_remapper/quad_frame_remapper.runs/impl_1/project1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2882.574 ; gain = 50.844
INFO: [Memdata 28-208] The XPM instance: <project1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <project1_i/v_vid_in_axi4s_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <project1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <project1_i/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block project1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block project1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block project1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block project1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block project1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block project1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block project1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block project1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block project1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block project1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block project1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block project1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block project1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block project1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block project1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block project1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block project1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <project1_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <project1_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <project1_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <project1_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force project1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./project1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
197 Infos, 12 Warnings, 5 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:08 ; elapsed = 00:00:43 . Memory (MB): peak = 3384.172 ; gain = 501.598
INFO: [Common 17-206] Exiting Vivado at Thu Feb 26 12:03:53 2026...
