[2025-09-18 05:01:51] START suite=qualcomm_srv trace=srv778_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv778_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2821652 heartbeat IPC: 3.544 cumulative IPC: 3.544 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5448440 cumulative IPC: 3.671 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5448440 cumulative IPC: 3.671 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5448441 heartbeat IPC: 3.807 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11123549 heartbeat IPC: 1.762 cumulative IPC: 1.762 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 16720962 heartbeat IPC: 1.787 cumulative IPC: 1.774 (Simulation time: 00 hr 03 min 07 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 22329741 heartbeat IPC: 1.783 cumulative IPC: 1.777 (Simulation time: 00 hr 04 min 05 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 27915750 heartbeat IPC: 1.79 cumulative IPC: 1.78 (Simulation time: 00 hr 05 min 00 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 33473626 heartbeat IPC: 1.799 cumulative IPC: 1.784 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 39056624 heartbeat IPC: 1.791 cumulative IPC: 1.785 (Simulation time: 00 hr 06 min 48 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 44616123 heartbeat IPC: 1.799 cumulative IPC: 1.787 (Simulation time: 00 hr 07 min 43 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 50156818 heartbeat IPC: 1.805 cumulative IPC: 1.789 (Simulation time: 00 hr 08 min 41 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv778_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000018 cycles: 55722085 heartbeat IPC: 1.797 cumulative IPC: 1.79 (Simulation time: 00 hr 09 min 40 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 55854364 cumulative IPC: 1.79 (Simulation time: 00 hr 10 min 39 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 55854364 cumulative IPC: 1.79 (Simulation time: 00 hr 10 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv778_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79 instructions: 100000004 cycles: 55854364
CPU 0 Branch Prediction Accuracy: 96.98% MPKI: 5.187 Average ROB Occupancy at Mispredict: 72.25
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00025
BRANCH_INDIRECT: 0.06065
BRANCH_CONDITIONAL: 4.8
BRANCH_DIRECT_CALL: 0.00086
BRANCH_INDIRECT_CALL: 0.3034
BRANCH_RETURN: 0.02191


====Backend Stall Breakdown====
ROB_STALL: 467257
LQ_STALL: 0
SQ_STALL: 62744


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 171.10863
REPLAY_LOAD: 53.6761
NON_REPLAY_LOAD: 22.397003

== Total ==
ADDR_TRANS: 53557
REPLAY_LOAD: 34138
NON_REPLAY_LOAD: 379562

== Counts ==
ADDR_TRANS: 313
REPLAY_LOAD: 636
NON_REPLAY_LOAD: 16947

cpu0->cpu0_STLB TOTAL        ACCESS:    2207612 HIT:    2196645 MISS:      10967 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2207612 HIT:    2196645 MISS:      10967 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 300.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9043342 HIT:    8676063 MISS:     367279 MSHR_MERGE:       4553
cpu0->cpu0_L2C LOAD         ACCESS:    8448443 HIT:    8165350 MISS:     283093 MSHR_MERGE:       1314
cpu0->cpu0_L2C RFO          ACCESS:     108098 HIT:      57366 MISS:      50732 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      13209 HIT:       3266 MISS:       9943 MSHR_MERGE:       3239
cpu0->cpu0_L2C WRITE        ACCESS:     449308 HIT:     447756 MISS:       1552 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      24284 HIT:       2325 MISS:      21959 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      10941 ISSUED:      10941 USEFUL:       3530 USELESS:        914
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 40.98 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17276847 HIT:    6351142 MISS:   10925705 MSHR_MERGE:    3215536
cpu0->cpu0_L1I LOAD         ACCESS:   17276847 HIT:    6351142 MISS:   10925705 MSHR_MERGE:    3215536
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.32 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26900085 HIT:   25418167 MISS:    1481918 MSHR_MERGE:     608989
cpu0->cpu0_L1D LOAD         ACCESS:   14634152 HIT:   13478523 MISS:    1155629 MSHR_MERGE:     417352
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:      41448 HIT:      38587 MISS:       2861 MSHR_MERGE:        591
cpu0->cpu0_L1D WRITE        ACCESS:   12198693 HIT:   11900282 MISS:     298411 MSHR_MERGE:     190313
cpu0->cpu0_L1D TRANSLATION  ACCESS:      25792 HIT:        775 MISS:      25017 MSHR_MERGE:        733
cpu0->cpu0_L1D PREFETCH REQUESTED:      64776 ISSUED:      41448 USEFUL:       1167 USELESS:        945
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 28.27 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13907813 HIT:   11203009 MISS:    2704804 MSHR_MERGE:    1496475
cpu0->cpu0_ITLB LOAD         ACCESS:   13907813 HIT:   11203009 MISS:    2704804 MSHR_MERGE:    1496475
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.032 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25115897 HIT:   23575406 MISS:    1540491 MSHR_MERGE:     541209
cpu0->cpu0_DTLB LOAD         ACCESS:   25115897 HIT:   23575406 MISS:    1540491 MSHR_MERGE:     541209
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.246 cycles
cpu0->LLC TOTAL        ACCESS:     559504 HIT:     503458 MISS:      56046 MSHR_MERGE:       1420
cpu0->LLC LOAD         ACCESS:     281779 HIT:     255397 MISS:      26382 MSHR_MERGE:        231
cpu0->LLC RFO          ACCESS:      50732 HIT:      39455 MISS:      11277 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:       6704 HIT:        620 MISS:       6084 MSHR_MERGE:       1189
cpu0->LLC WRITE        ACCESS:     198330 HIT:     197851 MISS:        479 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      21959 HIT:      10135 MISS:      11824 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 85.59 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1151
  ROW_BUFFER_MISS:      52980
  AVG DBUS CONGESTED CYCLE: 5.128
Channel 0 WQ ROW_BUFFER_HIT:       1134
  ROW_BUFFER_MISS:      13489
  FULL:          0
Channel 0 REFRESHES ISSUED:       4654

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1038019       159009        72641        10591
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          174          454          436
  STLB miss resolved @ L2C                0           98          247          965         2513
  STLB miss resolved @ LLC                0           95          718         2941         7801
  STLB miss resolved @ MEM                0            0          808         5520        10809

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             255544        41312      1791144         8147           71
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           97           66           10
  STLB miss resolved @ L2C                0           76          136          100            6
  STLB miss resolved @ LLC                0           18          172          146           17
  STLB miss resolved @ MEM                0            3           18           53           47
[2025-09-18 05:12:30] END   suite=qualcomm_srv trace=srv778_ap (rc=0)
