
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//wipefs_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004020e8 <.init>:
  4020e8:	stp	x29, x30, [sp, #-16]!
  4020ec:	mov	x29, sp
  4020f0:	bl	402770 <ferror@plt+0x60>
  4020f4:	ldp	x29, x30, [sp], #16
  4020f8:	ret

Disassembly of section .plt:

0000000000402100 <memcpy@plt-0x20>:
  402100:	stp	x16, x30, [sp, #-16]!
  402104:	adrp	x16, 419000 <ferror@plt+0x168f0>
  402108:	ldr	x17, [x16, #4088]
  40210c:	add	x16, x16, #0xff8
  402110:	br	x17
  402114:	nop
  402118:	nop
  40211c:	nop

0000000000402120 <memcpy@plt>:
  402120:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402124:	ldr	x17, [x16]
  402128:	add	x16, x16, #0x0
  40212c:	br	x17

0000000000402130 <scols_column_set_json_type@plt>:
  402130:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402134:	ldr	x17, [x16, #8]
  402138:	add	x16, x16, #0x8
  40213c:	br	x17

0000000000402140 <ngettext@plt>:
  402140:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402144:	ldr	x17, [x16, #16]
  402148:	add	x16, x16, #0x10
  40214c:	br	x17

0000000000402150 <_exit@plt>:
  402150:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402154:	ldr	x17, [x16, #24]
  402158:	add	x16, x16, #0x18
  40215c:	br	x17

0000000000402160 <strtoul@plt>:
  402160:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402164:	ldr	x17, [x16, #32]
  402168:	add	x16, x16, #0x20
  40216c:	br	x17

0000000000402170 <strlen@plt>:
  402170:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402174:	ldr	x17, [x16, #40]
  402178:	add	x16, x16, #0x28
  40217c:	br	x17

0000000000402180 <fputs@plt>:
  402180:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402184:	ldr	x17, [x16, #48]
  402188:	add	x16, x16, #0x30
  40218c:	br	x17

0000000000402190 <exit@plt>:
  402190:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402194:	ldr	x17, [x16, #56]
  402198:	add	x16, x16, #0x38
  40219c:	br	x17

00000000004021a0 <dup@plt>:
  4021a0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4021a4:	ldr	x17, [x16, #64]
  4021a8:	add	x16, x16, #0x40
  4021ac:	br	x17

00000000004021b0 <scols_line_refer_data@plt>:
  4021b0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4021b4:	ldr	x17, [x16, #72]
  4021b8:	add	x16, x16, #0x48
  4021bc:	br	x17

00000000004021c0 <strtoimax@plt>:
  4021c0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4021c4:	ldr	x17, [x16, #80]
  4021c8:	add	x16, x16, #0x50
  4021cc:	br	x17

00000000004021d0 <blkid_do_probe@plt>:
  4021d0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4021d4:	ldr	x17, [x16, #88]
  4021d8:	add	x16, x16, #0x58
  4021dc:	br	x17

00000000004021e0 <strtoll@plt>:
  4021e0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4021e4:	ldr	x17, [x16, #96]
  4021e8:	add	x16, x16, #0x60
  4021ec:	br	x17

00000000004021f0 <scols_table_set_name@plt>:
  4021f0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4021f4:	ldr	x17, [x16, #104]
  4021f8:	add	x16, x16, #0x68
  4021fc:	br	x17

0000000000402200 <blkid_probe_lookup_value@plt>:
  402200:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402204:	ldr	x17, [x16, #112]
  402208:	add	x16, x16, #0x70
  40220c:	br	x17

0000000000402210 <strtod@plt>:
  402210:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402214:	ldr	x17, [x16, #120]
  402218:	add	x16, x16, #0x78
  40221c:	br	x17

0000000000402220 <scols_table_enable_noheadings@plt>:
  402220:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402224:	ldr	x17, [x16, #128]
  402228:	add	x16, x16, #0x80
  40222c:	br	x17

0000000000402230 <scols_column_get_header@plt>:
  402230:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402234:	ldr	x17, [x16, #136]
  402238:	add	x16, x16, #0x88
  40223c:	br	x17

0000000000402240 <scols_table_new_column@plt>:
  402240:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402244:	ldr	x17, [x16, #144]
  402248:	add	x16, x16, #0x90
  40224c:	br	x17

0000000000402250 <blkid_new_probe_from_filename@plt>:
  402250:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402254:	ldr	x17, [x16, #152]
  402258:	add	x16, x16, #0x98
  40225c:	br	x17

0000000000402260 <scols_free_iter@plt>:
  402260:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402264:	ldr	x17, [x16, #160]
  402268:	add	x16, x16, #0xa0
  40226c:	br	x17

0000000000402270 <blkid_probe_enable_superblocks@plt>:
  402270:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402274:	ldr	x17, [x16, #168]
  402278:	add	x16, x16, #0xa8
  40227c:	br	x17

0000000000402280 <__cxa_atexit@plt>:
  402280:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402284:	ldr	x17, [x16, #176]
  402288:	add	x16, x16, #0xb0
  40228c:	br	x17

0000000000402290 <fputc@plt>:
  402290:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402294:	ldr	x17, [x16, #184]
  402298:	add	x16, x16, #0xb8
  40229c:	br	x17

00000000004022a0 <scols_table_enable_raw@plt>:
  4022a0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4022a4:	ldr	x17, [x16, #192]
  4022a8:	add	x16, x16, #0xc0
  4022ac:	br	x17

00000000004022b0 <scols_table_set_column_separator@plt>:
  4022b0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4022b4:	ldr	x17, [x16, #200]
  4022b8:	add	x16, x16, #0xc8
  4022bc:	br	x17

00000000004022c0 <blkid_probe_enable_partitions@plt>:
  4022c0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4022c4:	ldr	x17, [x16, #208]
  4022c8:	add	x16, x16, #0xd0
  4022cc:	br	x17

00000000004022d0 <blkid_probe_step_back@plt>:
  4022d0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4022d4:	ldr	x17, [x16, #216]
  4022d8:	add	x16, x16, #0xd8
  4022dc:	br	x17

00000000004022e0 <snprintf@plt>:
  4022e0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4022e4:	ldr	x17, [x16, #224]
  4022e8:	add	x16, x16, #0xe0
  4022ec:	br	x17

00000000004022f0 <localeconv@plt>:
  4022f0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4022f4:	ldr	x17, [x16, #232]
  4022f8:	add	x16, x16, #0xe8
  4022fc:	br	x17

0000000000402300 <fileno@plt>:
  402300:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402304:	ldr	x17, [x16, #240]
  402308:	add	x16, x16, #0xf0
  40230c:	br	x17

0000000000402310 <blkid_probe_set_device@plt>:
  402310:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402314:	ldr	x17, [x16, #248]
  402318:	add	x16, x16, #0xf8
  40231c:	br	x17

0000000000402320 <fsync@plt>:
  402320:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402324:	ldr	x17, [x16, #256]
  402328:	add	x16, x16, #0x100
  40232c:	br	x17

0000000000402330 <malloc@plt>:
  402330:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402334:	ldr	x17, [x16, #264]
  402338:	add	x16, x16, #0x108
  40233c:	br	x17

0000000000402340 <open@plt>:
  402340:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402344:	ldr	x17, [x16, #272]
  402348:	add	x16, x16, #0x110
  40234c:	br	x17

0000000000402350 <strncmp@plt>:
  402350:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402354:	ldr	x17, [x16, #280]
  402358:	add	x16, x16, #0x118
  40235c:	br	x17

0000000000402360 <bindtextdomain@plt>:
  402360:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402364:	ldr	x17, [x16, #288]
  402368:	add	x16, x16, #0x120
  40236c:	br	x17

0000000000402370 <__libc_start_main@plt>:
  402370:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402374:	ldr	x17, [x16, #296]
  402378:	add	x16, x16, #0x128
  40237c:	br	x17

0000000000402380 <fgetc@plt>:
  402380:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402384:	ldr	x17, [x16, #304]
  402388:	add	x16, x16, #0x130
  40238c:	br	x17

0000000000402390 <scols_new_table@plt>:
  402390:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402394:	ldr	x17, [x16, #312]
  402398:	add	x16, x16, #0x138
  40239c:	br	x17

00000000004023a0 <blkid_probe_is_wholedisk@plt>:
  4023a0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4023a4:	ldr	x17, [x16, #320]
  4023a8:	add	x16, x16, #0x140
  4023ac:	br	x17

00000000004023b0 <blkid_probe_set_superblocks_flags@plt>:
  4023b0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4023b4:	ldr	x17, [x16, #328]
  4023b8:	add	x16, x16, #0x148
  4023bc:	br	x17

00000000004023c0 <calloc@plt>:
  4023c0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4023c4:	ldr	x17, [x16, #336]
  4023c8:	add	x16, x16, #0x150
  4023cc:	br	x17

00000000004023d0 <__xpg_basename@plt>:
  4023d0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4023d4:	ldr	x17, [x16, #344]
  4023d8:	add	x16, x16, #0x158
  4023dc:	br	x17

00000000004023e0 <strdup@plt>:
  4023e0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4023e4:	ldr	x17, [x16, #352]
  4023e8:	add	x16, x16, #0x160
  4023ec:	br	x17

00000000004023f0 <scols_table_new_line@plt>:
  4023f0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4023f4:	ldr	x17, [x16, #360]
  4023f8:	add	x16, x16, #0x168
  4023fc:	br	x17

0000000000402400 <scols_unref_table@plt>:
  402400:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402404:	ldr	x17, [x16, #368]
  402408:	add	x16, x16, #0x170
  40240c:	br	x17

0000000000402410 <close@plt>:
  402410:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402414:	ldr	x17, [x16, #376]
  402418:	add	x16, x16, #0x178
  40241c:	br	x17

0000000000402420 <__gmon_start__@plt>:
  402420:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402424:	ldr	x17, [x16, #384]
  402428:	add	x16, x16, #0x180
  40242c:	br	x17

0000000000402430 <write@plt>:
  402430:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402434:	ldr	x17, [x16, #392]
  402438:	add	x16, x16, #0x188
  40243c:	br	x17

0000000000402440 <strtoumax@plt>:
  402440:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402444:	ldr	x17, [x16, #400]
  402448:	add	x16, x16, #0x190
  40244c:	br	x17

0000000000402450 <abort@plt>:
  402450:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402454:	ldr	x17, [x16, #408]
  402458:	add	x16, x16, #0x198
  40245c:	br	x17

0000000000402460 <scols_table_is_empty@plt>:
  402460:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402464:	ldr	x17, [x16, #416]
  402468:	add	x16, x16, #0x1a0
  40246c:	br	x17

0000000000402470 <puts@plt>:
  402470:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402474:	ldr	x17, [x16, #424]
  402478:	add	x16, x16, #0x1a8
  40247c:	br	x17

0000000000402480 <textdomain@plt>:
  402480:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402484:	ldr	x17, [x16, #432]
  402488:	add	x16, x16, #0x1b0
  40248c:	br	x17

0000000000402490 <getopt_long@plt>:
  402490:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402494:	ldr	x17, [x16, #440]
  402498:	add	x16, x16, #0x1b8
  40249c:	br	x17

00000000004024a0 <strcmp@plt>:
  4024a0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4024a4:	ldr	x17, [x16, #448]
  4024a8:	add	x16, x16, #0x1c0
  4024ac:	br	x17

00000000004024b0 <warn@plt>:
  4024b0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4024b4:	ldr	x17, [x16, #456]
  4024b8:	add	x16, x16, #0x1c8
  4024bc:	br	x17

00000000004024c0 <__ctype_b_loc@plt>:
  4024c0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4024c4:	ldr	x17, [x16, #464]
  4024c8:	add	x16, x16, #0x1d0
  4024cc:	br	x17

00000000004024d0 <blkid_probe_set_partitions_flags@plt>:
  4024d0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4024d4:	ldr	x17, [x16, #472]
  4024d8:	add	x16, x16, #0x1d8
  4024dc:	br	x17

00000000004024e0 <strtol@plt>:
  4024e0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4024e4:	ldr	x17, [x16, #480]
  4024e8:	add	x16, x16, #0x1e0
  4024ec:	br	x17

00000000004024f0 <scols_table_next_column@plt>:
  4024f0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4024f4:	ldr	x17, [x16, #488]
  4024f8:	add	x16, x16, #0x1e8
  4024fc:	br	x17

0000000000402500 <blkid_new_probe@plt>:
  402500:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402504:	ldr	x17, [x16, #496]
  402508:	add	x16, x16, #0x1f0
  40250c:	br	x17

0000000000402510 <scols_cell_get_data@plt>:
  402510:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402514:	ldr	x17, [x16, #504]
  402518:	add	x16, x16, #0x1f8
  40251c:	br	x17

0000000000402520 <free@plt>:
  402520:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402524:	ldr	x17, [x16, #512]
  402528:	add	x16, x16, #0x200
  40252c:	br	x17

0000000000402530 <scols_table_enable_json@plt>:
  402530:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402534:	ldr	x17, [x16, #520]
  402538:	add	x16, x16, #0x208
  40253c:	br	x17

0000000000402540 <strncasecmp@plt>:
  402540:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402544:	ldr	x17, [x16, #528]
  402548:	add	x16, x16, #0x210
  40254c:	br	x17

0000000000402550 <nanosleep@plt>:
  402550:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402554:	ldr	x17, [x16, #536]
  402558:	add	x16, x16, #0x218
  40255c:	br	x17

0000000000402560 <vasprintf@plt>:
  402560:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402564:	ldr	x17, [x16, #544]
  402568:	add	x16, x16, #0x220
  40256c:	br	x17

0000000000402570 <strndup@plt>:
  402570:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402574:	ldr	x17, [x16, #552]
  402578:	add	x16, x16, #0x228
  40257c:	br	x17

0000000000402580 <strspn@plt>:
  402580:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402584:	ldr	x17, [x16, #560]
  402588:	add	x16, x16, #0x230
  40258c:	br	x17

0000000000402590 <strchr@plt>:
  402590:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402594:	ldr	x17, [x16, #568]
  402598:	add	x16, x16, #0x238
  40259c:	br	x17

00000000004025a0 <fwrite@plt>:
  4025a0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4025a4:	ldr	x17, [x16, #576]
  4025a8:	add	x16, x16, #0x240
  4025ac:	br	x17

00000000004025b0 <blkid_free_probe@plt>:
  4025b0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4025b4:	ldr	x17, [x16, #584]
  4025b8:	add	x16, x16, #0x248
  4025bc:	br	x17

00000000004025c0 <fflush@plt>:
  4025c0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4025c4:	ldr	x17, [x16, #592]
  4025c8:	add	x16, x16, #0x250
  4025cc:	br	x17

00000000004025d0 <blkid_probe_hide_range@plt>:
  4025d0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4025d4:	ldr	x17, [x16, #600]
  4025d8:	add	x16, x16, #0x258
  4025dc:	br	x17

00000000004025e0 <scols_print_table@plt>:
  4025e0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4025e4:	ldr	x17, [x16, #608]
  4025e8:	add	x16, x16, #0x260
  4025ec:	br	x17

00000000004025f0 <warnx@plt>:
  4025f0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4025f4:	ldr	x17, [x16, #616]
  4025f8:	add	x16, x16, #0x268
  4025fc:	br	x17

0000000000402600 <scols_new_iter@plt>:
  402600:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402604:	ldr	x17, [x16, #624]
  402608:	add	x16, x16, #0x270
  40260c:	br	x17

0000000000402610 <__fxstat@plt>:
  402610:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402614:	ldr	x17, [x16, #632]
  402618:	add	x16, x16, #0x278
  40261c:	br	x17

0000000000402620 <errx@plt>:
  402620:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402624:	ldr	x17, [x16, #640]
  402628:	add	x16, x16, #0x280
  40262c:	br	x17

0000000000402630 <strcspn@plt>:
  402630:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402634:	ldr	x17, [x16, #648]
  402638:	add	x16, x16, #0x288
  40263c:	br	x17

0000000000402640 <printf@plt>:
  402640:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402644:	ldr	x17, [x16, #656]
  402648:	add	x16, x16, #0x290
  40264c:	br	x17

0000000000402650 <__assert_fail@plt>:
  402650:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402654:	ldr	x17, [x16, #664]
  402658:	add	x16, x16, #0x298
  40265c:	br	x17

0000000000402660 <__errno_location@plt>:
  402660:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402664:	ldr	x17, [x16, #672]
  402668:	add	x16, x16, #0x2a0
  40266c:	br	x17

0000000000402670 <getenv@plt>:
  402670:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402674:	ldr	x17, [x16, #680]
  402678:	add	x16, x16, #0x2a8
  40267c:	br	x17

0000000000402680 <putchar@plt>:
  402680:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402684:	ldr	x17, [x16, #688]
  402688:	add	x16, x16, #0x2b0
  40268c:	br	x17

0000000000402690 <blkid_probe_get_fd@plt>:
  402690:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402694:	ldr	x17, [x16, #696]
  402698:	add	x16, x16, #0x2b8
  40269c:	br	x17

00000000004026a0 <gettext@plt>:
  4026a0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4026a4:	ldr	x17, [x16, #704]
  4026a8:	add	x16, x16, #0x2c0
  4026ac:	br	x17

00000000004026b0 <fprintf@plt>:
  4026b0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4026b4:	ldr	x17, [x16, #712]
  4026b8:	add	x16, x16, #0x2c8
  4026bc:	br	x17

00000000004026c0 <scols_init_debug@plt>:
  4026c0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4026c4:	ldr	x17, [x16, #720]
  4026c8:	add	x16, x16, #0x2d0
  4026cc:	br	x17

00000000004026d0 <err@plt>:
  4026d0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4026d4:	ldr	x17, [x16, #728]
  4026d8:	add	x16, x16, #0x2d8
  4026dc:	br	x17

00000000004026e0 <ioctl@plt>:
  4026e0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4026e4:	ldr	x17, [x16, #736]
  4026e8:	add	x16, x16, #0x2e0
  4026ec:	br	x17

00000000004026f0 <setlocale@plt>:
  4026f0:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  4026f4:	ldr	x17, [x16, #744]
  4026f8:	add	x16, x16, #0x2e8
  4026fc:	br	x17

0000000000402700 <blkid_do_wipe@plt>:
  402700:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402704:	ldr	x17, [x16, #752]
  402708:	add	x16, x16, #0x2f0
  40270c:	br	x17

0000000000402710 <ferror@plt>:
  402710:	adrp	x16, 41a000 <ferror@plt+0x178f0>
  402714:	ldr	x17, [x16, #760]
  402718:	add	x16, x16, #0x2f8
  40271c:	br	x17

Disassembly of section .text:

0000000000402720 <.text>:
  402720:	mov	x29, #0x0                   	// #0
  402724:	mov	x30, #0x0                   	// #0
  402728:	mov	x5, x0
  40272c:	ldr	x1, [sp]
  402730:	add	x2, sp, #0x8
  402734:	mov	x6, sp
  402738:	movz	x0, #0x0, lsl #48
  40273c:	movk	x0, #0x0, lsl #32
  402740:	movk	x0, #0x40, lsl #16
  402744:	movk	x0, #0x4830
  402748:	movz	x3, #0x0, lsl #48
  40274c:	movk	x3, #0x0, lsl #32
  402750:	movk	x3, #0x40, lsl #16
  402754:	movk	x3, #0x7cf8
  402758:	movz	x4, #0x0, lsl #48
  40275c:	movk	x4, #0x0, lsl #32
  402760:	movk	x4, #0x40, lsl #16
  402764:	movk	x4, #0x7d78
  402768:	bl	402370 <__libc_start_main@plt>
  40276c:	bl	402450 <abort@plt>
  402770:	adrp	x0, 419000 <ferror@plt+0x168f0>
  402774:	ldr	x0, [x0, #4064]
  402778:	cbz	x0, 402780 <ferror@plt+0x70>
  40277c:	b	402420 <__gmon_start__@plt>
  402780:	ret
  402784:	stp	x29, x30, [sp, #-32]!
  402788:	mov	x29, sp
  40278c:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  402790:	add	x0, x0, #0x328
  402794:	str	x0, [sp, #24]
  402798:	ldr	x0, [sp, #24]
  40279c:	str	x0, [sp, #24]
  4027a0:	ldr	x1, [sp, #24]
  4027a4:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  4027a8:	add	x0, x0, #0x328
  4027ac:	cmp	x1, x0
  4027b0:	b.eq	4027ec <ferror@plt+0xdc>  // b.none
  4027b4:	adrp	x0, 407000 <ferror@plt+0x48f0>
  4027b8:	add	x0, x0, #0xdb8
  4027bc:	ldr	x0, [x0]
  4027c0:	str	x0, [sp, #16]
  4027c4:	ldr	x0, [sp, #16]
  4027c8:	str	x0, [sp, #16]
  4027cc:	ldr	x0, [sp, #16]
  4027d0:	cmp	x0, #0x0
  4027d4:	b.eq	4027f0 <ferror@plt+0xe0>  // b.none
  4027d8:	ldr	x1, [sp, #16]
  4027dc:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  4027e0:	add	x0, x0, #0x328
  4027e4:	blr	x1
  4027e8:	b	4027f0 <ferror@plt+0xe0>
  4027ec:	nop
  4027f0:	ldp	x29, x30, [sp], #32
  4027f4:	ret
  4027f8:	stp	x29, x30, [sp, #-48]!
  4027fc:	mov	x29, sp
  402800:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  402804:	add	x0, x0, #0x328
  402808:	str	x0, [sp, #40]
  40280c:	ldr	x0, [sp, #40]
  402810:	str	x0, [sp, #40]
  402814:	ldr	x1, [sp, #40]
  402818:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  40281c:	add	x0, x0, #0x328
  402820:	sub	x0, x1, x0
  402824:	asr	x0, x0, #3
  402828:	lsr	x1, x0, #63
  40282c:	add	x0, x1, x0
  402830:	asr	x0, x0, #1
  402834:	str	x0, [sp, #32]
  402838:	ldr	x0, [sp, #32]
  40283c:	cmp	x0, #0x0
  402840:	b.eq	402880 <ferror@plt+0x170>  // b.none
  402844:	adrp	x0, 407000 <ferror@plt+0x48f0>
  402848:	add	x0, x0, #0xdc0
  40284c:	ldr	x0, [x0]
  402850:	str	x0, [sp, #24]
  402854:	ldr	x0, [sp, #24]
  402858:	str	x0, [sp, #24]
  40285c:	ldr	x0, [sp, #24]
  402860:	cmp	x0, #0x0
  402864:	b.eq	402884 <ferror@plt+0x174>  // b.none
  402868:	ldr	x2, [sp, #24]
  40286c:	ldr	x1, [sp, #32]
  402870:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  402874:	add	x0, x0, #0x328
  402878:	blr	x2
  40287c:	b	402884 <ferror@plt+0x174>
  402880:	nop
  402884:	ldp	x29, x30, [sp], #48
  402888:	ret
  40288c:	stp	x29, x30, [sp, #-16]!
  402890:	mov	x29, sp
  402894:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  402898:	add	x0, x0, #0x350
  40289c:	ldrb	w0, [x0]
  4028a0:	and	x0, x0, #0xff
  4028a4:	cmp	x0, #0x0
  4028a8:	b.ne	4028c4 <ferror@plt+0x1b4>  // b.any
  4028ac:	bl	402784 <ferror@plt+0x74>
  4028b0:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  4028b4:	add	x0, x0, #0x350
  4028b8:	mov	w1, #0x1                   	// #1
  4028bc:	strb	w1, [x0]
  4028c0:	b	4028c8 <ferror@plt+0x1b8>
  4028c4:	nop
  4028c8:	ldp	x29, x30, [sp], #16
  4028cc:	ret
  4028d0:	stp	x29, x30, [sp, #-16]!
  4028d4:	mov	x29, sp
  4028d8:	bl	4027f8 <ferror@plt+0xe8>
  4028dc:	nop
  4028e0:	ldp	x29, x30, [sp], #16
  4028e4:	ret
  4028e8:	stp	x29, x30, [sp, #-48]!
  4028ec:	mov	x29, sp
  4028f0:	str	w0, [sp, #28]
  4028f4:	ldr	w1, [sp, #28]
  4028f8:	mov	w0, #0xde83                	// #56963
  4028fc:	movk	w0, #0x431b, lsl #16
  402900:	umull	x0, w1, w0
  402904:	lsr	x0, x0, #32
  402908:	lsr	w0, w0, #18
  40290c:	mov	w0, w0
  402910:	str	x0, [sp, #32]
  402914:	ldr	w1, [sp, #28]
  402918:	mov	w0, #0xde83                	// #56963
  40291c:	movk	w0, #0x431b, lsl #16
  402920:	umull	x0, w1, w0
  402924:	lsr	x0, x0, #32
  402928:	lsr	w0, w0, #18
  40292c:	mov	w2, #0x4240                	// #16960
  402930:	movk	w2, #0xf, lsl #16
  402934:	mul	w0, w0, w2
  402938:	sub	w0, w1, w0
  40293c:	mov	w1, w0
  402940:	mov	x0, x1
  402944:	lsl	x0, x0, #5
  402948:	sub	x0, x0, x1
  40294c:	lsl	x0, x0, #2
  402950:	add	x0, x0, x1
  402954:	lsl	x0, x0, #3
  402958:	str	x0, [sp, #40]
  40295c:	add	x0, sp, #0x20
  402960:	mov	x1, #0x0                   	// #0
  402964:	bl	402550 <nanosleep@plt>
  402968:	ldp	x29, x30, [sp], #48
  40296c:	ret
  402970:	stp	x29, x30, [sp, #-32]!
  402974:	mov	x29, sp
  402978:	str	x0, [sp, #24]
  40297c:	str	w1, [sp, #20]
  402980:	ldr	w3, [sp, #20]
  402984:	ldr	x2, [sp, #24]
  402988:	adrp	x0, 407000 <ferror@plt+0x48f0>
  40298c:	add	x1, x0, #0xdc8
  402990:	mov	w0, #0x1                   	// #1
  402994:	bl	4026d0 <err@plt>
  402998:	stp	x29, x30, [sp, #-48]!
  40299c:	mov	x29, sp
  4029a0:	str	x0, [sp, #24]
  4029a4:	ldr	x0, [sp, #24]
  4029a8:	bl	402330 <malloc@plt>
  4029ac:	str	x0, [sp, #40]
  4029b0:	ldr	x0, [sp, #40]
  4029b4:	cmp	x0, #0x0
  4029b8:	b.ne	4029dc <ferror@plt+0x2cc>  // b.any
  4029bc:	ldr	x0, [sp, #24]
  4029c0:	cmp	x0, #0x0
  4029c4:	b.eq	4029dc <ferror@plt+0x2cc>  // b.none
  4029c8:	ldr	x2, [sp, #24]
  4029cc:	adrp	x0, 407000 <ferror@plt+0x48f0>
  4029d0:	add	x1, x0, #0xde8
  4029d4:	mov	w0, #0x1                   	// #1
  4029d8:	bl	4026d0 <err@plt>
  4029dc:	ldr	x0, [sp, #40]
  4029e0:	ldp	x29, x30, [sp], #48
  4029e4:	ret
  4029e8:	stp	x29, x30, [sp, #-48]!
  4029ec:	mov	x29, sp
  4029f0:	str	x0, [sp, #24]
  4029f4:	str	x1, [sp, #16]
  4029f8:	ldr	x1, [sp, #16]
  4029fc:	ldr	x0, [sp, #24]
  402a00:	bl	4023c0 <calloc@plt>
  402a04:	str	x0, [sp, #40]
  402a08:	ldr	x0, [sp, #40]
  402a0c:	cmp	x0, #0x0
  402a10:	b.ne	402a40 <ferror@plt+0x330>  // b.any
  402a14:	ldr	x0, [sp, #16]
  402a18:	cmp	x0, #0x0
  402a1c:	b.eq	402a40 <ferror@plt+0x330>  // b.none
  402a20:	ldr	x0, [sp, #24]
  402a24:	cmp	x0, #0x0
  402a28:	b.eq	402a40 <ferror@plt+0x330>  // b.none
  402a2c:	ldr	x2, [sp, #16]
  402a30:	adrp	x0, 407000 <ferror@plt+0x48f0>
  402a34:	add	x1, x0, #0xde8
  402a38:	mov	w0, #0x1                   	// #1
  402a3c:	bl	4026d0 <err@plt>
  402a40:	ldr	x0, [sp, #40]
  402a44:	ldp	x29, x30, [sp], #48
  402a48:	ret
  402a4c:	stp	x29, x30, [sp, #-48]!
  402a50:	mov	x29, sp
  402a54:	str	x0, [sp, #24]
  402a58:	ldr	x0, [sp, #24]
  402a5c:	cmp	x0, #0x0
  402a60:	b.ne	402a84 <ferror@plt+0x374>  // b.any
  402a64:	adrp	x0, 408000 <ferror@plt+0x58f0>
  402a68:	add	x3, x0, #0x8e0
  402a6c:	mov	w2, #0x4a                  	// #74
  402a70:	adrp	x0, 407000 <ferror@plt+0x48f0>
  402a74:	add	x1, x0, #0xe08
  402a78:	adrp	x0, 407000 <ferror@plt+0x48f0>
  402a7c:	add	x0, x0, #0xe20
  402a80:	bl	402650 <__assert_fail@plt>
  402a84:	ldr	x0, [sp, #24]
  402a88:	bl	4023e0 <strdup@plt>
  402a8c:	str	x0, [sp, #40]
  402a90:	ldr	x0, [sp, #40]
  402a94:	cmp	x0, #0x0
  402a98:	b.ne	402aac <ferror@plt+0x39c>  // b.any
  402a9c:	adrp	x0, 407000 <ferror@plt+0x48f0>
  402aa0:	add	x1, x0, #0xe28
  402aa4:	mov	w0, #0x1                   	// #1
  402aa8:	bl	4026d0 <err@plt>
  402aac:	ldr	x0, [sp, #40]
  402ab0:	ldp	x29, x30, [sp], #48
  402ab4:	ret
  402ab8:	stp	x29, x30, [sp, #-288]!
  402abc:	mov	x29, sp
  402ac0:	str	x0, [sp, #56]
  402ac4:	str	x1, [sp, #48]
  402ac8:	str	x2, [sp, #240]
  402acc:	str	x3, [sp, #248]
  402ad0:	str	x4, [sp, #256]
  402ad4:	str	x5, [sp, #264]
  402ad8:	str	x6, [sp, #272]
  402adc:	str	x7, [sp, #280]
  402ae0:	str	q0, [sp, #112]
  402ae4:	str	q1, [sp, #128]
  402ae8:	str	q2, [sp, #144]
  402aec:	str	q3, [sp, #160]
  402af0:	str	q4, [sp, #176]
  402af4:	str	q5, [sp, #192]
  402af8:	str	q6, [sp, #208]
  402afc:	str	q7, [sp, #224]
  402b00:	add	x0, sp, #0x120
  402b04:	str	x0, [sp, #72]
  402b08:	add	x0, sp, #0x120
  402b0c:	str	x0, [sp, #80]
  402b10:	add	x0, sp, #0xf0
  402b14:	str	x0, [sp, #88]
  402b18:	mov	w0, #0xffffffd0            	// #-48
  402b1c:	str	w0, [sp, #96]
  402b20:	mov	w0, #0xffffff80            	// #-128
  402b24:	str	w0, [sp, #100]
  402b28:	add	x2, sp, #0x10
  402b2c:	add	x3, sp, #0x48
  402b30:	ldp	x0, x1, [x3]
  402b34:	stp	x0, x1, [x2]
  402b38:	ldp	x0, x1, [x3, #16]
  402b3c:	stp	x0, x1, [x2, #16]
  402b40:	add	x0, sp, #0x10
  402b44:	mov	x2, x0
  402b48:	ldr	x1, [sp, #48]
  402b4c:	ldr	x0, [sp, #56]
  402b50:	bl	402560 <vasprintf@plt>
  402b54:	str	w0, [sp, #108]
  402b58:	ldr	w0, [sp, #108]
  402b5c:	cmp	w0, #0x0
  402b60:	b.ge	402b74 <ferror@plt+0x464>  // b.tcont
  402b64:	adrp	x0, 407000 <ferror@plt+0x48f0>
  402b68:	add	x1, x0, #0xe40
  402b6c:	mov	w0, #0x1                   	// #1
  402b70:	bl	4026d0 <err@plt>
  402b74:	ldr	w0, [sp, #108]
  402b78:	ldp	x29, x30, [sp], #288
  402b7c:	ret
  402b80:	stp	x29, x30, [sp, #-64]!
  402b84:	mov	x29, sp
  402b88:	str	w0, [sp, #44]
  402b8c:	str	x1, [sp, #32]
  402b90:	str	x2, [sp, #24]
  402b94:	b	402c34 <ferror@plt+0x524>
  402b98:	bl	402660 <__errno_location@plt>
  402b9c:	str	wzr, [x0]
  402ba0:	ldr	x2, [sp, #24]
  402ba4:	ldr	x1, [sp, #32]
  402ba8:	ldr	w0, [sp, #44]
  402bac:	bl	402430 <write@plt>
  402bb0:	str	x0, [sp, #56]
  402bb4:	ldr	x0, [sp, #56]
  402bb8:	cmp	x0, #0x0
  402bbc:	b.le	402bf0 <ferror@plt+0x4e0>
  402bc0:	ldr	x0, [sp, #56]
  402bc4:	ldr	x1, [sp, #24]
  402bc8:	sub	x0, x1, x0
  402bcc:	str	x0, [sp, #24]
  402bd0:	ldr	x0, [sp, #24]
  402bd4:	cmp	x0, #0x0
  402bd8:	b.eq	402c18 <ferror@plt+0x508>  // b.none
  402bdc:	ldr	x0, [sp, #56]
  402be0:	ldr	x1, [sp, #32]
  402be4:	add	x0, x1, x0
  402be8:	str	x0, [sp, #32]
  402bec:	b	402c18 <ferror@plt+0x508>
  402bf0:	bl	402660 <__errno_location@plt>
  402bf4:	ldr	w0, [x0]
  402bf8:	cmp	w0, #0x4
  402bfc:	b.eq	402c18 <ferror@plt+0x508>  // b.none
  402c00:	bl	402660 <__errno_location@plt>
  402c04:	ldr	w0, [x0]
  402c08:	cmp	w0, #0xb
  402c0c:	b.eq	402c18 <ferror@plt+0x508>  // b.none
  402c10:	mov	w0, #0xffffffff            	// #-1
  402c14:	b	402c44 <ferror@plt+0x534>
  402c18:	bl	402660 <__errno_location@plt>
  402c1c:	ldr	w0, [x0]
  402c20:	cmp	w0, #0xb
  402c24:	b.ne	402c34 <ferror@plt+0x524>  // b.any
  402c28:	mov	w0, #0xd090                	// #53392
  402c2c:	movk	w0, #0x3, lsl #16
  402c30:	bl	4028e8 <ferror@plt+0x1d8>
  402c34:	ldr	x0, [sp, #24]
  402c38:	cmp	x0, #0x0
  402c3c:	b.ne	402b98 <ferror@plt+0x488>  // b.any
  402c40:	mov	w0, #0x0                   	// #0
  402c44:	ldp	x29, x30, [sp], #64
  402c48:	ret
  402c4c:	stp	x29, x30, [sp, #-48]!
  402c50:	mov	x29, sp
  402c54:	str	x0, [sp, #24]
  402c58:	bl	402660 <__errno_location@plt>
  402c5c:	str	wzr, [x0]
  402c60:	ldr	x0, [sp, #24]
  402c64:	bl	402710 <ferror@plt>
  402c68:	cmp	w0, #0x0
  402c6c:	b.ne	402cc8 <ferror@plt+0x5b8>  // b.any
  402c70:	ldr	x0, [sp, #24]
  402c74:	bl	4025c0 <fflush@plt>
  402c78:	cmp	w0, #0x0
  402c7c:	b.ne	402cc8 <ferror@plt+0x5b8>  // b.any
  402c80:	ldr	x0, [sp, #24]
  402c84:	bl	402300 <fileno@plt>
  402c88:	str	w0, [sp, #44]
  402c8c:	ldr	w0, [sp, #44]
  402c90:	cmp	w0, #0x0
  402c94:	b.lt	402cd0 <ferror@plt+0x5c0>  // b.tstop
  402c98:	ldr	w0, [sp, #44]
  402c9c:	bl	4021a0 <dup@plt>
  402ca0:	str	w0, [sp, #44]
  402ca4:	ldr	w0, [sp, #44]
  402ca8:	cmp	w0, #0x0
  402cac:	b.lt	402cd0 <ferror@plt+0x5c0>  // b.tstop
  402cb0:	ldr	w0, [sp, #44]
  402cb4:	bl	402410 <close@plt>
  402cb8:	cmp	w0, #0x0
  402cbc:	b.ne	402cd0 <ferror@plt+0x5c0>  // b.any
  402cc0:	mov	w0, #0x0                   	// #0
  402cc4:	b	402cf0 <ferror@plt+0x5e0>
  402cc8:	nop
  402ccc:	b	402cd4 <ferror@plt+0x5c4>
  402cd0:	nop
  402cd4:	bl	402660 <__errno_location@plt>
  402cd8:	ldr	w0, [x0]
  402cdc:	cmp	w0, #0x9
  402ce0:	b.ne	402cec <ferror@plt+0x5dc>  // b.any
  402ce4:	mov	w0, #0x0                   	// #0
  402ce8:	b	402cf0 <ferror@plt+0x5e0>
  402cec:	mov	w0, #0xffffffff            	// #-1
  402cf0:	ldp	x29, x30, [sp], #48
  402cf4:	ret
  402cf8:	stp	x29, x30, [sp, #-16]!
  402cfc:	mov	x29, sp
  402d00:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  402d04:	add	x0, x0, #0x340
  402d08:	ldr	x0, [x0]
  402d0c:	bl	402c4c <ferror@plt+0x53c>
  402d10:	cmp	w0, #0x0
  402d14:	b.eq	402d64 <ferror@plt+0x654>  // b.none
  402d18:	bl	402660 <__errno_location@plt>
  402d1c:	ldr	w0, [x0]
  402d20:	cmp	w0, #0x20
  402d24:	b.eq	402d64 <ferror@plt+0x654>  // b.none
  402d28:	bl	402660 <__errno_location@plt>
  402d2c:	ldr	w0, [x0]
  402d30:	cmp	w0, #0x0
  402d34:	b.eq	402d4c <ferror@plt+0x63c>  // b.none
  402d38:	adrp	x0, 407000 <ferror@plt+0x48f0>
  402d3c:	add	x0, x0, #0xe58
  402d40:	bl	4026a0 <gettext@plt>
  402d44:	bl	4024b0 <warn@plt>
  402d48:	b	402d5c <ferror@plt+0x64c>
  402d4c:	adrp	x0, 407000 <ferror@plt+0x48f0>
  402d50:	add	x0, x0, #0xe58
  402d54:	bl	4026a0 <gettext@plt>
  402d58:	bl	4025f0 <warnx@plt>
  402d5c:	mov	w0, #0x1                   	// #1
  402d60:	bl	402150 <_exit@plt>
  402d64:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  402d68:	add	x0, x0, #0x328
  402d6c:	ldr	x0, [x0]
  402d70:	bl	402c4c <ferror@plt+0x53c>
  402d74:	cmp	w0, #0x0
  402d78:	b.eq	402d84 <ferror@plt+0x674>  // b.none
  402d7c:	mov	w0, #0x1                   	// #1
  402d80:	bl	402150 <_exit@plt>
  402d84:	nop
  402d88:	ldp	x29, x30, [sp], #16
  402d8c:	ret
  402d90:	stp	x29, x30, [sp, #-16]!
  402d94:	mov	x29, sp
  402d98:	adrp	x0, 402000 <memcpy@plt-0x120>
  402d9c:	add	x0, x0, #0xcf8
  402da0:	bl	407d80 <ferror@plt+0x5670>
  402da4:	nop
  402da8:	ldp	x29, x30, [sp], #16
  402dac:	ret
  402db0:	sub	sp, sp, #0x10
  402db4:	str	w0, [sp, #12]
  402db8:	ldr	w0, [sp, #12]
  402dbc:	sub	w0, w0, #0x21
  402dc0:	cmp	w0, #0x5d
  402dc4:	b.hi	402dd0 <ferror@plt+0x6c0>  // b.pmore
  402dc8:	mov	w0, #0x1                   	// #1
  402dcc:	b	402dd4 <ferror@plt+0x6c4>
  402dd0:	mov	w0, #0x0                   	// #0
  402dd4:	add	sp, sp, #0x10
  402dd8:	ret
  402ddc:	stp	x29, x30, [sp, #-48]!
  402de0:	mov	x29, sp
  402de4:	str	w0, [sp, #28]
  402de8:	str	x1, [sp, #16]
  402dec:	ldr	x0, [sp, #16]
  402df0:	cmp	x0, #0x0
  402df4:	b.ne	402e18 <ferror@plt+0x708>  // b.any
  402df8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  402dfc:	add	x3, x0, #0xba0
  402e00:	mov	w2, #0xe                   	// #14
  402e04:	adrp	x0, 407000 <ferror@plt+0x48f0>
  402e08:	add	x1, x0, #0xe68
  402e0c:	adrp	x0, 407000 <ferror@plt+0x48f0>
  402e10:	add	x0, x0, #0xe80
  402e14:	bl	402650 <__assert_fail@plt>
  402e18:	ldr	x0, [sp, #16]
  402e1c:	str	x0, [sp, #40]
  402e20:	b	402e50 <ferror@plt+0x740>
  402e24:	ldr	x0, [sp, #40]
  402e28:	ldr	w0, [x0, #24]
  402e2c:	ldr	w1, [sp, #28]
  402e30:	cmp	w1, w0
  402e34:	b.ne	402e44 <ferror@plt+0x734>  // b.any
  402e38:	ldr	x0, [sp, #40]
  402e3c:	ldr	x0, [x0]
  402e40:	b	402e64 <ferror@plt+0x754>
  402e44:	ldr	x0, [sp, #40]
  402e48:	add	x0, x0, #0x20
  402e4c:	str	x0, [sp, #40]
  402e50:	ldr	x0, [sp, #40]
  402e54:	ldr	x0, [x0]
  402e58:	cmp	x0, #0x0
  402e5c:	b.ne	402e24 <ferror@plt+0x714>  // b.any
  402e60:	mov	x0, #0x0                   	// #0
  402e64:	ldp	x29, x30, [sp], #48
  402e68:	ret
  402e6c:	stp	x29, x30, [sp, #-96]!
  402e70:	mov	x29, sp
  402e74:	str	x19, [sp, #16]
  402e78:	str	w0, [sp, #60]
  402e7c:	str	x1, [sp, #48]
  402e80:	str	x2, [sp, #40]
  402e84:	str	x3, [sp, #32]
  402e88:	str	wzr, [sp, #92]
  402e8c:	b	403084 <ferror@plt+0x974>
  402e90:	ldrsw	x0, [sp, #92]
  402e94:	lsl	x0, x0, #6
  402e98:	ldr	x1, [sp, #40]
  402e9c:	add	x0, x1, x0
  402ea0:	str	x0, [sp, #80]
  402ea4:	b	40304c <ferror@plt+0x93c>
  402ea8:	ldr	x0, [sp, #80]
  402eac:	ldr	w0, [x0]
  402eb0:	ldr	w1, [sp, #60]
  402eb4:	cmp	w1, w0
  402eb8:	b.eq	402ecc <ferror@plt+0x7bc>  // b.none
  402ebc:	ldr	x0, [sp, #80]
  402ec0:	add	x0, x0, #0x4
  402ec4:	str	x0, [sp, #80]
  402ec8:	b	40304c <ferror@plt+0x93c>
  402ecc:	ldrsw	x0, [sp, #92]
  402ed0:	lsl	x0, x0, #2
  402ed4:	ldr	x1, [sp, #32]
  402ed8:	add	x0, x1, x0
  402edc:	ldr	w0, [x0]
  402ee0:	cmp	w0, #0x0
  402ee4:	b.ne	402f04 <ferror@plt+0x7f4>  // b.any
  402ee8:	ldrsw	x0, [sp, #92]
  402eec:	lsl	x0, x0, #2
  402ef0:	ldr	x1, [sp, #32]
  402ef4:	add	x0, x1, x0
  402ef8:	ldr	w1, [sp, #60]
  402efc:	str	w1, [x0]
  402f00:	b	403074 <ferror@plt+0x964>
  402f04:	ldrsw	x0, [sp, #92]
  402f08:	lsl	x0, x0, #2
  402f0c:	ldr	x1, [sp, #32]
  402f10:	add	x0, x1, x0
  402f14:	ldr	w0, [x0]
  402f18:	ldr	w1, [sp, #60]
  402f1c:	cmp	w1, w0
  402f20:	b.eq	403074 <ferror@plt+0x964>  // b.none
  402f24:	str	xzr, [sp, #72]
  402f28:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  402f2c:	add	x0, x0, #0x328
  402f30:	ldr	x19, [x0]
  402f34:	adrp	x0, 407000 <ferror@plt+0x48f0>
  402f38:	add	x0, x0, #0xe90
  402f3c:	bl	4026a0 <gettext@plt>
  402f40:	mov	x1, x0
  402f44:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  402f48:	add	x0, x0, #0x348
  402f4c:	ldr	x0, [x0]
  402f50:	mov	x2, x0
  402f54:	mov	x0, x19
  402f58:	bl	4026b0 <fprintf@plt>
  402f5c:	ldrsw	x0, [sp, #92]
  402f60:	lsl	x0, x0, #6
  402f64:	ldr	x1, [sp, #40]
  402f68:	add	x0, x1, x0
  402f6c:	str	x0, [sp, #80]
  402f70:	b	40300c <ferror@plt+0x8fc>
  402f74:	ldr	x0, [sp, #80]
  402f78:	ldr	w0, [x0]
  402f7c:	ldr	x1, [sp, #48]
  402f80:	bl	402ddc <ferror@plt+0x6cc>
  402f84:	str	x0, [sp, #64]
  402f88:	ldr	x0, [sp, #64]
  402f8c:	cmp	x0, #0x0
  402f90:	b.eq	402fb8 <ferror@plt+0x8a8>  // b.none
  402f94:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  402f98:	add	x0, x0, #0x328
  402f9c:	ldr	x3, [x0]
  402fa0:	ldr	x2, [sp, #64]
  402fa4:	adrp	x0, 407000 <ferror@plt+0x48f0>
  402fa8:	add	x1, x0, #0xeb8
  402fac:	mov	x0, x3
  402fb0:	bl	4026b0 <fprintf@plt>
  402fb4:	b	402ff4 <ferror@plt+0x8e4>
  402fb8:	ldr	x0, [sp, #80]
  402fbc:	ldr	w0, [x0]
  402fc0:	bl	402db0 <ferror@plt+0x6a0>
  402fc4:	cmp	w0, #0x0
  402fc8:	b.eq	402ff4 <ferror@plt+0x8e4>  // b.none
  402fcc:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  402fd0:	add	x0, x0, #0x328
  402fd4:	ldr	x3, [x0]
  402fd8:	ldr	x0, [sp, #80]
  402fdc:	ldr	w0, [x0]
  402fe0:	mov	w2, w0
  402fe4:	adrp	x0, 407000 <ferror@plt+0x48f0>
  402fe8:	add	x1, x0, #0xec0
  402fec:	mov	x0, x3
  402ff0:	bl	4026b0 <fprintf@plt>
  402ff4:	ldr	x0, [sp, #80]
  402ff8:	add	x0, x0, #0x4
  402ffc:	str	x0, [sp, #80]
  403000:	ldr	x0, [sp, #72]
  403004:	add	x0, x0, #0x1
  403008:	str	x0, [sp, #72]
  40300c:	ldr	x0, [sp, #72]
  403010:	add	x0, x0, #0x1
  403014:	cmp	x0, #0xf
  403018:	b.hi	40302c <ferror@plt+0x91c>  // b.pmore
  40301c:	ldr	x0, [sp, #80]
  403020:	ldr	w0, [x0]
  403024:	cmp	w0, #0x0
  403028:	b.ne	402f74 <ferror@plt+0x864>  // b.any
  40302c:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  403030:	add	x0, x0, #0x328
  403034:	ldr	x0, [x0]
  403038:	mov	x1, x0
  40303c:	mov	w0, #0xa                   	// #10
  403040:	bl	402290 <fputc@plt>
  403044:	mov	w0, #0x1                   	// #1
  403048:	bl	402190 <exit@plt>
  40304c:	ldr	x0, [sp, #80]
  403050:	ldr	w0, [x0]
  403054:	cmp	w0, #0x0
  403058:	b.eq	403078 <ferror@plt+0x968>  // b.none
  40305c:	ldr	x0, [sp, #80]
  403060:	ldr	w0, [x0]
  403064:	ldr	w1, [sp, #60]
  403068:	cmp	w1, w0
  40306c:	b.ge	402ea8 <ferror@plt+0x798>  // b.tcont
  403070:	b	403078 <ferror@plt+0x968>
  403074:	nop
  403078:	ldr	w0, [sp, #92]
  40307c:	add	w0, w0, #0x1
  403080:	str	w0, [sp, #92]
  403084:	ldrsw	x0, [sp, #92]
  403088:	lsl	x0, x0, #6
  40308c:	ldr	x1, [sp, #40]
  403090:	add	x0, x1, x0
  403094:	ldr	w0, [x0]
  403098:	cmp	w0, #0x0
  40309c:	b.eq	4030c0 <ferror@plt+0x9b0>  // b.none
  4030a0:	ldrsw	x0, [sp, #92]
  4030a4:	lsl	x0, x0, #6
  4030a8:	ldr	x1, [sp, #40]
  4030ac:	add	x0, x1, x0
  4030b0:	ldr	w0, [x0]
  4030b4:	ldr	w1, [sp, #60]
  4030b8:	cmp	w1, w0
  4030bc:	b.ge	402e90 <ferror@plt+0x780>  // b.tcont
  4030c0:	nop
  4030c4:	ldr	x19, [sp, #16]
  4030c8:	ldp	x29, x30, [sp], #96
  4030cc:	ret
  4030d0:	stp	x29, x30, [sp, #-48]!
  4030d4:	mov	x29, sp
  4030d8:	str	x0, [sp, #24]
  4030dc:	str	x1, [sp, #16]
  4030e0:	ldr	x0, [sp, #24]
  4030e4:	cmp	x0, #0x0
  4030e8:	b.ne	40310c <ferror@plt+0x9fc>  // b.any
  4030ec:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4030f0:	add	x3, x0, #0x8b8
  4030f4:	mov	w2, #0x7c                  	// #124
  4030f8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4030fc:	add	x1, x0, #0x88
  403100:	adrp	x0, 408000 <ferror@plt+0x58f0>
  403104:	add	x0, x0, #0xa0
  403108:	bl	402650 <__assert_fail@plt>
  40310c:	str	xzr, [sp, #40]
  403110:	b	403174 <ferror@plt+0xa64>
  403114:	adrp	x0, 407000 <ferror@plt+0x48f0>
  403118:	add	x1, x0, #0xfa8
  40311c:	ldr	x0, [sp, #40]
  403120:	lsl	x0, x0, #5
  403124:	add	x0, x1, x0
  403128:	ldr	x0, [x0]
  40312c:	str	x0, [sp, #32]
  403130:	ldr	x2, [sp, #16]
  403134:	ldr	x1, [sp, #32]
  403138:	ldr	x0, [sp, #24]
  40313c:	bl	402540 <strncasecmp@plt>
  403140:	cmp	w0, #0x0
  403144:	b.ne	403168 <ferror@plt+0xa58>  // b.any
  403148:	ldr	x1, [sp, #32]
  40314c:	ldr	x0, [sp, #16]
  403150:	add	x0, x1, x0
  403154:	ldrsb	w0, [x0]
  403158:	cmp	w0, #0x0
  40315c:	b.ne	403168 <ferror@plt+0xa58>  // b.any
  403160:	ldr	x0, [sp, #40]
  403164:	b	403198 <ferror@plt+0xa88>
  403168:	ldr	x0, [sp, #40]
  40316c:	add	x0, x0, #0x1
  403170:	str	x0, [sp, #40]
  403174:	ldr	x0, [sp, #40]
  403178:	cmp	x0, #0x6
  40317c:	b.ls	403114 <ferror@plt+0xa04>  // b.plast
  403180:	adrp	x0, 408000 <ferror@plt+0x58f0>
  403184:	add	x0, x0, #0xa8
  403188:	bl	4026a0 <gettext@plt>
  40318c:	ldr	x1, [sp, #24]
  403190:	bl	4025f0 <warnx@plt>
  403194:	mov	w0, #0xffffffff            	// #-1
  403198:	ldp	x29, x30, [sp], #48
  40319c:	ret
  4031a0:	stp	x29, x30, [sp, #-32]!
  4031a4:	mov	x29, sp
  4031a8:	str	x0, [sp, #24]
  4031ac:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  4031b0:	add	x0, x0, #0x390
  4031b4:	ldr	x0, [x0]
  4031b8:	ldr	x1, [sp, #24]
  4031bc:	cmp	x1, x0
  4031c0:	b.cc	4031e4 <ferror@plt+0xad4>  // b.lo, b.ul, b.last
  4031c4:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4031c8:	add	x3, x0, #0x8d0
  4031cc:	mov	w2, #0x89                  	// #137
  4031d0:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4031d4:	add	x1, x0, #0x88
  4031d8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4031dc:	add	x0, x0, #0xc0
  4031e0:	bl	402650 <__assert_fail@plt>
  4031e4:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  4031e8:	add	x0, x0, #0x358
  4031ec:	ldr	x1, [sp, #24]
  4031f0:	ldr	w0, [x0, x1, lsl #2]
  4031f4:	cmp	w0, #0x6
  4031f8:	b.le	40321c <ferror@plt+0xb0c>
  4031fc:	adrp	x0, 408000 <ferror@plt+0x58f0>
  403200:	add	x3, x0, #0x8d0
  403204:	mov	w2, #0x8a                  	// #138
  403208:	adrp	x0, 408000 <ferror@plt+0x58f0>
  40320c:	add	x1, x0, #0x88
  403210:	adrp	x0, 408000 <ferror@plt+0x58f0>
  403214:	add	x0, x0, #0xd0
  403218:	bl	402650 <__assert_fail@plt>
  40321c:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  403220:	add	x0, x0, #0x358
  403224:	ldr	x1, [sp, #24]
  403228:	ldr	w0, [x0, x1, lsl #2]
  40322c:	ldp	x29, x30, [sp], #32
  403230:	ret
  403234:	stp	x29, x30, [sp, #-32]!
  403238:	mov	x29, sp
  40323c:	str	w0, [sp, #28]
  403240:	ldrsw	x0, [sp, #28]
  403244:	bl	4031a0 <ferror@plt+0xa90>
  403248:	sxtw	x0, w0
  40324c:	lsl	x1, x0, #5
  403250:	adrp	x0, 407000 <ferror@plt+0x48f0>
  403254:	add	x0, x0, #0xfa8
  403258:	add	x0, x1, x0
  40325c:	ldp	x29, x30, [sp], #32
  403260:	ret
  403264:	stp	x29, x30, [sp, #-80]!
  403268:	mov	x29, sp
  40326c:	str	x0, [sp, #24]
  403270:	mov	w0, #0x0                   	// #0
  403274:	bl	4026c0 <scols_init_debug@plt>
  403278:	bl	402390 <scols_new_table@plt>
  40327c:	str	x0, [sp, #64]
  403280:	ldr	x0, [sp, #64]
  403284:	cmp	x0, #0x0
  403288:	b.ne	4032a4 <ferror@plt+0xb94>  // b.any
  40328c:	adrp	x0, 408000 <ferror@plt+0x58f0>
  403290:	add	x0, x0, #0xf8
  403294:	bl	4026a0 <gettext@plt>
  403298:	mov	x1, x0
  40329c:	mov	w0, #0x1                   	// #1
  4032a0:	bl	4026d0 <err@plt>
  4032a4:	ldr	x0, [sp, #24]
  4032a8:	ldrb	w0, [x0, #56]
  4032ac:	and	w0, w0, #0x20
  4032b0:	and	w0, w0, #0xff
  4032b4:	cmp	w0, #0x0
  4032b8:	b.eq	4032d8 <ferror@plt+0xbc8>  // b.none
  4032bc:	mov	w1, #0x1                   	// #1
  4032c0:	ldr	x0, [sp, #64]
  4032c4:	bl	402530 <scols_table_enable_json@plt>
  4032c8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4032cc:	add	x1, x0, #0x118
  4032d0:	ldr	x0, [sp, #64]
  4032d4:	bl	4021f0 <scols_table_set_name@plt>
  4032d8:	ldr	x0, [sp, #24]
  4032dc:	ldrb	w0, [x0, #56]
  4032e0:	ubfx	x0, x0, #6, #1
  4032e4:	and	w0, w0, #0xff
  4032e8:	mov	w1, w0
  4032ec:	ldr	x0, [sp, #64]
  4032f0:	bl	402220 <scols_table_enable_noheadings@plt>
  4032f4:	ldr	x0, [sp, #24]
  4032f8:	ldrb	w0, [x0, #56]
  4032fc:	and	w0, w0, #0xffffff80
  403300:	and	w0, w0, #0xff
  403304:	cmp	w0, #0x0
  403308:	b.eq	403328 <ferror@plt+0xc18>  // b.none
  40330c:	mov	w1, #0x1                   	// #1
  403310:	ldr	x0, [sp, #64]
  403314:	bl	4022a0 <scols_table_enable_raw@plt>
  403318:	adrp	x0, 408000 <ferror@plt+0x58f0>
  40331c:	add	x1, x0, #0x128
  403320:	ldr	x0, [sp, #64]
  403324:	bl	4022b0 <scols_table_set_column_separator@plt>
  403328:	str	xzr, [sp, #72]
  40332c:	b	4033d0 <ferror@plt+0xcc0>
  403330:	ldr	x0, [sp, #72]
  403334:	bl	403234 <ferror@plt+0xb24>
  403338:	str	x0, [sp, #56]
  40333c:	ldr	x0, [sp, #56]
  403340:	ldr	x1, [x0]
  403344:	ldr	x0, [sp, #56]
  403348:	ldr	d0, [x0, #8]
  40334c:	ldr	x0, [sp, #56]
  403350:	ldr	w0, [x0, #16]
  403354:	mov	w2, w0
  403358:	ldr	x0, [sp, #64]
  40335c:	bl	402240 <scols_table_new_column@plt>
  403360:	str	x0, [sp, #48]
  403364:	ldr	x0, [sp, #48]
  403368:	cmp	x0, #0x0
  40336c:	b.ne	403388 <ferror@plt+0xc78>  // b.any
  403370:	adrp	x0, 408000 <ferror@plt+0x58f0>
  403374:	add	x0, x0, #0x130
  403378:	bl	4026a0 <gettext@plt>
  40337c:	mov	x1, x0
  403380:	mov	w0, #0x1                   	// #1
  403384:	bl	4026d0 <err@plt>
  403388:	ldr	x0, [sp, #24]
  40338c:	ldrb	w0, [x0, #56]
  403390:	and	w0, w0, #0x20
  403394:	and	w0, w0, #0xff
  403398:	cmp	w0, #0x0
  40339c:	b.eq	4033c4 <ferror@plt+0xcb4>  // b.none
  4033a0:	ldr	x0, [sp, #72]
  4033a4:	bl	4031a0 <ferror@plt+0xa90>
  4033a8:	str	w0, [sp, #44]
  4033ac:	ldr	w0, [sp, #44]
  4033b0:	cmp	w0, #0x2
  4033b4:	b.ne	4033c4 <ferror@plt+0xcb4>  // b.any
  4033b8:	mov	w1, #0x1                   	// #1
  4033bc:	ldr	x0, [sp, #48]
  4033c0:	bl	402130 <scols_column_set_json_type@plt>
  4033c4:	ldr	x0, [sp, #72]
  4033c8:	add	x0, x0, #0x1
  4033cc:	str	x0, [sp, #72]
  4033d0:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  4033d4:	add	x0, x0, #0x390
  4033d8:	ldr	x0, [x0]
  4033dc:	ldr	x1, [sp, #72]
  4033e0:	cmp	x1, x0
  4033e4:	b.cc	403330 <ferror@plt+0xc20>  // b.lo, b.ul, b.last
  4033e8:	ldr	x0, [sp, #24]
  4033ec:	ldr	x1, [sp, #64]
  4033f0:	str	x1, [x0, #16]
  4033f4:	nop
  4033f8:	ldp	x29, x30, [sp], #80
  4033fc:	ret
  403400:	stp	x29, x30, [sp, #-80]!
  403404:	mov	x29, sp
  403408:	str	x0, [sp, #24]
  40340c:	ldr	x0, [sp, #24]
  403410:	ldrb	w0, [x0, #56]
  403414:	and	w0, w0, #0xffffff80
  403418:	and	w0, w0, #0xff
  40341c:	cmp	w0, #0x0
  403420:	b.eq	403544 <ferror@plt+0xe34>  // b.none
  403424:	ldr	x0, [sp, #24]
  403428:	ldrb	w0, [x0, #56]
  40342c:	and	w0, w0, #0x40
  403430:	and	w0, w0, #0xff
  403434:	cmp	w0, #0x0
  403438:	b.ne	403544 <ferror@plt+0xe34>  // b.any
  40343c:	ldr	x0, [sp, #24]
  403440:	ldr	x0, [x0, #16]
  403444:	bl	402460 <scols_table_is_empty@plt>
  403448:	cmp	w0, #0x0
  40344c:	b.ne	403544 <ferror@plt+0xe34>  // b.any
  403450:	mov	w0, #0x0                   	// #0
  403454:	bl	402600 <scols_new_iter@plt>
  403458:	str	x0, [sp, #64]
  40345c:	str	wzr, [sp, #76]
  403460:	ldr	x0, [sp, #64]
  403464:	cmp	x0, #0x0
  403468:	b.ne	40347c <ferror@plt+0xd6c>  // b.any
  40346c:	mov	w1, #0xc5                  	// #197
  403470:	adrp	x0, 408000 <ferror@plt+0x58f0>
  403474:	add	x0, x0, #0x88
  403478:	bl	402970 <ferror@plt+0x260>
  40347c:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  403480:	add	x0, x0, #0x340
  403484:	ldr	x0, [x0]
  403488:	mov	x3, x0
  40348c:	mov	x2, #0x2                   	// #2
  403490:	mov	x1, #0x1                   	// #1
  403494:	adrp	x0, 408000 <ferror@plt+0x58f0>
  403498:	add	x0, x0, #0x158
  40349c:	bl	4025a0 <fwrite@plt>
  4034a0:	b	403504 <ferror@plt+0xdf4>
  4034a4:	ldr	x0, [sp, #40]
  4034a8:	bl	402230 <scols_column_get_header@plt>
  4034ac:	str	x0, [sp, #56]
  4034b0:	ldr	x0, [sp, #56]
  4034b4:	bl	402510 <scols_cell_get_data@plt>
  4034b8:	str	x0, [sp, #48]
  4034bc:	ldr	w0, [sp, #76]
  4034c0:	cmp	w0, #0x0
  4034c4:	b.eq	4034e0 <ferror@plt+0xdd0>  // b.none
  4034c8:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  4034cc:	add	x0, x0, #0x340
  4034d0:	ldr	x0, [x0]
  4034d4:	mov	x1, x0
  4034d8:	mov	w0, #0x2c                  	// #44
  4034dc:	bl	402290 <fputc@plt>
  4034e0:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  4034e4:	add	x0, x0, #0x340
  4034e8:	ldr	x0, [x0]
  4034ec:	mov	x1, x0
  4034f0:	ldr	x0, [sp, #48]
  4034f4:	bl	402180 <fputs@plt>
  4034f8:	ldr	w0, [sp, #76]
  4034fc:	add	w0, w0, #0x1
  403500:	str	w0, [sp, #76]
  403504:	ldr	x0, [sp, #24]
  403508:	ldr	x0, [x0, #16]
  40350c:	add	x1, sp, #0x28
  403510:	mov	x2, x1
  403514:	ldr	x1, [sp, #64]
  403518:	bl	4024f0 <scols_table_next_column@plt>
  40351c:	cmp	w0, #0x0
  403520:	b.eq	4034a4 <ferror@plt+0xd94>  // b.none
  403524:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  403528:	add	x0, x0, #0x340
  40352c:	ldr	x0, [x0]
  403530:	mov	x1, x0
  403534:	mov	w0, #0xa                   	// #10
  403538:	bl	402290 <fputc@plt>
  40353c:	ldr	x0, [sp, #64]
  403540:	bl	402260 <scols_free_iter@plt>
  403544:	ldr	x0, [sp, #24]
  403548:	ldr	x0, [x0, #16]
  40354c:	bl	4025e0 <scols_print_table@plt>
  403550:	ldr	x0, [sp, #24]
  403554:	ldr	x0, [x0, #16]
  403558:	bl	402400 <scols_unref_table@plt>
  40355c:	nop
  403560:	ldp	x29, x30, [sp], #80
  403564:	ret
  403568:	stp	x29, x30, [sp, #-64]!
  40356c:	mov	x29, sp
  403570:	str	x0, [sp, #24]
  403574:	str	x1, [sp, #16]
  403578:	ldr	x0, [sp, #24]
  40357c:	ldr	x0, [x0, #16]
  403580:	mov	x1, #0x0                   	// #0
  403584:	bl	4023f0 <scols_table_new_line@plt>
  403588:	mov	x1, x0
  40358c:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  403590:	add	x0, x0, #0x398
  403594:	str	x1, [x0]
  403598:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  40359c:	add	x0, x0, #0x398
  4035a0:	ldr	x0, [x0]
  4035a4:	cmp	x0, #0x0
  4035a8:	b.ne	4035c4 <ferror@plt+0xeb4>  // b.any
  4035ac:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4035b0:	add	x0, x0, #0x160
  4035b4:	bl	4026a0 <gettext@plt>
  4035b8:	mov	x1, x0
  4035bc:	mov	w0, #0x1                   	// #1
  4035c0:	bl	402620 <errx@plt>
  4035c4:	str	xzr, [sp, #56]
  4035c8:	b	4037cc <ferror@plt+0x10bc>
  4035cc:	str	xzr, [sp, #40]
  4035d0:	ldr	x0, [sp, #56]
  4035d4:	bl	4031a0 <ferror@plt+0xa90>
  4035d8:	cmp	w0, #0x6
  4035dc:	b.eq	403714 <ferror@plt+0x1004>  // b.none
  4035e0:	cmp	w0, #0x6
  4035e4:	b.gt	403750 <ferror@plt+0x1040>
  4035e8:	cmp	w0, #0x5
  4035ec:	b.eq	4036cc <ferror@plt+0xfbc>  // b.none
  4035f0:	cmp	w0, #0x5
  4035f4:	b.gt	403750 <ferror@plt+0x1040>
  4035f8:	cmp	w0, #0x4
  4035fc:	b.eq	403684 <ferror@plt+0xf74>  // b.none
  403600:	cmp	w0, #0x4
  403604:	b.gt	403750 <ferror@plt+0x1040>
  403608:	cmp	w0, #0x3
  40360c:	b.eq	4036f0 <ferror@plt+0xfe0>  // b.none
  403610:	cmp	w0, #0x3
  403614:	b.gt	403750 <ferror@plt+0x1040>
  403618:	cmp	w0, #0x2
  40361c:	b.eq	4036a8 <ferror@plt+0xf98>  // b.none
  403620:	cmp	w0, #0x2
  403624:	b.gt	403750 <ferror@plt+0x1040>
  403628:	cmp	w0, #0x0
  40362c:	b.eq	40363c <ferror@plt+0xf2c>  // b.none
  403630:	cmp	w0, #0x1
  403634:	b.eq	403660 <ferror@plt+0xf50>  // b.none
  403638:	b	403750 <ferror@plt+0x1040>
  40363c:	ldr	x0, [sp, #16]
  403640:	ldr	x0, [x0, #48]
  403644:	cmp	x0, #0x0
  403648:	b.eq	403754 <ferror@plt+0x1044>  // b.none
  40364c:	ldr	x0, [sp, #16]
  403650:	ldr	x0, [x0, #48]
  403654:	bl	402a4c <ferror@plt+0x33c>
  403658:	str	x0, [sp, #40]
  40365c:	b	403754 <ferror@plt+0x1044>
  403660:	ldr	x0, [sp, #16]
  403664:	ldr	x0, [x0, #40]
  403668:	cmp	x0, #0x0
  40366c:	b.eq	40375c <ferror@plt+0x104c>  // b.none
  403670:	ldr	x0, [sp, #16]
  403674:	ldr	x0, [x0, #40]
  403678:	bl	402a4c <ferror@plt+0x33c>
  40367c:	str	x0, [sp, #40]
  403680:	b	40375c <ferror@plt+0x104c>
  403684:	ldr	x0, [sp, #16]
  403688:	ldr	x0, [x0]
  40368c:	add	x3, sp, #0x28
  403690:	mov	x2, x0
  403694:	adrp	x0, 408000 <ferror@plt+0x58f0>
  403698:	add	x1, x0, #0x180
  40369c:	mov	x0, x3
  4036a0:	bl	402ab8 <ferror@plt+0x3a8>
  4036a4:	b	403778 <ferror@plt+0x1068>
  4036a8:	ldr	x0, [sp, #16]
  4036ac:	ldr	x0, [x0, #8]
  4036b0:	add	x3, sp, #0x28
  4036b4:	mov	x2, x0
  4036b8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4036bc:	add	x1, x0, #0x188
  4036c0:	mov	x0, x3
  4036c4:	bl	402ab8 <ferror@plt+0x3a8>
  4036c8:	b	403778 <ferror@plt+0x1068>
  4036cc:	ldr	x0, [sp, #16]
  4036d0:	ldr	x0, [x0, #24]
  4036d4:	cmp	x0, #0x0
  4036d8:	b.eq	403764 <ferror@plt+0x1054>  // b.none
  4036dc:	ldr	x0, [sp, #16]
  4036e0:	ldr	x0, [x0, #24]
  4036e4:	bl	402a4c <ferror@plt+0x33c>
  4036e8:	str	x0, [sp, #40]
  4036ec:	b	403764 <ferror@plt+0x1054>
  4036f0:	ldr	x0, [sp, #16]
  4036f4:	ldr	x0, [x0, #32]
  4036f8:	cmp	x0, #0x0
  4036fc:	b.eq	40376c <ferror@plt+0x105c>  // b.none
  403700:	ldr	x0, [sp, #16]
  403704:	ldr	x0, [x0, #32]
  403708:	bl	402a4c <ferror@plt+0x33c>
  40370c:	str	x0, [sp, #40]
  403710:	b	40376c <ferror@plt+0x105c>
  403714:	ldr	x0, [sp, #24]
  403718:	ldr	x0, [x0]
  40371c:	cmp	x0, #0x0
  403720:	b.eq	403774 <ferror@plt+0x1064>  // b.none
  403724:	ldr	x0, [sp, #24]
  403728:	ldr	x0, [x0]
  40372c:	bl	402a4c <ferror@plt+0x33c>
  403730:	str	x0, [sp, #48]
  403734:	ldr	x0, [sp, #48]
  403738:	bl	4023d0 <__xpg_basename@plt>
  40373c:	bl	402a4c <ferror@plt+0x33c>
  403740:	str	x0, [sp, #40]
  403744:	ldr	x0, [sp, #48]
  403748:	bl	402520 <free@plt>
  40374c:	b	403774 <ferror@plt+0x1064>
  403750:	bl	402450 <abort@plt>
  403754:	nop
  403758:	b	403778 <ferror@plt+0x1068>
  40375c:	nop
  403760:	b	403778 <ferror@plt+0x1068>
  403764:	nop
  403768:	b	403778 <ferror@plt+0x1068>
  40376c:	nop
  403770:	b	403778 <ferror@plt+0x1068>
  403774:	nop
  403778:	ldr	x0, [sp, #40]
  40377c:	cmp	x0, #0x0
  403780:	b.eq	4037c0 <ferror@plt+0x10b0>  // b.none
  403784:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  403788:	add	x0, x0, #0x398
  40378c:	ldr	x0, [x0]
  403790:	ldr	x1, [sp, #40]
  403794:	mov	x2, x1
  403798:	ldr	x1, [sp, #56]
  40379c:	bl	4021b0 <scols_line_refer_data@plt>
  4037a0:	cmp	w0, #0x0
  4037a4:	b.eq	4037c0 <ferror@plt+0x10b0>  // b.none
  4037a8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4037ac:	add	x0, x0, #0x190
  4037b0:	bl	4026a0 <gettext@plt>
  4037b4:	mov	x1, x0
  4037b8:	mov	w0, #0x1                   	// #1
  4037bc:	bl	402620 <errx@plt>
  4037c0:	ldr	x0, [sp, #56]
  4037c4:	add	x0, x0, #0x1
  4037c8:	str	x0, [sp, #56]
  4037cc:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  4037d0:	add	x0, x0, #0x390
  4037d4:	ldr	x0, [x0]
  4037d8:	ldr	x1, [sp, #56]
  4037dc:	cmp	x1, x0
  4037e0:	b.cc	4035cc <ferror@plt+0xebc>  // b.lo, b.ul, b.last
  4037e4:	nop
  4037e8:	nop
  4037ec:	ldp	x29, x30, [sp], #64
  4037f0:	ret
  4037f4:	stp	x29, x30, [sp, #-32]!
  4037f8:	mov	x29, sp
  4037fc:	str	x0, [sp, #24]
  403800:	str	x1, [sp, #16]
  403804:	b	403820 <ferror@plt+0x1110>
  403808:	ldr	x1, [sp, #16]
  40380c:	ldr	x0, [sp, #24]
  403810:	bl	403568 <ferror@plt+0xe58>
  403814:	ldr	x0, [sp, #16]
  403818:	ldr	x0, [x0, #56]
  40381c:	str	x0, [sp, #16]
  403820:	ldr	x0, [sp, #16]
  403824:	cmp	x0, #0x0
  403828:	b.ne	403808 <ferror@plt+0x10f8>  // b.any
  40382c:	nop
  403830:	nop
  403834:	ldp	x29, x30, [sp], #32
  403838:	ret
  40383c:	stp	x29, x30, [sp, #-48]!
  403840:	mov	x29, sp
  403844:	str	x0, [sp, #24]
  403848:	str	x1, [sp, #16]
  40384c:	str	xzr, [sp, #32]
  403850:	ldr	x0, [sp, #24]
  403854:	cmp	x0, #0x0
  403858:	b.eq	4038a8 <ferror@plt+0x1198>  // b.none
  40385c:	ldr	x0, [sp, #24]
  403860:	ldr	x0, [x0]
  403864:	str	x0, [sp, #40]
  403868:	b	40389c <ferror@plt+0x118c>
  40386c:	ldr	x0, [sp, #40]
  403870:	ldr	x0, [x0]
  403874:	ldr	x1, [sp, #16]
  403878:	cmp	x1, x0
  40387c:	b.ne	403888 <ferror@plt+0x1178>  // b.any
  403880:	ldr	x0, [sp, #40]
  403884:	b	403910 <ferror@plt+0x1200>
  403888:	ldr	x0, [sp, #40]
  40388c:	str	x0, [sp, #32]
  403890:	ldr	x0, [sp, #40]
  403894:	ldr	x0, [x0, #56]
  403898:	str	x0, [sp, #40]
  40389c:	ldr	x0, [sp, #40]
  4038a0:	cmp	x0, #0x0
  4038a4:	b.ne	40386c <ferror@plt+0x115c>  // b.any
  4038a8:	mov	x1, #0x48                  	// #72
  4038ac:	mov	x0, #0x1                   	// #1
  4038b0:	bl	4029e8 <ferror@plt+0x2d8>
  4038b4:	str	x0, [sp, #40]
  4038b8:	ldr	x0, [sp, #40]
  4038bc:	ldr	x1, [sp, #16]
  4038c0:	str	x1, [x0]
  4038c4:	ldr	x0, [sp, #40]
  4038c8:	str	xzr, [x0, #56]
  4038cc:	ldr	x0, [sp, #32]
  4038d0:	cmp	x0, #0x0
  4038d4:	b.eq	4038e4 <ferror@plt+0x11d4>  // b.none
  4038d8:	ldr	x0, [sp, #32]
  4038dc:	ldr	x1, [sp, #40]
  4038e0:	str	x1, [x0, #56]
  4038e4:	ldr	x0, [sp, #24]
  4038e8:	cmp	x0, #0x0
  4038ec:	b.eq	40390c <ferror@plt+0x11fc>  // b.none
  4038f0:	ldr	x0, [sp, #24]
  4038f4:	ldr	x0, [x0]
  4038f8:	cmp	x0, #0x0
  4038fc:	b.ne	40390c <ferror@plt+0x11fc>  // b.any
  403900:	ldr	x0, [sp, #24]
  403904:	ldr	x1, [sp, #40]
  403908:	str	x1, [x0]
  40390c:	ldr	x0, [sp, #40]
  403910:	ldp	x29, x30, [sp], #48
  403914:	ret
  403918:	stp	x29, x30, [sp, #-128]!
  40391c:	mov	x29, sp
  403920:	str	x0, [sp, #56]
  403924:	str	x1, [sp, #48]
  403928:	str	x2, [sp, #40]
  40392c:	str	x3, [sp, #32]
  403930:	str	x4, [sp, #24]
  403934:	str	xzr, [sp, #64]
  403938:	str	wzr, [sp, #120]
  40393c:	ldr	x0, [sp, #24]
  403940:	str	xzr, [x0]
  403944:	add	x0, sp, #0x58
  403948:	mov	x3, #0x0                   	// #0
  40394c:	mov	x2, x0
  403950:	adrp	x0, 407000 <ferror@plt+0x48f0>
  403954:	add	x1, x0, #0xf30
  403958:	ldr	x0, [sp, #40]
  40395c:	bl	402200 <blkid_probe_lookup_value@plt>
  403960:	cmp	w0, #0x0
  403964:	b.ne	4039c8 <ferror@plt+0x12b8>  // b.any
  403968:	add	x0, sp, #0x60
  40396c:	mov	x3, #0x0                   	// #0
  403970:	mov	x2, x0
  403974:	adrp	x0, 408000 <ferror@plt+0x58f0>
  403978:	add	x1, x0, #0x1b0
  40397c:	ldr	x0, [sp, #40]
  403980:	bl	402200 <blkid_probe_lookup_value@plt>
  403984:	str	w0, [sp, #124]
  403988:	ldr	w0, [sp, #124]
  40398c:	cmp	w0, #0x0
  403990:	b.ne	4039b4 <ferror@plt+0x12a4>  // b.any
  403994:	add	x0, sp, #0x50
  403998:	ldr	x3, [sp, #24]
  40399c:	mov	x2, x0
  4039a0:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4039a4:	add	x1, x0, #0x1c0
  4039a8:	ldr	x0, [sp, #40]
  4039ac:	bl	402200 <blkid_probe_lookup_value@plt>
  4039b0:	str	w0, [sp, #124]
  4039b4:	ldr	w0, [sp, #124]
  4039b8:	cmp	w0, #0x0
  4039bc:	b.eq	403a6c <ferror@plt+0x135c>  // b.none
  4039c0:	mov	x0, #0x0                   	// #0
  4039c4:	b	403cb0 <ferror@plt+0x15a0>
  4039c8:	add	x0, sp, #0x58
  4039cc:	mov	x3, #0x0                   	// #0
  4039d0:	mov	x2, x0
  4039d4:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4039d8:	add	x1, x0, #0x1c8
  4039dc:	ldr	x0, [sp, #40]
  4039e0:	bl	402200 <blkid_probe_lookup_value@plt>
  4039e4:	cmp	w0, #0x0
  4039e8:	b.ne	403a64 <ferror@plt+0x1354>  // b.any
  4039ec:	add	x0, sp, #0x60
  4039f0:	mov	x3, #0x0                   	// #0
  4039f4:	mov	x2, x0
  4039f8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4039fc:	add	x1, x0, #0x1d0
  403a00:	ldr	x0, [sp, #40]
  403a04:	bl	402200 <blkid_probe_lookup_value@plt>
  403a08:	str	w0, [sp, #124]
  403a0c:	ldr	w0, [sp, #124]
  403a10:	cmp	w0, #0x0
  403a14:	b.ne	403a38 <ferror@plt+0x1328>  // b.any
  403a18:	add	x0, sp, #0x50
  403a1c:	ldr	x3, [sp, #24]
  403a20:	mov	x2, x0
  403a24:	adrp	x0, 408000 <ferror@plt+0x58f0>
  403a28:	add	x1, x0, #0x1e0
  403a2c:	ldr	x0, [sp, #40]
  403a30:	bl	402200 <blkid_probe_lookup_value@plt>
  403a34:	str	w0, [sp, #124]
  403a38:	ldr	w0, [sp, #124]
  403a3c:	cmp	w0, #0x0
  403a40:	b.eq	403a4c <ferror@plt+0x133c>  // b.none
  403a44:	mov	x0, #0x0                   	// #0
  403a48:	b	403cb0 <ferror@plt+0x15a0>
  403a4c:	adrp	x0, 408000 <ferror@plt+0x58f0>
  403a50:	add	x0, x0, #0x1e8
  403a54:	str	x0, [sp, #64]
  403a58:	mov	w0, #0x1                   	// #1
  403a5c:	str	w0, [sp, #120]
  403a60:	b	403a6c <ferror@plt+0x135c>
  403a64:	mov	x0, #0x0                   	// #0
  403a68:	b	403cb0 <ferror@plt+0x15a0>
  403a6c:	ldr	x0, [sp, #96]
  403a70:	mov	w2, #0xa                   	// #10
  403a74:	mov	x1, #0x0                   	// #0
  403a78:	bl	4021e0 <strtoll@plt>
  403a7c:	mov	x1, x0
  403a80:	ldr	x0, [sp, #32]
  403a84:	str	x1, [x0]
  403a88:	ldr	x0, [sp, #56]
  403a8c:	ldr	x0, [x0, #8]
  403a90:	cmp	x0, #0x0
  403a94:	b.eq	403ac0 <ferror@plt+0x13b0>  // b.none
  403a98:	ldr	x2, [sp, #88]
  403a9c:	ldr	x0, [sp, #56]
  403aa0:	ldr	x0, [x0, #8]
  403aa4:	mov	x1, x0
  403aa8:	mov	x0, x2
  403aac:	bl	404fa0 <ferror@plt+0x2890>
  403ab0:	cmp	w0, #0x0
  403ab4:	b.ne	403ac0 <ferror@plt+0x13b0>  // b.any
  403ab8:	mov	x0, #0x0                   	// #0
  403abc:	b	403cb0 <ferror@plt+0x15a0>
  403ac0:	ldr	x0, [sp, #56]
  403ac4:	ldr	x0, [x0, #24]
  403ac8:	cmp	x0, #0x0
  403acc:	b.eq	403b40 <ferror@plt+0x1430>  // b.none
  403ad0:	str	xzr, [sp, #112]
  403ad4:	ldr	x0, [sp, #56]
  403ad8:	ldr	x0, [x0, #24]
  403adc:	str	x0, [sp, #112]
  403ae0:	b	403b08 <ferror@plt+0x13f8>
  403ae4:	ldr	x0, [sp, #112]
  403ae8:	ldr	x1, [x0]
  403aec:	ldr	x0, [sp, #32]
  403af0:	ldr	x0, [x0]
  403af4:	cmp	x1, x0
  403af8:	b.eq	403b18 <ferror@plt+0x1408>  // b.none
  403afc:	ldr	x0, [sp, #112]
  403b00:	ldr	x0, [x0, #56]
  403b04:	str	x0, [sp, #112]
  403b08:	ldr	x0, [sp, #112]
  403b0c:	cmp	x0, #0x0
  403b10:	b.ne	403ae4 <ferror@plt+0x13d4>  // b.any
  403b14:	b	403b1c <ferror@plt+0x140c>
  403b18:	nop
  403b1c:	ldr	x0, [sp, #112]
  403b20:	cmp	x0, #0x0
  403b24:	b.ne	403b30 <ferror@plt+0x1420>  // b.any
  403b28:	mov	x0, #0x0                   	// #0
  403b2c:	b	403cb0 <ferror@plt+0x15a0>
  403b30:	ldr	x0, [sp, #112]
  403b34:	ldrb	w1, [x0, #64]
  403b38:	orr	w1, w1, #0x1
  403b3c:	strb	w1, [x0, #64]
  403b40:	ldr	x0, [sp, #32]
  403b44:	ldr	x0, [x0]
  403b48:	mov	x1, x0
  403b4c:	ldr	x0, [sp, #48]
  403b50:	bl	40383c <ferror@plt+0x112c>
  403b54:	str	x0, [sp, #104]
  403b58:	ldr	x0, [sp, #104]
  403b5c:	cmp	x0, #0x0
  403b60:	b.ne	403b6c <ferror@plt+0x145c>  // b.any
  403b64:	mov	x0, #0x0                   	// #0
  403b68:	b	403cb0 <ferror@plt+0x15a0>
  403b6c:	ldr	x0, [sp, #64]
  403b70:	cmp	x0, #0x0
  403b74:	b.ne	403b9c <ferror@plt+0x148c>  // b.any
  403b78:	add	x0, sp, #0x40
  403b7c:	mov	x3, #0x0                   	// #0
  403b80:	mov	x2, x0
  403b84:	adrp	x0, 407000 <ferror@plt+0x48f0>
  403b88:	add	x1, x0, #0xf68
  403b8c:	ldr	x0, [sp, #40]
  403b90:	bl	402200 <blkid_probe_lookup_value@plt>
  403b94:	cmp	w0, #0x0
  403b98:	b.ne	403bb0 <ferror@plt+0x14a0>  // b.any
  403b9c:	ldr	x0, [sp, #64]
  403ba0:	bl	402a4c <ferror@plt+0x33c>
  403ba4:	mov	x1, x0
  403ba8:	ldr	x0, [sp, #104]
  403bac:	str	x1, [x0, #24]
  403bb0:	ldr	x0, [sp, #88]
  403bb4:	bl	402a4c <ferror@plt+0x33c>
  403bb8:	mov	x1, x0
  403bbc:	ldr	x0, [sp, #104]
  403bc0:	str	x1, [x0, #32]
  403bc4:	ldr	x0, [sp, #104]
  403bc8:	ldrb	w1, [x0, #64]
  403bcc:	orr	w1, w1, #0x1
  403bd0:	strb	w1, [x0, #64]
  403bd4:	ldr	w0, [sp, #120]
  403bd8:	cmp	w0, #0x0
  403bdc:	cset	w0, ne  // ne = any
  403be0:	and	w2, w0, #0xff
  403be4:	ldr	x1, [sp, #104]
  403be8:	ldrb	w0, [x1, #64]
  403bec:	bfi	w0, w2, #1, #1
  403bf0:	strb	w0, [x1, #64]
  403bf4:	ldr	x0, [sp, #24]
  403bf8:	ldr	x0, [x0]
  403bfc:	bl	402998 <ferror@plt+0x288>
  403c00:	mov	x1, x0
  403c04:	ldr	x0, [sp, #104]
  403c08:	str	x1, [x0, #16]
  403c0c:	ldr	x0, [sp, #104]
  403c10:	ldr	x3, [x0, #16]
  403c14:	ldr	x1, [sp, #80]
  403c18:	ldr	x0, [sp, #24]
  403c1c:	ldr	x0, [x0]
  403c20:	mov	x2, x0
  403c24:	mov	x0, x3
  403c28:	bl	402120 <memcpy@plt>
  403c2c:	ldr	x0, [sp, #24]
  403c30:	ldr	x1, [x0]
  403c34:	ldr	x0, [sp, #104]
  403c38:	str	x1, [x0, #8]
  403c3c:	add	x0, sp, #0x48
  403c40:	mov	x3, #0x0                   	// #0
  403c44:	mov	x2, x0
  403c48:	adrp	x0, 407000 <ferror@plt+0x48f0>
  403c4c:	add	x1, x0, #0xef0
  403c50:	ldr	x0, [sp, #40]
  403c54:	bl	402200 <blkid_probe_lookup_value@plt>
  403c58:	cmp	w0, #0x0
  403c5c:	b.ne	403c74 <ferror@plt+0x1564>  // b.any
  403c60:	ldr	x0, [sp, #72]
  403c64:	bl	402a4c <ferror@plt+0x33c>
  403c68:	mov	x1, x0
  403c6c:	ldr	x0, [sp, #104]
  403c70:	str	x1, [x0, #40]
  403c74:	add	x0, sp, #0x48
  403c78:	mov	x3, #0x0                   	// #0
  403c7c:	mov	x2, x0
  403c80:	adrp	x0, 407000 <ferror@plt+0x48f0>
  403c84:	add	x1, x0, #0xec8
  403c88:	ldr	x0, [sp, #40]
  403c8c:	bl	402200 <blkid_probe_lookup_value@plt>
  403c90:	cmp	w0, #0x0
  403c94:	b.ne	403cac <ferror@plt+0x159c>  // b.any
  403c98:	ldr	x0, [sp, #72]
  403c9c:	bl	402a4c <ferror@plt+0x33c>
  403ca0:	mov	x1, x0
  403ca4:	ldr	x0, [sp, #104]
  403ca8:	str	x1, [x0, #48]
  403cac:	ldr	x0, [sp, #104]
  403cb0:	ldp	x29, x30, [sp], #128
  403cb4:	ret
  403cb8:	stp	x29, x30, [sp, #-48]!
  403cbc:	mov	x29, sp
  403cc0:	str	x0, [sp, #24]
  403cc4:	str	w1, [sp, #20]
  403cc8:	str	xzr, [sp, #40]
  403ccc:	ldr	x0, [sp, #24]
  403cd0:	cmp	x0, #0x0
  403cd4:	b.ne	403ce0 <ferror@plt+0x15d0>  // b.any
  403cd8:	mov	x0, #0x0                   	// #0
  403cdc:	b	403dcc <ferror@plt+0x16bc>
  403ce0:	ldr	w0, [sp, #20]
  403ce4:	cmp	w0, #0x0
  403ce8:	b.eq	403d4c <ferror@plt+0x163c>  // b.none
  403cec:	ldr	w0, [sp, #20]
  403cf0:	orr	w0, w0, #0x800
  403cf4:	mov	w1, w0
  403cf8:	ldr	x0, [sp, #24]
  403cfc:	bl	402340 <open@plt>
  403d00:	str	w0, [sp, #36]
  403d04:	ldr	w0, [sp, #36]
  403d08:	cmp	w0, #0x0
  403d0c:	b.lt	403d9c <ferror@plt+0x168c>  // b.tstop
  403d10:	bl	402500 <blkid_new_probe@plt>
  403d14:	str	x0, [sp, #40]
  403d18:	ldr	x0, [sp, #40]
  403d1c:	cmp	x0, #0x0
  403d20:	b.eq	403d40 <ferror@plt+0x1630>  // b.none
  403d24:	mov	x3, #0x0                   	// #0
  403d28:	mov	x2, #0x0                   	// #0
  403d2c:	ldr	w1, [sp, #36]
  403d30:	ldr	x0, [sp, #40]
  403d34:	bl	402310 <blkid_probe_set_device@plt>
  403d38:	cmp	w0, #0x0
  403d3c:	b.eq	403d58 <ferror@plt+0x1648>  // b.none
  403d40:	ldr	w0, [sp, #36]
  403d44:	bl	402410 <close@plt>
  403d48:	b	403da8 <ferror@plt+0x1698>
  403d4c:	ldr	x0, [sp, #24]
  403d50:	bl	402250 <blkid_new_probe_from_filename@plt>
  403d54:	str	x0, [sp, #40]
  403d58:	ldr	x0, [sp, #40]
  403d5c:	cmp	x0, #0x0
  403d60:	b.eq	403da4 <ferror@plt+0x1694>  // b.none
  403d64:	mov	w1, #0x1                   	// #1
  403d68:	ldr	x0, [sp, #40]
  403d6c:	bl	402270 <blkid_probe_enable_superblocks@plt>
  403d70:	mov	w1, #0x6aa                 	// #1706
  403d74:	ldr	x0, [sp, #40]
  403d78:	bl	4023b0 <blkid_probe_set_superblocks_flags@plt>
  403d7c:	mov	w1, #0x1                   	// #1
  403d80:	ldr	x0, [sp, #40]
  403d84:	bl	4022c0 <blkid_probe_enable_partitions@plt>
  403d88:	mov	w1, #0xa                   	// #10
  403d8c:	ldr	x0, [sp, #40]
  403d90:	bl	4024d0 <blkid_probe_set_partitions_flags@plt>
  403d94:	ldr	x0, [sp, #40]
  403d98:	b	403dcc <ferror@plt+0x16bc>
  403d9c:	nop
  403da0:	b	403da8 <ferror@plt+0x1698>
  403da4:	nop
  403da8:	ldr	x0, [sp, #40]
  403dac:	bl	4025b0 <blkid_free_probe@plt>
  403db0:	adrp	x0, 408000 <ferror@plt+0x58f0>
  403db4:	add	x0, x0, #0x1f8
  403db8:	bl	4026a0 <gettext@plt>
  403dbc:	ldr	x2, [sp, #24]
  403dc0:	mov	x1, x0
  403dc4:	mov	w0, #0x1                   	// #1
  403dc8:	bl	4026d0 <err@plt>
  403dcc:	ldp	x29, x30, [sp], #48
  403dd0:	ret
  403dd4:	stp	x29, x30, [sp, #-64]!
  403dd8:	mov	x29, sp
  403ddc:	str	x0, [sp, #24]
  403de0:	ldr	x0, [sp, #24]
  403de4:	ldr	x0, [x0]
  403de8:	mov	w1, #0x0                   	// #0
  403dec:	bl	403cb8 <ferror@plt+0x15a8>
  403df0:	str	x0, [sp, #56]
  403df4:	str	xzr, [sp, #48]
  403df8:	ldr	x0, [sp, #56]
  403dfc:	cmp	x0, #0x0
  403e00:	b.ne	403e64 <ferror@plt+0x1754>  // b.any
  403e04:	mov	x0, #0x0                   	// #0
  403e08:	b	403e80 <ferror@plt+0x1770>
  403e0c:	str	xzr, [sp, #40]
  403e10:	str	xzr, [sp, #32]
  403e14:	add	x2, sp, #0x28
  403e18:	add	x1, sp, #0x20
  403e1c:	add	x0, sp, #0x30
  403e20:	mov	x4, x2
  403e24:	mov	x3, x1
  403e28:	ldr	x2, [sp, #56]
  403e2c:	mov	x1, x0
  403e30:	ldr	x0, [sp, #24]
  403e34:	bl	403918 <ferror@plt+0x1208>
  403e38:	ldr	x0, [sp, #40]
  403e3c:	cmp	x0, #0x0
  403e40:	b.eq	403e64 <ferror@plt+0x1754>  // b.none
  403e44:	ldr	x0, [sp, #32]
  403e48:	mov	x1, x0
  403e4c:	ldr	x0, [sp, #40]
  403e50:	mov	x2, x0
  403e54:	ldr	x0, [sp, #56]
  403e58:	bl	4025d0 <blkid_probe_hide_range@plt>
  403e5c:	ldr	x0, [sp, #56]
  403e60:	bl	4022d0 <blkid_probe_step_back@plt>
  403e64:	ldr	x0, [sp, #56]
  403e68:	bl	4021d0 <blkid_do_probe@plt>
  403e6c:	cmp	w0, #0x0
  403e70:	b.eq	403e0c <ferror@plt+0x16fc>  // b.none
  403e74:	ldr	x0, [sp, #56]
  403e78:	bl	4025b0 <blkid_free_probe@plt>
  403e7c:	ldr	x0, [sp, #48]
  403e80:	ldp	x29, x30, [sp], #64
  403e84:	ret
  403e88:	stp	x29, x30, [sp, #-48]!
  403e8c:	mov	x29, sp
  403e90:	str	x0, [sp, #24]
  403e94:	b	403ef0 <ferror@plt+0x17e0>
  403e98:	ldr	x0, [sp, #24]
  403e9c:	ldr	x0, [x0, #56]
  403ea0:	str	x0, [sp, #40]
  403ea4:	ldr	x0, [sp, #24]
  403ea8:	ldr	x0, [x0, #24]
  403eac:	bl	402520 <free@plt>
  403eb0:	ldr	x0, [sp, #24]
  403eb4:	ldr	x0, [x0, #32]
  403eb8:	bl	402520 <free@plt>
  403ebc:	ldr	x0, [sp, #24]
  403ec0:	ldr	x0, [x0, #16]
  403ec4:	bl	402520 <free@plt>
  403ec8:	ldr	x0, [sp, #24]
  403ecc:	ldr	x0, [x0, #40]
  403ed0:	bl	402520 <free@plt>
  403ed4:	ldr	x0, [sp, #24]
  403ed8:	ldr	x0, [x0, #48]
  403edc:	bl	402520 <free@plt>
  403ee0:	ldr	x0, [sp, #24]
  403ee4:	bl	402520 <free@plt>
  403ee8:	ldr	x0, [sp, #40]
  403eec:	str	x0, [sp, #24]
  403ef0:	ldr	x0, [sp, #24]
  403ef4:	cmp	x0, #0x0
  403ef8:	b.ne	403e98 <ferror@plt+0x1788>  // b.any
  403efc:	nop
  403f00:	nop
  403f04:	ldp	x29, x30, [sp], #48
  403f08:	ret
  403f0c:	stp	x29, x30, [sp, #-64]!
  403f10:	mov	x29, sp
  403f14:	str	x0, [sp, #40]
  403f18:	str	x1, [sp, #32]
  403f1c:	str	x2, [sp, #24]
  403f20:	ldr	x0, [sp, #40]
  403f24:	ldrb	w0, [x0, #56]
  403f28:	ubfx	x0, x0, #0, #1
  403f2c:	and	w0, w0, #0xff
  403f30:	mov	w1, w0
  403f34:	ldr	x0, [sp, #32]
  403f38:	bl	402700 <blkid_do_wipe@plt>
  403f3c:	cmp	w0, #0x0
  403f40:	b.eq	403f84 <ferror@plt+0x1874>  // b.none
  403f44:	adrp	x0, 408000 <ferror@plt+0x58f0>
  403f48:	add	x0, x0, #0x228
  403f4c:	bl	4026a0 <gettext@plt>
  403f50:	mov	x5, x0
  403f54:	ldr	x0, [sp, #40]
  403f58:	ldr	x1, [x0]
  403f5c:	ldr	x0, [sp, #24]
  403f60:	ldr	x2, [x0, #32]
  403f64:	ldr	x0, [sp, #24]
  403f68:	ldr	x0, [x0]
  403f6c:	mov	x4, x0
  403f70:	mov	x3, x2
  403f74:	mov	x2, x1
  403f78:	mov	x1, x5
  403f7c:	mov	w0, #0x1                   	// #1
  403f80:	bl	4026d0 <err@plt>
  403f84:	ldr	x0, [sp, #40]
  403f88:	ldrb	w0, [x0, #56]
  403f8c:	and	w0, w0, #0x4
  403f90:	and	w0, w0, #0xff
  403f94:	cmp	w0, #0x0
  403f98:	b.ne	404074 <ferror@plt+0x1964>  // b.any
  403f9c:	ldr	x0, [sp, #24]
  403fa0:	ldr	x0, [x0, #8]
  403fa4:	mov	x2, x0
  403fa8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  403fac:	add	x1, x0, #0x260
  403fb0:	adrp	x0, 408000 <ferror@plt+0x58f0>
  403fb4:	add	x0, x0, #0x298
  403fb8:	bl	402140 <ngettext@plt>
  403fbc:	mov	x5, x0
  403fc0:	ldr	x0, [sp, #40]
  403fc4:	ldr	x1, [x0]
  403fc8:	ldr	x0, [sp, #24]
  403fcc:	ldr	x2, [x0, #8]
  403fd0:	ldr	x0, [sp, #24]
  403fd4:	ldr	x3, [x0]
  403fd8:	ldr	x0, [sp, #24]
  403fdc:	ldr	x0, [x0, #32]
  403fe0:	mov	x4, x0
  403fe4:	mov	x0, x5
  403fe8:	bl	402640 <printf@plt>
  403fec:	str	xzr, [sp, #56]
  403ff0:	b	404054 <ferror@plt+0x1944>
  403ff4:	ldr	x0, [sp, #24]
  403ff8:	ldr	x1, [x0, #16]
  403ffc:	ldr	x0, [sp, #56]
  404000:	add	x0, x1, x0
  404004:	ldrb	w0, [x0]
  404008:	mov	w1, w0
  40400c:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404010:	add	x0, x0, #0x2d0
  404014:	bl	402640 <printf@plt>
  404018:	ldr	x0, [sp, #56]
  40401c:	add	x1, x0, #0x1
  404020:	ldr	x0, [sp, #24]
  404024:	ldr	x0, [x0, #8]
  404028:	cmp	x1, x0
  40402c:	b.cs	404048 <ferror@plt+0x1938>  // b.hs, b.nlast
  404030:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404034:	add	x0, x0, #0x340
  404038:	ldr	x0, [x0]
  40403c:	mov	x1, x0
  404040:	mov	w0, #0x20                  	// #32
  404044:	bl	402290 <fputc@plt>
  404048:	ldr	x0, [sp, #56]
  40404c:	add	x0, x0, #0x1
  404050:	str	x0, [sp, #56]
  404054:	ldr	x0, [sp, #24]
  404058:	ldr	x0, [x0, #8]
  40405c:	ldr	x1, [sp, #56]
  404060:	cmp	x1, x0
  404064:	b.cc	403ff4 <ferror@plt+0x18e4>  // b.lo, b.ul, b.last
  404068:	mov	w0, #0xa                   	// #10
  40406c:	bl	402680 <putchar@plt>
  404070:	b	404078 <ferror@plt+0x1968>
  404074:	nop
  404078:	ldp	x29, x30, [sp], #64
  40407c:	ret
  404080:	stp	x29, x30, [sp, #-48]!
  404084:	mov	x29, sp
  404088:	str	x0, [sp, #24]
  40408c:	str	x1, [sp, #16]
  404090:	str	xzr, [sp, #32]
  404094:	ldr	x0, [sp, #24]
  404098:	ldr	x0, [x0]
  40409c:	add	x4, sp, #0x20
  4040a0:	mov	x3, x0
  4040a4:	ldr	x2, [sp, #16]
  4040a8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4040ac:	add	x1, x0, #0x2d8
  4040b0:	mov	x0, x4
  4040b4:	bl	402ab8 <ferror@plt+0x3a8>
  4040b8:	ldr	x0, [sp, #32]
  4040bc:	mov	w2, #0x180                 	// #384
  4040c0:	mov	w1, #0x41                  	// #65
  4040c4:	bl	402340 <open@plt>
  4040c8:	str	w0, [sp, #44]
  4040cc:	ldr	w0, [sp, #44]
  4040d0:	cmp	w0, #0x0
  4040d4:	b.lt	404110 <ferror@plt+0x1a00>  // b.tstop
  4040d8:	ldr	x0, [sp, #24]
  4040dc:	ldr	x1, [x0, #16]
  4040e0:	ldr	x0, [sp, #24]
  4040e4:	ldr	x0, [x0, #8]
  4040e8:	mov	x2, x0
  4040ec:	ldr	w0, [sp, #44]
  4040f0:	bl	402b80 <ferror@plt+0x470>
  4040f4:	cmp	w0, #0x0
  4040f8:	b.ne	404118 <ferror@plt+0x1a08>  // b.any
  4040fc:	ldr	w0, [sp, #44]
  404100:	bl	402410 <close@plt>
  404104:	ldr	x0, [sp, #32]
  404108:	bl	402520 <free@plt>
  40410c:	b	40413c <ferror@plt+0x1a2c>
  404110:	nop
  404114:	b	40411c <ferror@plt+0x1a0c>
  404118:	nop
  40411c:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404120:	add	x0, x0, #0x2e8
  404124:	bl	4026a0 <gettext@plt>
  404128:	mov	x1, x0
  40412c:	ldr	x0, [sp, #32]
  404130:	mov	x2, x0
  404134:	mov	w0, #0x1                   	// #1
  404138:	bl	4026d0 <err@plt>
  40413c:	ldp	x29, x30, [sp], #48
  404140:	ret
  404144:	stp	x29, x30, [sp, #-176]!
  404148:	mov	x29, sp
  40414c:	str	w0, [sp, #28]
  404150:	str	x1, [sp, #16]
  404154:	str	wzr, [sp, #172]
  404158:	add	x0, sp, #0x28
  40415c:	mov	x1, x0
  404160:	ldr	w0, [sp, #28]
  404164:	bl	407d90 <ferror@plt+0x5680>
  404168:	cmp	w0, #0x0
  40416c:	b.ne	4041e0 <ferror@plt+0x1ad0>  // b.any
  404170:	ldr	w0, [sp, #56]
  404174:	and	w0, w0, #0xf000
  404178:	cmp	w0, #0x6, lsl #12
  40417c:	b.ne	4041e0 <ferror@plt+0x1ad0>  // b.any
  404180:	mov	w0, #0x61a8                	// #25000
  404184:	bl	4028e8 <ferror@plt+0x1d8>
  404188:	bl	402660 <__errno_location@plt>
  40418c:	str	wzr, [x0]
  404190:	mov	x1, #0x125f                	// #4703
  404194:	ldr	w0, [sp, #28]
  404198:	bl	4026e0 <ioctl@plt>
  40419c:	bl	402660 <__errno_location@plt>
  4041a0:	ldr	w0, [x0]
  4041a4:	cmp	w0, #0x10
  4041a8:	b.ne	4041c4 <ferror@plt+0x1ab4>  // b.any
  4041ac:	ldr	w0, [sp, #172]
  4041b0:	add	w1, w0, #0x1
  4041b4:	str	w1, [sp, #172]
  4041b8:	cmp	w0, #0x3
  4041bc:	b.le	404180 <ferror@plt+0x1a70>
  4041c0:	b	4041c8 <ferror@plt+0x1ab8>
  4041c4:	nop
  4041c8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4041cc:	add	x0, x0, #0x310
  4041d0:	bl	4026a0 <gettext@plt>
  4041d4:	ldr	x1, [sp, #16]
  4041d8:	bl	402640 <printf@plt>
  4041dc:	b	4041e4 <ferror@plt+0x1ad4>
  4041e0:	nop
  4041e4:	ldp	x29, x30, [sp], #176
  4041e8:	ret
  4041ec:	stp	x29, x30, [sp, #-128]!
  4041f0:	mov	x29, sp
  4041f4:	str	x0, [sp, #24]
  4041f8:	mov	w0, #0x2                   	// #2
  4041fc:	str	w0, [sp, #124]
  404200:	str	wzr, [sp, #120]
  404204:	str	wzr, [sp, #116]
  404208:	str	xzr, [sp, #56]
  40420c:	ldr	x0, [sp, #24]
  404210:	ldrb	w0, [x0, #56]
  404214:	and	w0, w0, #0x10
  404218:	and	w0, w0, #0xff
  40421c:	cmp	w0, #0x0
  404220:	b.ne	404230 <ferror@plt+0x1b20>  // b.any
  404224:	ldr	w0, [sp, #124]
  404228:	orr	w0, w0, #0x80
  40422c:	str	w0, [sp, #124]
  404230:	ldr	x0, [sp, #24]
  404234:	ldr	x0, [x0]
  404238:	ldr	w1, [sp, #124]
  40423c:	bl	403cb8 <ferror@plt+0x15a8>
  404240:	str	x0, [sp, #88]
  404244:	ldr	x0, [sp, #88]
  404248:	cmp	x0, #0x0
  40424c:	b.ne	404260 <ferror@plt+0x1b50>  // b.any
  404250:	bl	402660 <__errno_location@plt>
  404254:	ldr	w0, [x0]
  404258:	neg	w0, w0
  40425c:	b	4045c4 <ferror@plt+0x1eb4>
  404260:	ldr	x0, [sp, #24]
  404264:	ldrb	w0, [x0, #56]
  404268:	and	w0, w0, #0x8
  40426c:	and	w0, w0, #0xff
  404270:	cmp	w0, #0x0
  404274:	b.eq	40443c <ferror@plt+0x1d2c>  // b.none
  404278:	adrp	x0, 408000 <ferror@plt+0x58f0>
  40427c:	add	x0, x0, #0x348
  404280:	bl	402670 <getenv@plt>
  404284:	str	x0, [sp, #80]
  404288:	ldr	x0, [sp, #24]
  40428c:	ldr	x0, [x0]
  404290:	bl	402a4c <ferror@plt+0x33c>
  404294:	str	x0, [sp, #72]
  404298:	ldr	x0, [sp, #80]
  40429c:	cmp	x0, #0x0
  4042a0:	b.ne	4042bc <ferror@plt+0x1bac>  // b.any
  4042a4:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4042a8:	add	x0, x0, #0x350
  4042ac:	bl	4026a0 <gettext@plt>
  4042b0:	mov	x1, x0
  4042b4:	mov	w0, #0x1                   	// #1
  4042b8:	bl	402620 <errx@plt>
  4042bc:	ldr	x0, [sp, #72]
  4042c0:	bl	4023d0 <__xpg_basename@plt>
  4042c4:	add	x4, sp, #0x38
  4042c8:	mov	x3, x0
  4042cc:	ldr	x2, [sp, #80]
  4042d0:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4042d4:	add	x1, x0, #0x388
  4042d8:	mov	x0, x4
  4042dc:	bl	402ab8 <ferror@plt+0x3a8>
  4042e0:	ldr	x0, [sp, #72]
  4042e4:	bl	402520 <free@plt>
  4042e8:	b	40443c <ferror@plt+0x1d2c>
  4042ec:	str	wzr, [sp, #100]
  4042f0:	str	xzr, [sp, #48]
  4042f4:	str	xzr, [sp, #40]
  4042f8:	add	x1, sp, #0x30
  4042fc:	add	x0, sp, #0x28
  404300:	mov	x4, x1
  404304:	mov	x3, x0
  404308:	ldr	x2, [sp, #88]
  40430c:	mov	x1, #0x0                   	// #0
  404310:	ldr	x0, [sp, #24]
  404314:	bl	403918 <ferror@plt+0x1208>
  404318:	str	x0, [sp, #64]
  40431c:	ldr	x0, [sp, #64]
  404320:	cmp	x0, #0x0
  404324:	b.eq	4043f8 <ferror@plt+0x1ce8>  // b.none
  404328:	ldr	x0, [sp, #24]
  40432c:	ldrb	w0, [x0, #56]
  404330:	and	w0, w0, #0x10
  404334:	and	w0, w0, #0xff
  404338:	cmp	w0, #0x0
  40433c:	b.ne	4043a0 <ferror@plt+0x1c90>  // b.any
  404340:	ldr	x0, [sp, #64]
  404344:	ldrb	w0, [x0, #64]
  404348:	and	w0, w0, #0x2
  40434c:	and	w0, w0, #0xff
  404350:	cmp	w0, #0x0
  404354:	b.eq	4043a0 <ferror@plt+0x1c90>  // b.none
  404358:	ldr	x0, [sp, #88]
  40435c:	bl	4023a0 <blkid_probe_is_wholedisk@plt>
  404360:	cmp	w0, #0x0
  404364:	b.ne	4043a0 <ferror@plt+0x1c90>  // b.any
  404368:	adrp	x0, 408000 <ferror@plt+0x58f0>
  40436c:	add	x0, x0, #0x398
  404370:	bl	4026a0 <gettext@plt>
  404374:	mov	x3, x0
  404378:	ldr	x0, [sp, #24]
  40437c:	ldr	x1, [x0]
  404380:	ldr	x0, [sp, #64]
  404384:	ldr	x0, [x0, #32]
  404388:	mov	x2, x0
  40438c:	mov	x0, x3
  404390:	bl	4025f0 <warnx@plt>
  404394:	mov	w0, #0x1                   	// #1
  404398:	str	w0, [sp, #116]
  40439c:	b	4043fc <ferror@plt+0x1cec>
  4043a0:	ldr	x0, [sp, #56]
  4043a4:	cmp	x0, #0x0
  4043a8:	b.eq	4043bc <ferror@plt+0x1cac>  // b.none
  4043ac:	ldr	x0, [sp, #56]
  4043b0:	mov	x1, x0
  4043b4:	ldr	x0, [sp, #64]
  4043b8:	bl	404080 <ferror@plt+0x1970>
  4043bc:	ldr	x2, [sp, #64]
  4043c0:	ldr	x1, [sp, #88]
  4043c4:	ldr	x0, [sp, #24]
  4043c8:	bl	403f0c <ferror@plt+0x17fc>
  4043cc:	ldr	x0, [sp, #64]
  4043d0:	ldrb	w0, [x0, #64]
  4043d4:	and	w0, w0, #0x2
  4043d8:	and	w0, w0, #0xff
  4043dc:	cmp	w0, #0x0
  4043e0:	b.eq	4043ec <ferror@plt+0x1cdc>  // b.none
  4043e4:	mov	w0, #0x1                   	// #1
  4043e8:	str	w0, [sp, #120]
  4043ec:	mov	w0, #0x1                   	// #1
  4043f0:	str	w0, [sp, #100]
  4043f4:	b	4043fc <ferror@plt+0x1cec>
  4043f8:	nop
  4043fc:	ldr	w0, [sp, #100]
  404400:	cmp	w0, #0x0
  404404:	b.ne	404434 <ferror@plt+0x1d24>  // b.any
  404408:	ldr	x0, [sp, #48]
  40440c:	cmp	x0, #0x0
  404410:	b.eq	404434 <ferror@plt+0x1d24>  // b.none
  404414:	ldr	x0, [sp, #40]
  404418:	mov	x1, x0
  40441c:	ldr	x0, [sp, #48]
  404420:	mov	x2, x0
  404424:	ldr	x0, [sp, #88]
  404428:	bl	4025d0 <blkid_probe_hide_range@plt>
  40442c:	ldr	x0, [sp, #88]
  404430:	bl	4022d0 <blkid_probe_step_back@plt>
  404434:	ldr	x0, [sp, #64]
  404438:	bl	403e88 <ferror@plt+0x1778>
  40443c:	ldr	x0, [sp, #88]
  404440:	bl	4021d0 <blkid_do_probe@plt>
  404444:	cmp	w0, #0x0
  404448:	b.eq	4042ec <ferror@plt+0x1bdc>  // b.none
  40444c:	ldr	x0, [sp, #24]
  404450:	ldr	x0, [x0, #24]
  404454:	str	x0, [sp, #104]
  404458:	b	4044c4 <ferror@plt+0x1db4>
  40445c:	ldr	x0, [sp, #104]
  404460:	ldrb	w0, [x0, #64]
  404464:	and	w0, w0, #0x1
  404468:	and	w0, w0, #0xff
  40446c:	cmp	w0, #0x0
  404470:	b.ne	4044b8 <ferror@plt+0x1da8>  // b.any
  404474:	ldr	x0, [sp, #24]
  404478:	ldrb	w0, [x0, #56]
  40447c:	and	w0, w0, #0x4
  404480:	and	w0, w0, #0xff
  404484:	cmp	w0, #0x0
  404488:	b.ne	4044b8 <ferror@plt+0x1da8>  // b.any
  40448c:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404490:	add	x0, x0, #0x3e0
  404494:	bl	4026a0 <gettext@plt>
  404498:	mov	x3, x0
  40449c:	ldr	x0, [sp, #24]
  4044a0:	ldr	x1, [x0]
  4044a4:	ldr	x0, [sp, #104]
  4044a8:	ldr	x0, [x0]
  4044ac:	mov	x2, x0
  4044b0:	mov	x0, x3
  4044b4:	bl	4025f0 <warnx@plt>
  4044b8:	ldr	x0, [sp, #104]
  4044bc:	ldr	x0, [x0, #56]
  4044c0:	str	x0, [sp, #104]
  4044c4:	ldr	x0, [sp, #104]
  4044c8:	cmp	x0, #0x0
  4044cc:	b.ne	40445c <ferror@plt+0x1d4c>  // b.any
  4044d0:	ldr	w0, [sp, #116]
  4044d4:	cmp	w0, #0x0
  4044d8:	b.eq	4044ec <ferror@plt+0x1ddc>  // b.none
  4044dc:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4044e0:	add	x0, x0, #0x400
  4044e4:	bl	4026a0 <gettext@plt>
  4044e8:	bl	4025f0 <warnx@plt>
  4044ec:	ldr	x0, [sp, #88]
  4044f0:	bl	402690 <blkid_probe_get_fd@plt>
  4044f4:	bl	402320 <fsync@plt>
  4044f8:	ldr	w0, [sp, #120]
  4044fc:	cmp	w0, #0x0
  404500:	b.eq	4045a4 <ferror@plt+0x1e94>  // b.none
  404504:	ldr	w0, [sp, #124]
  404508:	and	w0, w0, #0x80
  40450c:	cmp	w0, #0x0
  404510:	b.eq	4045a4 <ferror@plt+0x1e94>  // b.none
  404514:	ldr	x0, [sp, #24]
  404518:	ldr	x0, [x0, #32]
  40451c:	cmp	x0, #0x1
  404520:	b.ls	404584 <ferror@plt+0x1e74>  // b.plast
  404524:	ldr	x0, [sp, #24]
  404528:	ldr	x0, [x0, #40]
  40452c:	cmp	x0, #0x0
  404530:	b.ne	404550 <ferror@plt+0x1e40>  // b.any
  404534:	ldr	x0, [sp, #24]
  404538:	ldr	x0, [x0, #32]
  40453c:	mov	x1, #0x8                   	// #8
  404540:	bl	4029e8 <ferror@plt+0x2d8>
  404544:	mov	x1, x0
  404548:	ldr	x0, [sp, #24]
  40454c:	str	x1, [x0, #40]
  404550:	ldr	x0, [sp, #24]
  404554:	ldr	x1, [x0, #40]
  404558:	ldr	x0, [sp, #24]
  40455c:	ldr	x0, [x0, #48]
  404560:	add	x3, x0, #0x1
  404564:	ldr	x2, [sp, #24]
  404568:	str	x3, [x2, #48]
  40456c:	lsl	x0, x0, #3
  404570:	add	x0, x1, x0
  404574:	ldr	x1, [sp, #24]
  404578:	ldr	x1, [x1]
  40457c:	str	x1, [x0]
  404580:	b	4045a4 <ferror@plt+0x1e94>
  404584:	ldr	x0, [sp, #88]
  404588:	bl	402690 <blkid_probe_get_fd@plt>
  40458c:	mov	w2, w0
  404590:	ldr	x0, [sp, #24]
  404594:	ldr	x0, [x0]
  404598:	mov	x1, x0
  40459c:	mov	w0, w2
  4045a0:	bl	404144 <ferror@plt+0x1a34>
  4045a4:	ldr	x0, [sp, #88]
  4045a8:	bl	402690 <blkid_probe_get_fd@plt>
  4045ac:	bl	402410 <close@plt>
  4045b0:	ldr	x0, [sp, #88]
  4045b4:	bl	4025b0 <blkid_free_probe@plt>
  4045b8:	ldr	x0, [sp, #56]
  4045bc:	bl	402520 <free@plt>
  4045c0:	mov	w0, #0x0                   	// #0
  4045c4:	ldp	x29, x30, [sp], #128
  4045c8:	ret
  4045cc:	stp	x29, x30, [sp, #-48]!
  4045d0:	mov	x29, sp
  4045d4:	stp	x19, x20, [sp, #16]
  4045d8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4045dc:	add	x0, x0, #0x428
  4045e0:	bl	4026a0 <gettext@plt>
  4045e4:	mov	x2, x0
  4045e8:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  4045ec:	add	x0, x0, #0x340
  4045f0:	ldr	x0, [x0]
  4045f4:	mov	x1, x0
  4045f8:	mov	x0, x2
  4045fc:	bl	402180 <fputs@plt>
  404600:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404604:	add	x0, x0, #0x438
  404608:	bl	4026a0 <gettext@plt>
  40460c:	mov	x2, x0
  404610:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404614:	add	x0, x0, #0x348
  404618:	ldr	x0, [x0]
  40461c:	mov	x1, x0
  404620:	mov	x0, x2
  404624:	bl	402640 <printf@plt>
  404628:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  40462c:	add	x0, x0, #0x340
  404630:	ldr	x0, [x0]
  404634:	mov	x1, x0
  404638:	mov	w0, #0xa                   	// #10
  40463c:	bl	402290 <fputc@plt>
  404640:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404644:	add	x0, x0, #0x450
  404648:	bl	4026a0 <gettext@plt>
  40464c:	bl	402470 <puts@plt>
  404650:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404654:	add	x0, x0, #0x470
  404658:	bl	4026a0 <gettext@plt>
  40465c:	mov	x2, x0
  404660:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404664:	add	x0, x0, #0x340
  404668:	ldr	x0, [x0]
  40466c:	mov	x1, x0
  404670:	mov	x0, x2
  404674:	bl	402180 <fputs@plt>
  404678:	adrp	x0, 408000 <ferror@plt+0x58f0>
  40467c:	add	x0, x0, #0x480
  404680:	bl	4026a0 <gettext@plt>
  404684:	bl	402470 <puts@plt>
  404688:	adrp	x0, 408000 <ferror@plt+0x58f0>
  40468c:	add	x0, x0, #0x4c0
  404690:	bl	4026a0 <gettext@plt>
  404694:	bl	402470 <puts@plt>
  404698:	adrp	x0, 408000 <ferror@plt+0x58f0>
  40469c:	add	x0, x0, #0x4f8
  4046a0:	bl	4026a0 <gettext@plt>
  4046a4:	bl	402470 <puts@plt>
  4046a8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4046ac:	add	x0, x0, #0x520
  4046b0:	bl	4026a0 <gettext@plt>
  4046b4:	bl	402470 <puts@plt>
  4046b8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4046bc:	add	x0, x0, #0x550
  4046c0:	bl	4026a0 <gettext@plt>
  4046c4:	bl	402470 <puts@plt>
  4046c8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4046cc:	add	x0, x0, #0x580
  4046d0:	bl	4026a0 <gettext@plt>
  4046d4:	bl	402470 <puts@plt>
  4046d8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4046dc:	add	x0, x0, #0x5c8
  4046e0:	bl	4026a0 <gettext@plt>
  4046e4:	bl	402470 <puts@plt>
  4046e8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4046ec:	add	x0, x0, #0x5f8
  4046f0:	bl	4026a0 <gettext@plt>
  4046f4:	bl	402470 <puts@plt>
  4046f8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4046fc:	add	x0, x0, #0x630
  404700:	bl	4026a0 <gettext@plt>
  404704:	bl	402470 <puts@plt>
  404708:	adrp	x0, 408000 <ferror@plt+0x58f0>
  40470c:	add	x0, x0, #0x678
  404710:	bl	4026a0 <gettext@plt>
  404714:	bl	402470 <puts@plt>
  404718:	adrp	x0, 408000 <ferror@plt+0x58f0>
  40471c:	add	x0, x0, #0x6a8
  404720:	bl	4026a0 <gettext@plt>
  404724:	bl	402470 <puts@plt>
  404728:	adrp	x0, 408000 <ferror@plt+0x58f0>
  40472c:	add	x0, x0, #0x6f8
  404730:	bl	4026a0 <gettext@plt>
  404734:	mov	x19, x0
  404738:	adrp	x0, 408000 <ferror@plt+0x58f0>
  40473c:	add	x0, x0, #0x710
  404740:	bl	4026a0 <gettext@plt>
  404744:	mov	x4, x0
  404748:	adrp	x0, 408000 <ferror@plt+0x58f0>
  40474c:	add	x3, x0, #0x720
  404750:	mov	x2, x19
  404754:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404758:	add	x1, x0, #0x730
  40475c:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404760:	add	x0, x0, #0x740
  404764:	bl	402640 <printf@plt>
  404768:	adrp	x0, 408000 <ferror@plt+0x58f0>
  40476c:	add	x0, x0, #0x758
  404770:	bl	4026a0 <gettext@plt>
  404774:	mov	x2, x0
  404778:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  40477c:	add	x0, x0, #0x340
  404780:	ldr	x0, [x0]
  404784:	mov	x1, x0
  404788:	mov	x0, x2
  40478c:	bl	402180 <fputs@plt>
  404790:	str	xzr, [sp, #40]
  404794:	b	4047fc <ferror@plt+0x20ec>
  404798:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  40479c:	add	x0, x0, #0x340
  4047a0:	ldr	x19, [x0]
  4047a4:	adrp	x0, 407000 <ferror@plt+0x48f0>
  4047a8:	add	x1, x0, #0xfa8
  4047ac:	ldr	x0, [sp, #40]
  4047b0:	lsl	x0, x0, #5
  4047b4:	add	x0, x1, x0
  4047b8:	ldr	x20, [x0]
  4047bc:	adrp	x0, 407000 <ferror@plt+0x48f0>
  4047c0:	add	x1, x0, #0xfa8
  4047c4:	ldr	x0, [sp, #40]
  4047c8:	lsl	x0, x0, #5
  4047cc:	add	x0, x1, x0
  4047d0:	ldr	x0, [x0, #24]
  4047d4:	bl	4026a0 <gettext@plt>
  4047d8:	mov	x3, x0
  4047dc:	mov	x2, x20
  4047e0:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4047e4:	add	x1, x0, #0x778
  4047e8:	mov	x0, x19
  4047ec:	bl	4026b0 <fprintf@plt>
  4047f0:	ldr	x0, [sp, #40]
  4047f4:	add	x0, x0, #0x1
  4047f8:	str	x0, [sp, #40]
  4047fc:	ldr	x0, [sp, #40]
  404800:	cmp	x0, #0x6
  404804:	b.ls	404798 <ferror@plt+0x2088>  // b.plast
  404808:	adrp	x0, 408000 <ferror@plt+0x58f0>
  40480c:	add	x0, x0, #0x788
  404810:	bl	4026a0 <gettext@plt>
  404814:	mov	x2, x0
  404818:	adrp	x0, 408000 <ferror@plt+0x58f0>
  40481c:	add	x1, x0, #0x7a8
  404820:	mov	x0, x2
  404824:	bl	402640 <printf@plt>
  404828:	mov	w0, #0x0                   	// #0
  40482c:	bl	402190 <exit@plt>
  404830:	stp	x29, x30, [sp, #-176]!
  404834:	mov	x29, sp
  404838:	str	x19, [sp, #16]
  40483c:	str	w0, [sp, #44]
  404840:	str	x1, [sp, #32]
  404844:	stp	xzr, xzr, [sp, #64]
  404848:	stp	xzr, xzr, [sp, #80]
  40484c:	stp	xzr, xzr, [sp, #96]
  404850:	stp	xzr, xzr, [sp, #112]
  404854:	str	xzr, [sp, #168]
  404858:	str	xzr, [sp, #56]
  40485c:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404860:	add	x1, x0, #0x7b8
  404864:	mov	w0, #0x6                   	// #6
  404868:	bl	4026f0 <setlocale@plt>
  40486c:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404870:	add	x1, x0, #0x7c0
  404874:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404878:	add	x0, x0, #0x7d8
  40487c:	bl	402360 <bindtextdomain@plt>
  404880:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404884:	add	x0, x0, #0x7d8
  404888:	bl	402480 <textdomain@plt>
  40488c:	bl	402d90 <ferror@plt+0x680>
  404890:	b	404b38 <ferror@plt+0x2428>
  404894:	add	x0, sp, #0x38
  404898:	mov	x3, x0
  40489c:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4048a0:	add	x2, x0, #0xb20
  4048a4:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4048a8:	add	x1, x0, #0x960
  4048ac:	ldr	w0, [sp, #156]
  4048b0:	bl	402e6c <ferror@plt+0x75c>
  4048b4:	ldr	w0, [sp, #156]
  4048b8:	cmp	w0, #0x74
  4048bc:	b.eq	404ab0 <ferror@plt+0x23a0>  // b.none
  4048c0:	ldr	w0, [sp, #156]
  4048c4:	cmp	w0, #0x74
  4048c8:	b.gt	404afc <ferror@plt+0x23ec>
  4048cc:	ldr	w0, [sp, #156]
  4048d0:	cmp	w0, #0x71
  4048d4:	b.eq	404aa0 <ferror@plt+0x2390>  // b.none
  4048d8:	ldr	w0, [sp, #156]
  4048dc:	cmp	w0, #0x71
  4048e0:	b.gt	404afc <ferror@plt+0x23ec>
  4048e4:	ldr	w0, [sp, #156]
  4048e8:	cmp	w0, #0x70
  4048ec:	b.eq	404a84 <ferror@plt+0x2374>  // b.none
  4048f0:	ldr	w0, [sp, #156]
  4048f4:	cmp	w0, #0x70
  4048f8:	b.gt	404afc <ferror@plt+0x23ec>
  4048fc:	ldr	w0, [sp, #156]
  404900:	cmp	w0, #0x6f
  404904:	b.eq	404a4c <ferror@plt+0x233c>  // b.none
  404908:	ldr	w0, [sp, #156]
  40490c:	cmp	w0, #0x6f
  404910:	b.gt	404afc <ferror@plt+0x23ec>
  404914:	ldr	w0, [sp, #156]
  404918:	cmp	w0, #0x6e
  40491c:	b.eq	404a3c <ferror@plt+0x232c>  // b.none
  404920:	ldr	w0, [sp, #156]
  404924:	cmp	w0, #0x6e
  404928:	b.gt	404afc <ferror@plt+0x23ec>
  40492c:	ldr	w0, [sp, #156]
  404930:	cmp	w0, #0x69
  404934:	b.eq	404a18 <ferror@plt+0x2308>  // b.none
  404938:	ldr	w0, [sp, #156]
  40493c:	cmp	w0, #0x69
  404940:	b.gt	404afc <ferror@plt+0x23ec>
  404944:	ldr	w0, [sp, #156]
  404948:	cmp	w0, #0x68
  40494c:	b.eq	404ac4 <ferror@plt+0x23b4>  // b.none
  404950:	ldr	w0, [sp, #156]
  404954:	cmp	w0, #0x68
  404958:	b.gt	404afc <ferror@plt+0x23ec>
  40495c:	ldr	w0, [sp, #156]
  404960:	cmp	w0, #0x66
  404964:	b.eq	4049f8 <ferror@plt+0x22e8>  // b.none
  404968:	ldr	w0, [sp, #156]
  40496c:	cmp	w0, #0x66
  404970:	b.gt	404afc <ferror@plt+0x23ec>
  404974:	ldr	w0, [sp, #156]
  404978:	cmp	w0, #0x62
  40497c:	b.eq	4049e8 <ferror@plt+0x22d8>  // b.none
  404980:	ldr	w0, [sp, #156]
  404984:	cmp	w0, #0x62
  404988:	b.gt	404afc <ferror@plt+0x23ec>
  40498c:	ldr	w0, [sp, #156]
  404990:	cmp	w0, #0x61
  404994:	b.eq	4049d8 <ferror@plt+0x22c8>  // b.none
  404998:	ldr	w0, [sp, #156]
  40499c:	cmp	w0, #0x61
  4049a0:	b.gt	404afc <ferror@plt+0x23ec>
  4049a4:	ldr	w0, [sp, #156]
  4049a8:	cmp	w0, #0x56
  4049ac:	b.eq	404ac8 <ferror@plt+0x23b8>  // b.none
  4049b0:	ldr	w0, [sp, #156]
  4049b4:	cmp	w0, #0x56
  4049b8:	b.gt	404afc <ferror@plt+0x23ec>
  4049bc:	ldr	w0, [sp, #156]
  4049c0:	cmp	w0, #0x4a
  4049c4:	b.eq	404a08 <ferror@plt+0x22f8>  // b.none
  4049c8:	ldr	w0, [sp, #156]
  4049cc:	cmp	w0, #0x4f
  4049d0:	b.eq	404a28 <ferror@plt+0x2318>  // b.none
  4049d4:	b	404afc <ferror@plt+0x23ec>
  4049d8:	ldrb	w0, [sp, #120]
  4049dc:	orr	w0, w0, #0x2
  4049e0:	strb	w0, [sp, #120]
  4049e4:	b	404b38 <ferror@plt+0x2428>
  4049e8:	ldrb	w0, [sp, #120]
  4049ec:	orr	w0, w0, #0x8
  4049f0:	strb	w0, [sp, #120]
  4049f4:	b	404b38 <ferror@plt+0x2428>
  4049f8:	ldrb	w0, [sp, #120]
  4049fc:	orr	w0, w0, #0x10
  404a00:	strb	w0, [sp, #120]
  404a04:	b	404b38 <ferror@plt+0x2428>
  404a08:	ldrb	w0, [sp, #120]
  404a0c:	orr	w0, w0, #0x20
  404a10:	strb	w0, [sp, #120]
  404a14:	b	404b38 <ferror@plt+0x2428>
  404a18:	ldrb	w0, [sp, #120]
  404a1c:	orr	w0, w0, #0x40
  404a20:	strb	w0, [sp, #120]
  404a24:	b	404b38 <ferror@plt+0x2428>
  404a28:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404a2c:	add	x0, x0, #0x330
  404a30:	ldr	x0, [x0]
  404a34:	str	x0, [sp, #168]
  404a38:	b	404b38 <ferror@plt+0x2428>
  404a3c:	ldrb	w0, [sp, #120]
  404a40:	orr	w0, w0, #0x1
  404a44:	strb	w0, [sp, #120]
  404a48:	b	404b38 <ferror@plt+0x2428>
  404a4c:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404a50:	add	x0, x0, #0x330
  404a54:	ldr	x19, [x0]
  404a58:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404a5c:	add	x0, x0, #0x7e8
  404a60:	bl	4026a0 <gettext@plt>
  404a64:	mov	x1, x0
  404a68:	mov	x0, x19
  404a6c:	bl	40641c <ferror@plt+0x3d0c>
  404a70:	mov	x1, x0
  404a74:	add	x0, sp, #0x40
  404a78:	add	x0, x0, #0x18
  404a7c:	bl	40383c <ferror@plt+0x112c>
  404a80:	b	404b38 <ferror@plt+0x2428>
  404a84:	ldrb	w0, [sp, #120]
  404a88:	orr	w0, w0, #0xffffff80
  404a8c:	strb	w0, [sp, #120]
  404a90:	ldrb	w0, [sp, #120]
  404a94:	orr	w0, w0, #0x40
  404a98:	strb	w0, [sp, #120]
  404a9c:	b	404b38 <ferror@plt+0x2428>
  404aa0:	ldrb	w0, [sp, #120]
  404aa4:	orr	w0, w0, #0x4
  404aa8:	strb	w0, [sp, #120]
  404aac:	b	404b38 <ferror@plt+0x2428>
  404ab0:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404ab4:	add	x0, x0, #0x330
  404ab8:	ldr	x0, [x0]
  404abc:	str	x0, [sp, #72]
  404ac0:	b	404b38 <ferror@plt+0x2428>
  404ac4:	bl	4045cc <ferror@plt+0x1ebc>
  404ac8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404acc:	add	x0, x0, #0x800
  404ad0:	bl	4026a0 <gettext@plt>
  404ad4:	mov	x3, x0
  404ad8:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404adc:	add	x0, x0, #0x348
  404ae0:	ldr	x1, [x0]
  404ae4:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404ae8:	add	x2, x0, #0x810
  404aec:	mov	x0, x3
  404af0:	bl	402640 <printf@plt>
  404af4:	mov	w0, #0x0                   	// #0
  404af8:	bl	402190 <exit@plt>
  404afc:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404b00:	add	x0, x0, #0x328
  404b04:	ldr	x19, [x0]
  404b08:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404b0c:	add	x0, x0, #0x828
  404b10:	bl	4026a0 <gettext@plt>
  404b14:	mov	x1, x0
  404b18:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404b1c:	add	x0, x0, #0x348
  404b20:	ldr	x0, [x0]
  404b24:	mov	x2, x0
  404b28:	mov	x0, x19
  404b2c:	bl	4026b0 <fprintf@plt>
  404b30:	mov	w0, #0x1                   	// #1
  404b34:	bl	402190 <exit@plt>
  404b38:	mov	x4, #0x0                   	// #0
  404b3c:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404b40:	add	x3, x0, #0x960
  404b44:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404b48:	add	x2, x0, #0x850
  404b4c:	ldr	x1, [sp, #32]
  404b50:	ldr	w0, [sp, #44]
  404b54:	bl	402490 <getopt_long@plt>
  404b58:	str	w0, [sp, #156]
  404b5c:	ldr	w0, [sp, #156]
  404b60:	cmn	w0, #0x1
  404b64:	b.ne	404894 <ferror@plt+0x2184>  // b.any
  404b68:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404b6c:	add	x0, x0, #0x338
  404b70:	ldr	w0, [x0]
  404b74:	ldr	w1, [sp, #44]
  404b78:	cmp	w1, w0
  404b7c:	b.ne	404bcc <ferror@plt+0x24bc>  // b.any
  404b80:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404b84:	add	x0, x0, #0x868
  404b88:	bl	4026a0 <gettext@plt>
  404b8c:	bl	4025f0 <warnx@plt>
  404b90:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404b94:	add	x0, x0, #0x328
  404b98:	ldr	x19, [x0]
  404b9c:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404ba0:	add	x0, x0, #0x828
  404ba4:	bl	4026a0 <gettext@plt>
  404ba8:	mov	x1, x0
  404bac:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404bb0:	add	x0, x0, #0x348
  404bb4:	ldr	x0, [x0]
  404bb8:	mov	x2, x0
  404bbc:	mov	x0, x19
  404bc0:	bl	4026b0 <fprintf@plt>
  404bc4:	mov	w0, #0x1                   	// #1
  404bc8:	bl	402190 <exit@plt>
  404bcc:	ldrb	w0, [sp, #120]
  404bd0:	and	w0, w0, #0x8
  404bd4:	and	w0, w0, #0xff
  404bd8:	cmp	w0, #0x0
  404bdc:	b.eq	404c10 <ferror@plt+0x2500>  // b.none
  404be0:	ldrb	w0, [sp, #120]
  404be4:	and	w0, w0, #0x2
  404be8:	and	w0, w0, #0xff
  404bec:	cmp	w0, #0x0
  404bf0:	b.ne	404c10 <ferror@plt+0x2500>  // b.any
  404bf4:	ldr	x0, [sp, #88]
  404bf8:	cmp	x0, #0x0
  404bfc:	b.ne	404c10 <ferror@plt+0x2500>  // b.any
  404c00:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404c04:	add	x0, x0, #0x880
  404c08:	bl	4026a0 <gettext@plt>
  404c0c:	bl	4025f0 <warnx@plt>
  404c10:	ldrb	w0, [sp, #120]
  404c14:	and	w0, w0, #0x2
  404c18:	and	w0, w0, #0xff
  404c1c:	cmp	w0, #0x0
  404c20:	b.ne	404e9c <ferror@plt+0x278c>  // b.any
  404c24:	ldr	x0, [sp, #88]
  404c28:	cmp	x0, #0x0
  404c2c:	b.ne	404e9c <ferror@plt+0x278c>  // b.any
  404c30:	ldrb	w0, [sp, #120]
  404c34:	and	w0, w0, #0xffffff80
  404c38:	and	w0, w0, #0xff
  404c3c:	cmp	w0, #0x0
  404c40:	b.eq	404cf4 <ferror@plt+0x25e4>  // b.none
  404c44:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404c48:	add	x0, x0, #0x390
  404c4c:	ldr	x0, [x0]
  404c50:	add	x2, x0, #0x1
  404c54:	adrp	x1, 41a000 <ferror@plt+0x178f0>
  404c58:	add	x1, x1, #0x390
  404c5c:	str	x2, [x1]
  404c60:	adrp	x1, 41a000 <ferror@plt+0x178f0>
  404c64:	add	x1, x1, #0x358
  404c68:	mov	w2, #0x4                   	// #4
  404c6c:	str	w2, [x1, x0, lsl #2]
  404c70:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404c74:	add	x0, x0, #0x390
  404c78:	ldr	x0, [x0]
  404c7c:	add	x2, x0, #0x1
  404c80:	adrp	x1, 41a000 <ferror@plt+0x178f0>
  404c84:	add	x1, x1, #0x390
  404c88:	str	x2, [x1]
  404c8c:	adrp	x1, 41a000 <ferror@plt+0x178f0>
  404c90:	add	x1, x1, #0x358
  404c94:	str	wzr, [x1, x0, lsl #2]
  404c98:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404c9c:	add	x0, x0, #0x390
  404ca0:	ldr	x0, [x0]
  404ca4:	add	x2, x0, #0x1
  404ca8:	adrp	x1, 41a000 <ferror@plt+0x178f0>
  404cac:	add	x1, x1, #0x390
  404cb0:	str	x2, [x1]
  404cb4:	adrp	x1, 41a000 <ferror@plt+0x178f0>
  404cb8:	add	x1, x1, #0x358
  404cbc:	mov	w2, #0x1                   	// #1
  404cc0:	str	w2, [x1, x0, lsl #2]
  404cc4:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404cc8:	add	x0, x0, #0x390
  404ccc:	ldr	x0, [x0]
  404cd0:	add	x2, x0, #0x1
  404cd4:	adrp	x1, 41a000 <ferror@plt+0x178f0>
  404cd8:	add	x1, x1, #0x390
  404cdc:	str	x2, [x1]
  404ce0:	adrp	x1, 41a000 <ferror@plt+0x178f0>
  404ce4:	add	x1, x1, #0x358
  404ce8:	mov	w2, #0x3                   	// #3
  404cec:	str	w2, [x1, x0, lsl #2]
  404cf0:	b	404dcc <ferror@plt+0x26bc>
  404cf4:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404cf8:	add	x0, x0, #0x390
  404cfc:	ldr	x0, [x0]
  404d00:	add	x2, x0, #0x1
  404d04:	adrp	x1, 41a000 <ferror@plt+0x178f0>
  404d08:	add	x1, x1, #0x390
  404d0c:	str	x2, [x1]
  404d10:	adrp	x1, 41a000 <ferror@plt+0x178f0>
  404d14:	add	x1, x1, #0x358
  404d18:	mov	w2, #0x6                   	// #6
  404d1c:	str	w2, [x1, x0, lsl #2]
  404d20:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404d24:	add	x0, x0, #0x390
  404d28:	ldr	x0, [x0]
  404d2c:	add	x2, x0, #0x1
  404d30:	adrp	x1, 41a000 <ferror@plt+0x178f0>
  404d34:	add	x1, x1, #0x390
  404d38:	str	x2, [x1]
  404d3c:	adrp	x1, 41a000 <ferror@plt+0x178f0>
  404d40:	add	x1, x1, #0x358
  404d44:	mov	w2, #0x4                   	// #4
  404d48:	str	w2, [x1, x0, lsl #2]
  404d4c:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404d50:	add	x0, x0, #0x390
  404d54:	ldr	x0, [x0]
  404d58:	add	x2, x0, #0x1
  404d5c:	adrp	x1, 41a000 <ferror@plt+0x178f0>
  404d60:	add	x1, x1, #0x390
  404d64:	str	x2, [x1]
  404d68:	adrp	x1, 41a000 <ferror@plt+0x178f0>
  404d6c:	add	x1, x1, #0x358
  404d70:	mov	w2, #0x3                   	// #3
  404d74:	str	w2, [x1, x0, lsl #2]
  404d78:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404d7c:	add	x0, x0, #0x390
  404d80:	ldr	x0, [x0]
  404d84:	add	x2, x0, #0x1
  404d88:	adrp	x1, 41a000 <ferror@plt+0x178f0>
  404d8c:	add	x1, x1, #0x390
  404d90:	str	x2, [x1]
  404d94:	adrp	x1, 41a000 <ferror@plt+0x178f0>
  404d98:	add	x1, x1, #0x358
  404d9c:	str	wzr, [x1, x0, lsl #2]
  404da0:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404da4:	add	x0, x0, #0x390
  404da8:	ldr	x0, [x0]
  404dac:	add	x2, x0, #0x1
  404db0:	adrp	x1, 41a000 <ferror@plt+0x178f0>
  404db4:	add	x1, x1, #0x390
  404db8:	str	x2, [x1]
  404dbc:	adrp	x1, 41a000 <ferror@plt+0x178f0>
  404dc0:	add	x1, x1, #0x358
  404dc4:	mov	w2, #0x1                   	// #1
  404dc8:	str	w2, [x1, x0, lsl #2]
  404dcc:	ldr	x0, [sp, #168]
  404dd0:	cmp	x0, #0x0
  404dd4:	b.eq	404e0c <ferror@plt+0x26fc>  // b.none
  404dd8:	adrp	x0, 403000 <ferror@plt+0x8f0>
  404ddc:	add	x4, x0, #0xd0
  404de0:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404de4:	add	x3, x0, #0x390
  404de8:	mov	x2, #0xe                   	// #14
  404dec:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404df0:	add	x1, x0, #0x358
  404df4:	ldr	x0, [sp, #168]
  404df8:	bl	406e48 <ferror@plt+0x4738>
  404dfc:	cmp	w0, #0x0
  404e00:	b.ge	404e0c <ferror@plt+0x26fc>  // b.tcont
  404e04:	mov	w0, #0x1                   	// #1
  404e08:	b	404f94 <ferror@plt+0x2884>
  404e0c:	add	x0, sp, #0x40
  404e10:	bl	403264 <ferror@plt+0xb54>
  404e14:	b	404e78 <ferror@plt+0x2768>
  404e18:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404e1c:	add	x0, x0, #0x338
  404e20:	ldr	w0, [x0]
  404e24:	add	w2, w0, #0x1
  404e28:	adrp	x1, 41a000 <ferror@plt+0x178f0>
  404e2c:	add	x1, x1, #0x338
  404e30:	str	w2, [x1]
  404e34:	sxtw	x0, w0
  404e38:	lsl	x0, x0, #3
  404e3c:	ldr	x1, [sp, #32]
  404e40:	add	x0, x1, x0
  404e44:	ldr	x0, [x0]
  404e48:	str	x0, [sp, #64]
  404e4c:	add	x0, sp, #0x40
  404e50:	bl	403dd4 <ferror@plt+0x16c4>
  404e54:	str	x0, [sp, #144]
  404e58:	ldr	x0, [sp, #144]
  404e5c:	cmp	x0, #0x0
  404e60:	b.eq	404e70 <ferror@plt+0x2760>  // b.none
  404e64:	add	x0, sp, #0x40
  404e68:	ldr	x1, [sp, #144]
  404e6c:	bl	4037f4 <ferror@plt+0x10e4>
  404e70:	ldr	x0, [sp, #144]
  404e74:	bl	403e88 <ferror@plt+0x1778>
  404e78:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404e7c:	add	x0, x0, #0x338
  404e80:	ldr	w0, [x0]
  404e84:	ldr	w1, [sp, #44]
  404e88:	cmp	w1, w0
  404e8c:	b.gt	404e18 <ferror@plt+0x2708>
  404e90:	add	x0, sp, #0x40
  404e94:	bl	403400 <ferror@plt+0xcf0>
  404e98:	b	404f90 <ferror@plt+0x2880>
  404e9c:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404ea0:	add	x0, x0, #0x338
  404ea4:	ldr	w0, [x0]
  404ea8:	ldr	w1, [sp, #44]
  404eac:	sub	w0, w1, w0
  404eb0:	sxtw	x0, w0
  404eb4:	str	x0, [sp, #96]
  404eb8:	b	404f04 <ferror@plt+0x27f4>
  404ebc:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404ec0:	add	x0, x0, #0x338
  404ec4:	ldr	w0, [x0]
  404ec8:	add	w2, w0, #0x1
  404ecc:	adrp	x1, 41a000 <ferror@plt+0x178f0>
  404ed0:	add	x1, x1, #0x338
  404ed4:	str	w2, [x1]
  404ed8:	sxtw	x0, w0
  404edc:	lsl	x0, x0, #3
  404ee0:	ldr	x1, [sp, #32]
  404ee4:	add	x0, x1, x0
  404ee8:	ldr	x0, [x0]
  404eec:	str	x0, [sp, #64]
  404ef0:	add	x0, sp, #0x40
  404ef4:	bl	4041ec <ferror@plt+0x1adc>
  404ef8:	ldr	x0, [sp, #96]
  404efc:	sub	x0, x0, #0x1
  404f00:	str	x0, [sp, #96]
  404f04:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  404f08:	add	x0, x0, #0x338
  404f0c:	ldr	w0, [x0]
  404f10:	ldr	w1, [sp, #44]
  404f14:	cmp	w1, w0
  404f18:	b.gt	404ebc <ferror@plt+0x27ac>
  404f1c:	str	xzr, [sp, #160]
  404f20:	b	404f78 <ferror@plt+0x2868>
  404f24:	ldr	x1, [sp, #104]
  404f28:	ldr	x0, [sp, #160]
  404f2c:	lsl	x0, x0, #3
  404f30:	add	x0, x1, x0
  404f34:	ldr	x0, [x0]
  404f38:	str	x0, [sp, #136]
  404f3c:	mov	w1, #0x0                   	// #0
  404f40:	ldr	x0, [sp, #136]
  404f44:	bl	402340 <open@plt>
  404f48:	str	w0, [sp, #132]
  404f4c:	ldr	w0, [sp, #132]
  404f50:	cmp	w0, #0x0
  404f54:	b.lt	404f6c <ferror@plt+0x285c>  // b.tstop
  404f58:	ldr	x1, [sp, #136]
  404f5c:	ldr	w0, [sp, #132]
  404f60:	bl	404144 <ferror@plt+0x1a34>
  404f64:	ldr	w0, [sp, #132]
  404f68:	bl	402410 <close@plt>
  404f6c:	ldr	x0, [sp, #160]
  404f70:	add	x0, x0, #0x1
  404f74:	str	x0, [sp, #160]
  404f78:	ldr	x0, [sp, #112]
  404f7c:	ldr	x1, [sp, #160]
  404f80:	cmp	x1, x0
  404f84:	b.cc	404f24 <ferror@plt+0x2814>  // b.lo, b.ul, b.last
  404f88:	ldr	x0, [sp, #104]
  404f8c:	bl	402520 <free@plt>
  404f90:	mov	w0, #0x0                   	// #0
  404f94:	ldr	x19, [sp, #16]
  404f98:	ldp	x29, x30, [sp], #176
  404f9c:	ret
  404fa0:	stp	x29, x30, [sp, #-64]!
  404fa4:	mov	x29, sp
  404fa8:	str	x0, [sp, #24]
  404fac:	str	x1, [sp, #16]
  404fb0:	str	wzr, [sp, #60]
  404fb4:	ldr	x0, [sp, #16]
  404fb8:	cmp	x0, #0x0
  404fbc:	b.ne	404fd4 <ferror@plt+0x28c4>  // b.any
  404fc0:	ldr	x0, [sp, #24]
  404fc4:	cmp	x0, #0x0
  404fc8:	b.ne	404fd4 <ferror@plt+0x28c4>  // b.any
  404fcc:	mov	w0, #0x1                   	// #1
  404fd0:	b	40513c <ferror@plt+0x2a2c>
  404fd4:	ldr	x0, [sp, #16]
  404fd8:	cmp	x0, #0x0
  404fdc:	b.ne	404fe8 <ferror@plt+0x28d8>  // b.any
  404fe0:	mov	w0, #0x0                   	// #0
  404fe4:	b	40513c <ferror@plt+0x2a2c>
  404fe8:	mov	x2, #0x2                   	// #2
  404fec:	adrp	x0, 408000 <ferror@plt+0x58f0>
  404ff0:	add	x1, x0, #0xbb8
  404ff4:	ldr	x0, [sp, #16]
  404ff8:	bl	402350 <strncmp@plt>
  404ffc:	cmp	w0, #0x0
  405000:	b.ne	405018 <ferror@plt+0x2908>  // b.any
  405004:	mov	w0, #0x1                   	// #1
  405008:	str	w0, [sp, #60]
  40500c:	ldr	x0, [sp, #16]
  405010:	add	x0, x0, #0x2
  405014:	str	x0, [sp, #16]
  405018:	ldr	x0, [sp, #24]
  40501c:	bl	402170 <strlen@plt>
  405020:	str	w0, [sp, #44]
  405024:	ldr	x0, [sp, #16]
  405028:	str	x0, [sp, #48]
  40502c:	mov	x2, #0x2                   	// #2
  405030:	adrp	x0, 408000 <ferror@plt+0x58f0>
  405034:	add	x1, x0, #0xbb8
  405038:	ldr	x0, [sp, #48]
  40503c:	bl	402350 <strncmp@plt>
  405040:	cmp	w0, #0x0
  405044:	b.ne	4050a8 <ferror@plt+0x2998>  // b.any
  405048:	ldr	x0, [sp, #48]
  40504c:	add	x0, x0, #0x2
  405050:	ldrsw	x1, [sp, #44]
  405054:	mov	x2, x1
  405058:	ldr	x1, [sp, #24]
  40505c:	bl	402540 <strncasecmp@plt>
  405060:	cmp	w0, #0x0
  405064:	b.ne	4050a8 <ferror@plt+0x2998>  // b.any
  405068:	ldrsw	x0, [sp, #44]
  40506c:	add	x0, x0, #0x2
  405070:	ldr	x1, [sp, #48]
  405074:	add	x0, x1, x0
  405078:	ldrsb	w0, [x0]
  40507c:	cmp	w0, #0x0
  405080:	b.eq	4050a0 <ferror@plt+0x2990>  // b.none
  405084:	ldrsw	x0, [sp, #44]
  405088:	add	x0, x0, #0x2
  40508c:	ldr	x1, [sp, #48]
  405090:	add	x0, x1, x0
  405094:	ldrsb	w0, [x0]
  405098:	cmp	w0, #0x2c
  40509c:	b.ne	4050a8 <ferror@plt+0x2998>  // b.any
  4050a0:	mov	w0, #0x0                   	// #0
  4050a4:	b	40513c <ferror@plt+0x2a2c>
  4050a8:	ldrsw	x0, [sp, #44]
  4050ac:	mov	x2, x0
  4050b0:	ldr	x1, [sp, #24]
  4050b4:	ldr	x0, [sp, #48]
  4050b8:	bl	402540 <strncasecmp@plt>
  4050bc:	cmp	w0, #0x0
  4050c0:	b.ne	405108 <ferror@plt+0x29f8>  // b.any
  4050c4:	ldrsw	x0, [sp, #44]
  4050c8:	ldr	x1, [sp, #48]
  4050cc:	add	x0, x1, x0
  4050d0:	ldrsb	w0, [x0]
  4050d4:	cmp	w0, #0x0
  4050d8:	b.eq	4050f4 <ferror@plt+0x29e4>  // b.none
  4050dc:	ldrsw	x0, [sp, #44]
  4050e0:	ldr	x1, [sp, #48]
  4050e4:	add	x0, x1, x0
  4050e8:	ldrsb	w0, [x0]
  4050ec:	cmp	w0, #0x2c
  4050f0:	b.ne	405108 <ferror@plt+0x29f8>  // b.any
  4050f4:	ldr	w0, [sp, #60]
  4050f8:	cmp	w0, #0x0
  4050fc:	cset	w0, eq  // eq = none
  405100:	and	w0, w0, #0xff
  405104:	b	40513c <ferror@plt+0x2a2c>
  405108:	mov	w1, #0x2c                  	// #44
  40510c:	ldr	x0, [sp, #48]
  405110:	bl	402590 <strchr@plt>
  405114:	str	x0, [sp, #48]
  405118:	ldr	x0, [sp, #48]
  40511c:	cmp	x0, #0x0
  405120:	b.eq	405134 <ferror@plt+0x2a24>  // b.none
  405124:	ldr	x0, [sp, #48]
  405128:	add	x0, x0, #0x1
  40512c:	str	x0, [sp, #48]
  405130:	b	40502c <ferror@plt+0x291c>
  405134:	nop
  405138:	ldr	w0, [sp, #60]
  40513c:	ldp	x29, x30, [sp], #64
  405140:	ret
  405144:	sub	sp, sp, #0x10
  405148:	str	w0, [sp, #12]
  40514c:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  405150:	add	x0, x0, #0x310
  405154:	ldr	w1, [sp, #12]
  405158:	str	w1, [x0]
  40515c:	nop
  405160:	add	sp, sp, #0x10
  405164:	ret
  405168:	sub	sp, sp, #0x10
  40516c:	str	x0, [sp, #8]
  405170:	str	w1, [sp, #4]
  405174:	str	w2, [sp]
  405178:	b	4051c8 <ferror@plt+0x2ab8>
  40517c:	ldr	x0, [sp, #8]
  405180:	ldr	x1, [x0]
  405184:	ldrsw	x0, [sp, #4]
  405188:	mov	x2, #0x0                   	// #0
  40518c:	umulh	x0, x1, x0
  405190:	cmp	x0, #0x0
  405194:	b.eq	40519c <ferror@plt+0x2a8c>  // b.none
  405198:	mov	x2, #0x1                   	// #1
  40519c:	mov	x0, x2
  4051a0:	cmp	x0, #0x0
  4051a4:	b.eq	4051b0 <ferror@plt+0x2aa0>  // b.none
  4051a8:	mov	w0, #0xffffffde            	// #-34
  4051ac:	b	4051e0 <ferror@plt+0x2ad0>
  4051b0:	ldr	x0, [sp, #8]
  4051b4:	ldr	x1, [x0]
  4051b8:	ldrsw	x0, [sp, #4]
  4051bc:	mul	x1, x1, x0
  4051c0:	ldr	x0, [sp, #8]
  4051c4:	str	x1, [x0]
  4051c8:	ldr	w0, [sp]
  4051cc:	sub	w1, w0, #0x1
  4051d0:	str	w1, [sp]
  4051d4:	cmp	w0, #0x0
  4051d8:	b.ne	40517c <ferror@plt+0x2a6c>  // b.any
  4051dc:	mov	w0, #0x0                   	// #0
  4051e0:	add	sp, sp, #0x10
  4051e4:	ret
  4051e8:	stp	x29, x30, [sp, #-192]!
  4051ec:	mov	x29, sp
  4051f0:	str	x0, [sp, #40]
  4051f4:	str	x1, [sp, #32]
  4051f8:	str	x2, [sp, #24]
  4051fc:	str	xzr, [sp, #176]
  405200:	mov	w0, #0x400                 	// #1024
  405204:	str	w0, [sp, #172]
  405208:	str	wzr, [sp, #168]
  40520c:	str	wzr, [sp, #164]
  405210:	str	wzr, [sp, #160]
  405214:	ldr	x0, [sp, #32]
  405218:	str	xzr, [x0]
  40521c:	ldr	x0, [sp, #40]
  405220:	cmp	x0, #0x0
  405224:	b.eq	405238 <ferror@plt+0x2b28>  // b.none
  405228:	ldr	x0, [sp, #40]
  40522c:	ldrsb	w0, [x0]
  405230:	cmp	w0, #0x0
  405234:	b.ne	405244 <ferror@plt+0x2b34>  // b.any
  405238:	mov	w0, #0xffffffea            	// #-22
  40523c:	str	w0, [sp, #168]
  405240:	b	40582c <ferror@plt+0x311c>
  405244:	ldr	x0, [sp, #40]
  405248:	str	x0, [sp, #184]
  40524c:	b	40525c <ferror@plt+0x2b4c>
  405250:	ldr	x0, [sp, #184]
  405254:	add	x0, x0, #0x1
  405258:	str	x0, [sp, #184]
  40525c:	bl	4024c0 <__ctype_b_loc@plt>
  405260:	ldr	x1, [x0]
  405264:	ldr	x0, [sp, #184]
  405268:	ldrsb	w0, [x0]
  40526c:	and	w0, w0, #0xff
  405270:	and	x0, x0, #0xff
  405274:	lsl	x0, x0, #1
  405278:	add	x0, x1, x0
  40527c:	ldrh	w0, [x0]
  405280:	and	w0, w0, #0x2000
  405284:	cmp	w0, #0x0
  405288:	b.ne	405250 <ferror@plt+0x2b40>  // b.any
  40528c:	ldr	x0, [sp, #184]
  405290:	ldrsb	w0, [x0]
  405294:	cmp	w0, #0x2d
  405298:	b.ne	4052a8 <ferror@plt+0x2b98>  // b.any
  40529c:	mov	w0, #0xffffffea            	// #-22
  4052a0:	str	w0, [sp, #168]
  4052a4:	b	40582c <ferror@plt+0x311c>
  4052a8:	bl	402660 <__errno_location@plt>
  4052ac:	str	wzr, [x0]
  4052b0:	str	xzr, [sp, #72]
  4052b4:	add	x0, sp, #0x48
  4052b8:	mov	w2, #0x0                   	// #0
  4052bc:	mov	x1, x0
  4052c0:	ldr	x0, [sp, #40]
  4052c4:	bl	402440 <strtoumax@plt>
  4052c8:	str	x0, [sp, #64]
  4052cc:	ldr	x0, [sp, #72]
  4052d0:	ldr	x1, [sp, #40]
  4052d4:	cmp	x1, x0
  4052d8:	b.eq	405304 <ferror@plt+0x2bf4>  // b.none
  4052dc:	bl	402660 <__errno_location@plt>
  4052e0:	ldr	w0, [x0]
  4052e4:	cmp	w0, #0x0
  4052e8:	b.eq	405330 <ferror@plt+0x2c20>  // b.none
  4052ec:	ldr	x0, [sp, #64]
  4052f0:	cmn	x0, #0x1
  4052f4:	b.eq	405304 <ferror@plt+0x2bf4>  // b.none
  4052f8:	ldr	x0, [sp, #64]
  4052fc:	cmp	x0, #0x0
  405300:	b.ne	405330 <ferror@plt+0x2c20>  // b.any
  405304:	bl	402660 <__errno_location@plt>
  405308:	ldr	w0, [x0]
  40530c:	cmp	w0, #0x0
  405310:	b.eq	405324 <ferror@plt+0x2c14>  // b.none
  405314:	bl	402660 <__errno_location@plt>
  405318:	ldr	w0, [x0]
  40531c:	neg	w0, w0
  405320:	b	405328 <ferror@plt+0x2c18>
  405324:	mov	w0, #0xffffffea            	// #-22
  405328:	str	w0, [sp, #168]
  40532c:	b	40582c <ferror@plt+0x311c>
  405330:	ldr	x0, [sp, #72]
  405334:	cmp	x0, #0x0
  405338:	b.eq	405814 <ferror@plt+0x3104>  // b.none
  40533c:	ldr	x0, [sp, #72]
  405340:	ldrsb	w0, [x0]
  405344:	cmp	w0, #0x0
  405348:	b.eq	405814 <ferror@plt+0x3104>  // b.none
  40534c:	ldr	x0, [sp, #72]
  405350:	str	x0, [sp, #184]
  405354:	ldr	x0, [sp, #184]
  405358:	add	x0, x0, #0x1
  40535c:	ldrsb	w0, [x0]
  405360:	cmp	w0, #0x69
  405364:	b.ne	4053b0 <ferror@plt+0x2ca0>  // b.any
  405368:	ldr	x0, [sp, #184]
  40536c:	add	x0, x0, #0x2
  405370:	ldrsb	w0, [x0]
  405374:	cmp	w0, #0x42
  405378:	b.eq	405390 <ferror@plt+0x2c80>  // b.none
  40537c:	ldr	x0, [sp, #184]
  405380:	add	x0, x0, #0x2
  405384:	ldrsb	w0, [x0]
  405388:	cmp	w0, #0x62
  40538c:	b.ne	4053b0 <ferror@plt+0x2ca0>  // b.any
  405390:	ldr	x0, [sp, #184]
  405394:	add	x0, x0, #0x3
  405398:	ldrsb	w0, [x0]
  40539c:	cmp	w0, #0x0
  4053a0:	b.ne	4053b0 <ferror@plt+0x2ca0>  // b.any
  4053a4:	mov	w0, #0x400                 	// #1024
  4053a8:	str	w0, [sp, #172]
  4053ac:	b	4055e8 <ferror@plt+0x2ed8>
  4053b0:	ldr	x0, [sp, #184]
  4053b4:	add	x0, x0, #0x1
  4053b8:	ldrsb	w0, [x0]
  4053bc:	cmp	w0, #0x42
  4053c0:	b.eq	4053d8 <ferror@plt+0x2cc8>  // b.none
  4053c4:	ldr	x0, [sp, #184]
  4053c8:	add	x0, x0, #0x1
  4053cc:	ldrsb	w0, [x0]
  4053d0:	cmp	w0, #0x62
  4053d4:	b.ne	4053f8 <ferror@plt+0x2ce8>  // b.any
  4053d8:	ldr	x0, [sp, #184]
  4053dc:	add	x0, x0, #0x2
  4053e0:	ldrsb	w0, [x0]
  4053e4:	cmp	w0, #0x0
  4053e8:	b.ne	4053f8 <ferror@plt+0x2ce8>  // b.any
  4053ec:	mov	w0, #0x3e8                 	// #1000
  4053f0:	str	w0, [sp, #172]
  4053f4:	b	4055e8 <ferror@plt+0x2ed8>
  4053f8:	ldr	x0, [sp, #184]
  4053fc:	add	x0, x0, #0x1
  405400:	ldrsb	w0, [x0]
  405404:	cmp	w0, #0x0
  405408:	b.eq	4055e8 <ferror@plt+0x2ed8>  // b.none
  40540c:	bl	4022f0 <localeconv@plt>
  405410:	str	x0, [sp, #128]
  405414:	ldr	x0, [sp, #128]
  405418:	cmp	x0, #0x0
  40541c:	b.eq	40542c <ferror@plt+0x2d1c>  // b.none
  405420:	ldr	x0, [sp, #128]
  405424:	ldr	x0, [x0]
  405428:	b	405430 <ferror@plt+0x2d20>
  40542c:	mov	x0, #0x0                   	// #0
  405430:	str	x0, [sp, #120]
  405434:	ldr	x0, [sp, #120]
  405438:	cmp	x0, #0x0
  40543c:	b.eq	40544c <ferror@plt+0x2d3c>  // b.none
  405440:	ldr	x0, [sp, #120]
  405444:	bl	402170 <strlen@plt>
  405448:	b	405450 <ferror@plt+0x2d40>
  40544c:	mov	x0, #0x0                   	// #0
  405450:	str	x0, [sp, #112]
  405454:	ldr	x0, [sp, #176]
  405458:	cmp	x0, #0x0
  40545c:	b.ne	4055dc <ferror@plt+0x2ecc>  // b.any
  405460:	ldr	x0, [sp, #184]
  405464:	ldrsb	w0, [x0]
  405468:	cmp	w0, #0x0
  40546c:	b.eq	4055dc <ferror@plt+0x2ecc>  // b.none
  405470:	ldr	x0, [sp, #120]
  405474:	cmp	x0, #0x0
  405478:	b.eq	4055dc <ferror@plt+0x2ecc>  // b.none
  40547c:	ldr	x2, [sp, #112]
  405480:	ldr	x1, [sp, #184]
  405484:	ldr	x0, [sp, #120]
  405488:	bl	402350 <strncmp@plt>
  40548c:	cmp	w0, #0x0
  405490:	b.ne	4055dc <ferror@plt+0x2ecc>  // b.any
  405494:	ldr	x1, [sp, #184]
  405498:	ldr	x0, [sp, #112]
  40549c:	add	x0, x1, x0
  4054a0:	str	x0, [sp, #104]
  4054a4:	ldr	x0, [sp, #104]
  4054a8:	str	x0, [sp, #184]
  4054ac:	b	4054c8 <ferror@plt+0x2db8>
  4054b0:	ldr	w0, [sp, #160]
  4054b4:	add	w0, w0, #0x1
  4054b8:	str	w0, [sp, #160]
  4054bc:	ldr	x0, [sp, #184]
  4054c0:	add	x0, x0, #0x1
  4054c4:	str	x0, [sp, #184]
  4054c8:	ldr	x0, [sp, #184]
  4054cc:	ldrsb	w0, [x0]
  4054d0:	cmp	w0, #0x30
  4054d4:	b.eq	4054b0 <ferror@plt+0x2da0>  // b.none
  4054d8:	ldr	x0, [sp, #184]
  4054dc:	str	x0, [sp, #104]
  4054e0:	bl	4024c0 <__ctype_b_loc@plt>
  4054e4:	ldr	x1, [x0]
  4054e8:	ldr	x0, [sp, #104]
  4054ec:	ldrsb	w0, [x0]
  4054f0:	sxtb	x0, w0
  4054f4:	lsl	x0, x0, #1
  4054f8:	add	x0, x1, x0
  4054fc:	ldrh	w0, [x0]
  405500:	and	w0, w0, #0x800
  405504:	cmp	w0, #0x0
  405508:	b.eq	405594 <ferror@plt+0x2e84>  // b.none
  40550c:	bl	402660 <__errno_location@plt>
  405510:	str	wzr, [x0]
  405514:	str	xzr, [sp, #72]
  405518:	add	x0, sp, #0x48
  40551c:	mov	w2, #0x0                   	// #0
  405520:	mov	x1, x0
  405524:	ldr	x0, [sp, #104]
  405528:	bl	402440 <strtoumax@plt>
  40552c:	str	x0, [sp, #176]
  405530:	ldr	x0, [sp, #72]
  405534:	ldr	x1, [sp, #104]
  405538:	cmp	x1, x0
  40553c:	b.eq	405568 <ferror@plt+0x2e58>  // b.none
  405540:	bl	402660 <__errno_location@plt>
  405544:	ldr	w0, [x0]
  405548:	cmp	w0, #0x0
  40554c:	b.eq	40559c <ferror@plt+0x2e8c>  // b.none
  405550:	ldr	x0, [sp, #176]
  405554:	cmn	x0, #0x1
  405558:	b.eq	405568 <ferror@plt+0x2e58>  // b.none
  40555c:	ldr	x0, [sp, #176]
  405560:	cmp	x0, #0x0
  405564:	b.ne	40559c <ferror@plt+0x2e8c>  // b.any
  405568:	bl	402660 <__errno_location@plt>
  40556c:	ldr	w0, [x0]
  405570:	cmp	w0, #0x0
  405574:	b.eq	405588 <ferror@plt+0x2e78>  // b.none
  405578:	bl	402660 <__errno_location@plt>
  40557c:	ldr	w0, [x0]
  405580:	neg	w0, w0
  405584:	b	40558c <ferror@plt+0x2e7c>
  405588:	mov	w0, #0xffffffea            	// #-22
  40558c:	str	w0, [sp, #168]
  405590:	b	40582c <ferror@plt+0x311c>
  405594:	ldr	x0, [sp, #184]
  405598:	str	x0, [sp, #72]
  40559c:	ldr	x0, [sp, #176]
  4055a0:	cmp	x0, #0x0
  4055a4:	b.eq	4055d0 <ferror@plt+0x2ec0>  // b.none
  4055a8:	ldr	x0, [sp, #72]
  4055ac:	cmp	x0, #0x0
  4055b0:	b.eq	4055c4 <ferror@plt+0x2eb4>  // b.none
  4055b4:	ldr	x0, [sp, #72]
  4055b8:	ldrsb	w0, [x0]
  4055bc:	cmp	w0, #0x0
  4055c0:	b.ne	4055d0 <ferror@plt+0x2ec0>  // b.any
  4055c4:	mov	w0, #0xffffffea            	// #-22
  4055c8:	str	w0, [sp, #168]
  4055cc:	b	40582c <ferror@plt+0x311c>
  4055d0:	ldr	x0, [sp, #72]
  4055d4:	str	x0, [sp, #184]
  4055d8:	b	405354 <ferror@plt+0x2c44>
  4055dc:	mov	w0, #0xffffffea            	// #-22
  4055e0:	str	w0, [sp, #168]
  4055e4:	b	40582c <ferror@plt+0x311c>
  4055e8:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  4055ec:	add	x0, x0, #0x318
  4055f0:	ldr	x2, [x0]
  4055f4:	ldr	x0, [sp, #184]
  4055f8:	ldrsb	w0, [x0]
  4055fc:	mov	w1, w0
  405600:	mov	x0, x2
  405604:	bl	402590 <strchr@plt>
  405608:	str	x0, [sp, #96]
  40560c:	ldr	x0, [sp, #96]
  405610:	cmp	x0, #0x0
  405614:	b.eq	405638 <ferror@plt+0x2f28>  // b.none
  405618:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  40561c:	add	x0, x0, #0x318
  405620:	ldr	x0, [x0]
  405624:	ldr	x1, [sp, #96]
  405628:	sub	x0, x1, x0
  40562c:	add	w0, w0, #0x1
  405630:	str	w0, [sp, #164]
  405634:	b	405694 <ferror@plt+0x2f84>
  405638:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  40563c:	add	x0, x0, #0x320
  405640:	ldr	x2, [x0]
  405644:	ldr	x0, [sp, #184]
  405648:	ldrsb	w0, [x0]
  40564c:	mov	w1, w0
  405650:	mov	x0, x2
  405654:	bl	402590 <strchr@plt>
  405658:	str	x0, [sp, #96]
  40565c:	ldr	x0, [sp, #96]
  405660:	cmp	x0, #0x0
  405664:	b.eq	405688 <ferror@plt+0x2f78>  // b.none
  405668:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  40566c:	add	x0, x0, #0x320
  405670:	ldr	x0, [x0]
  405674:	ldr	x1, [sp, #96]
  405678:	sub	x0, x1, x0
  40567c:	add	w0, w0, #0x1
  405680:	str	w0, [sp, #164]
  405684:	b	405694 <ferror@plt+0x2f84>
  405688:	mov	w0, #0xffffffea            	// #-22
  40568c:	str	w0, [sp, #168]
  405690:	b	40582c <ferror@plt+0x311c>
  405694:	add	x0, sp, #0x40
  405698:	ldr	w2, [sp, #164]
  40569c:	ldr	w1, [sp, #172]
  4056a0:	bl	405168 <ferror@plt+0x2a58>
  4056a4:	str	w0, [sp, #168]
  4056a8:	ldr	x0, [sp, #24]
  4056ac:	cmp	x0, #0x0
  4056b0:	b.eq	4056c0 <ferror@plt+0x2fb0>  // b.none
  4056b4:	ldr	x0, [sp, #24]
  4056b8:	ldr	w1, [sp, #164]
  4056bc:	str	w1, [x0]
  4056c0:	ldr	x0, [sp, #176]
  4056c4:	cmp	x0, #0x0
  4056c8:	b.eq	40581c <ferror@plt+0x310c>  // b.none
  4056cc:	ldr	w0, [sp, #164]
  4056d0:	cmp	w0, #0x0
  4056d4:	b.eq	40581c <ferror@plt+0x310c>  // b.none
  4056d8:	mov	x0, #0xa                   	// #10
  4056dc:	str	x0, [sp, #144]
  4056e0:	mov	x0, #0x1                   	// #1
  4056e4:	str	x0, [sp, #136]
  4056e8:	mov	x0, #0x1                   	// #1
  4056ec:	str	x0, [sp, #56]
  4056f0:	add	x0, sp, #0x38
  4056f4:	ldr	w2, [sp, #164]
  4056f8:	ldr	w1, [sp, #172]
  4056fc:	bl	405168 <ferror@plt+0x2a58>
  405700:	b	40571c <ferror@plt+0x300c>
  405704:	ldr	x1, [sp, #144]
  405708:	mov	x0, x1
  40570c:	lsl	x0, x0, #2
  405710:	add	x0, x0, x1
  405714:	lsl	x0, x0, #1
  405718:	str	x0, [sp, #144]
  40571c:	ldr	x1, [sp, #144]
  405720:	ldr	x0, [sp, #176]
  405724:	cmp	x1, x0
  405728:	b.cc	405704 <ferror@plt+0x2ff4>  // b.lo, b.ul, b.last
  40572c:	str	wzr, [sp, #156]
  405730:	b	405758 <ferror@plt+0x3048>
  405734:	ldr	x1, [sp, #144]
  405738:	mov	x0, x1
  40573c:	lsl	x0, x0, #2
  405740:	add	x0, x0, x1
  405744:	lsl	x0, x0, #1
  405748:	str	x0, [sp, #144]
  40574c:	ldr	w0, [sp, #156]
  405750:	add	w0, w0, #0x1
  405754:	str	w0, [sp, #156]
  405758:	ldr	w1, [sp, #156]
  40575c:	ldr	w0, [sp, #160]
  405760:	cmp	w1, w0
  405764:	b.lt	405734 <ferror@plt+0x3024>  // b.tstop
  405768:	ldr	x2, [sp, #176]
  40576c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405770:	movk	x0, #0xcccd
  405774:	umulh	x0, x2, x0
  405778:	lsr	x1, x0, #3
  40577c:	mov	x0, x1
  405780:	lsl	x0, x0, #2
  405784:	add	x0, x0, x1
  405788:	lsl	x0, x0, #1
  40578c:	sub	x1, x2, x0
  405790:	mov	w0, w1
  405794:	str	w0, [sp, #92]
  405798:	ldr	x1, [sp, #144]
  40579c:	ldr	x0, [sp, #136]
  4057a0:	udiv	x0, x1, x0
  4057a4:	str	x0, [sp, #80]
  4057a8:	ldr	x1, [sp, #176]
  4057ac:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4057b0:	movk	x0, #0xcccd
  4057b4:	umulh	x0, x1, x0
  4057b8:	lsr	x0, x0, #3
  4057bc:	str	x0, [sp, #176]
  4057c0:	ldr	x1, [sp, #136]
  4057c4:	mov	x0, x1
  4057c8:	lsl	x0, x0, #2
  4057cc:	add	x0, x0, x1
  4057d0:	lsl	x0, x0, #1
  4057d4:	str	x0, [sp, #136]
  4057d8:	ldr	w0, [sp, #92]
  4057dc:	cmp	w0, #0x0
  4057e0:	b.eq	405804 <ferror@plt+0x30f4>  // b.none
  4057e4:	ldr	x1, [sp, #56]
  4057e8:	ldr	w0, [sp, #92]
  4057ec:	ldr	x2, [sp, #80]
  4057f0:	udiv	x0, x2, x0
  4057f4:	udiv	x1, x1, x0
  4057f8:	ldr	x0, [sp, #64]
  4057fc:	add	x0, x1, x0
  405800:	str	x0, [sp, #64]
  405804:	ldr	x0, [sp, #176]
  405808:	cmp	x0, #0x0
  40580c:	b.ne	405768 <ferror@plt+0x3058>  // b.any
  405810:	b	405820 <ferror@plt+0x3110>
  405814:	nop
  405818:	b	405820 <ferror@plt+0x3110>
  40581c:	nop
  405820:	ldr	x1, [sp, #64]
  405824:	ldr	x0, [sp, #32]
  405828:	str	x1, [x0]
  40582c:	ldr	w0, [sp, #168]
  405830:	cmp	w0, #0x0
  405834:	b.ge	40584c <ferror@plt+0x313c>  // b.tcont
  405838:	bl	402660 <__errno_location@plt>
  40583c:	mov	x1, x0
  405840:	ldr	w0, [sp, #168]
  405844:	neg	w0, w0
  405848:	str	w0, [x1]
  40584c:	ldr	w0, [sp, #168]
  405850:	ldp	x29, x30, [sp], #192
  405854:	ret
  405858:	stp	x29, x30, [sp, #-32]!
  40585c:	mov	x29, sp
  405860:	str	x0, [sp, #24]
  405864:	str	x1, [sp, #16]
  405868:	mov	x2, #0x0                   	// #0
  40586c:	ldr	x1, [sp, #16]
  405870:	ldr	x0, [sp, #24]
  405874:	bl	4051e8 <ferror@plt+0x2ad8>
  405878:	ldp	x29, x30, [sp], #32
  40587c:	ret
  405880:	stp	x29, x30, [sp, #-48]!
  405884:	mov	x29, sp
  405888:	str	x0, [sp, #24]
  40588c:	str	x1, [sp, #16]
  405890:	ldr	x0, [sp, #24]
  405894:	str	x0, [sp, #40]
  405898:	b	4058a8 <ferror@plt+0x3198>
  40589c:	ldr	x0, [sp, #40]
  4058a0:	add	x0, x0, #0x1
  4058a4:	str	x0, [sp, #40]
  4058a8:	ldr	x0, [sp, #40]
  4058ac:	cmp	x0, #0x0
  4058b0:	b.eq	4058f4 <ferror@plt+0x31e4>  // b.none
  4058b4:	ldr	x0, [sp, #40]
  4058b8:	ldrsb	w0, [x0]
  4058bc:	cmp	w0, #0x0
  4058c0:	b.eq	4058f4 <ferror@plt+0x31e4>  // b.none
  4058c4:	bl	4024c0 <__ctype_b_loc@plt>
  4058c8:	ldr	x1, [x0]
  4058cc:	ldr	x0, [sp, #40]
  4058d0:	ldrsb	w0, [x0]
  4058d4:	and	w0, w0, #0xff
  4058d8:	and	x0, x0, #0xff
  4058dc:	lsl	x0, x0, #1
  4058e0:	add	x0, x1, x0
  4058e4:	ldrh	w0, [x0]
  4058e8:	and	w0, w0, #0x800
  4058ec:	cmp	w0, #0x0
  4058f0:	b.ne	40589c <ferror@plt+0x318c>  // b.any
  4058f4:	ldr	x0, [sp, #16]
  4058f8:	cmp	x0, #0x0
  4058fc:	b.eq	40590c <ferror@plt+0x31fc>  // b.none
  405900:	ldr	x0, [sp, #16]
  405904:	ldr	x1, [sp, #40]
  405908:	str	x1, [x0]
  40590c:	ldr	x0, [sp, #40]
  405910:	cmp	x0, #0x0
  405914:	b.eq	405940 <ferror@plt+0x3230>  // b.none
  405918:	ldr	x1, [sp, #40]
  40591c:	ldr	x0, [sp, #24]
  405920:	cmp	x1, x0
  405924:	b.ls	405940 <ferror@plt+0x3230>  // b.plast
  405928:	ldr	x0, [sp, #40]
  40592c:	ldrsb	w0, [x0]
  405930:	cmp	w0, #0x0
  405934:	b.ne	405940 <ferror@plt+0x3230>  // b.any
  405938:	mov	w0, #0x1                   	// #1
  40593c:	b	405944 <ferror@plt+0x3234>
  405940:	mov	w0, #0x0                   	// #0
  405944:	ldp	x29, x30, [sp], #48
  405948:	ret
  40594c:	stp	x29, x30, [sp, #-48]!
  405950:	mov	x29, sp
  405954:	str	x0, [sp, #24]
  405958:	str	x1, [sp, #16]
  40595c:	ldr	x0, [sp, #24]
  405960:	str	x0, [sp, #40]
  405964:	b	405974 <ferror@plt+0x3264>
  405968:	ldr	x0, [sp, #40]
  40596c:	add	x0, x0, #0x1
  405970:	str	x0, [sp, #40]
  405974:	ldr	x0, [sp, #40]
  405978:	cmp	x0, #0x0
  40597c:	b.eq	4059c0 <ferror@plt+0x32b0>  // b.none
  405980:	ldr	x0, [sp, #40]
  405984:	ldrsb	w0, [x0]
  405988:	cmp	w0, #0x0
  40598c:	b.eq	4059c0 <ferror@plt+0x32b0>  // b.none
  405990:	bl	4024c0 <__ctype_b_loc@plt>
  405994:	ldr	x1, [x0]
  405998:	ldr	x0, [sp, #40]
  40599c:	ldrsb	w0, [x0]
  4059a0:	and	w0, w0, #0xff
  4059a4:	and	x0, x0, #0xff
  4059a8:	lsl	x0, x0, #1
  4059ac:	add	x0, x1, x0
  4059b0:	ldrh	w0, [x0]
  4059b4:	and	w0, w0, #0x1000
  4059b8:	cmp	w0, #0x0
  4059bc:	b.ne	405968 <ferror@plt+0x3258>  // b.any
  4059c0:	ldr	x0, [sp, #16]
  4059c4:	cmp	x0, #0x0
  4059c8:	b.eq	4059d8 <ferror@plt+0x32c8>  // b.none
  4059cc:	ldr	x0, [sp, #16]
  4059d0:	ldr	x1, [sp, #40]
  4059d4:	str	x1, [x0]
  4059d8:	ldr	x0, [sp, #40]
  4059dc:	cmp	x0, #0x0
  4059e0:	b.eq	405a0c <ferror@plt+0x32fc>  // b.none
  4059e4:	ldr	x1, [sp, #40]
  4059e8:	ldr	x0, [sp, #24]
  4059ec:	cmp	x1, x0
  4059f0:	b.ls	405a0c <ferror@plt+0x32fc>  // b.plast
  4059f4:	ldr	x0, [sp, #40]
  4059f8:	ldrsb	w0, [x0]
  4059fc:	cmp	w0, #0x0
  405a00:	b.ne	405a0c <ferror@plt+0x32fc>  // b.any
  405a04:	mov	w0, #0x1                   	// #1
  405a08:	b	405a10 <ferror@plt+0x3300>
  405a0c:	mov	w0, #0x0                   	// #0
  405a10:	ldp	x29, x30, [sp], #48
  405a14:	ret
  405a18:	stp	x29, x30, [sp, #-256]!
  405a1c:	mov	x29, sp
  405a20:	str	x0, [sp, #24]
  405a24:	str	x1, [sp, #16]
  405a28:	str	x2, [sp, #208]
  405a2c:	str	x3, [sp, #216]
  405a30:	str	x4, [sp, #224]
  405a34:	str	x5, [sp, #232]
  405a38:	str	x6, [sp, #240]
  405a3c:	str	x7, [sp, #248]
  405a40:	str	q0, [sp, #80]
  405a44:	str	q1, [sp, #96]
  405a48:	str	q2, [sp, #112]
  405a4c:	str	q3, [sp, #128]
  405a50:	str	q4, [sp, #144]
  405a54:	str	q5, [sp, #160]
  405a58:	str	q6, [sp, #176]
  405a5c:	str	q7, [sp, #192]
  405a60:	add	x0, sp, #0x100
  405a64:	str	x0, [sp, #32]
  405a68:	add	x0, sp, #0x100
  405a6c:	str	x0, [sp, #40]
  405a70:	add	x0, sp, #0xd0
  405a74:	str	x0, [sp, #48]
  405a78:	mov	w0, #0xffffffd0            	// #-48
  405a7c:	str	w0, [sp, #56]
  405a80:	mov	w0, #0xffffff80            	// #-128
  405a84:	str	w0, [sp, #60]
  405a88:	ldr	w1, [sp, #56]
  405a8c:	ldr	x0, [sp, #32]
  405a90:	cmp	w1, #0x0
  405a94:	b.lt	405aa8 <ferror@plt+0x3398>  // b.tstop
  405a98:	add	x1, x0, #0xf
  405a9c:	and	x1, x1, #0xfffffffffffffff8
  405aa0:	str	x1, [sp, #32]
  405aa4:	b	405ad8 <ferror@plt+0x33c8>
  405aa8:	add	w2, w1, #0x8
  405aac:	str	w2, [sp, #56]
  405ab0:	ldr	w2, [sp, #56]
  405ab4:	cmp	w2, #0x0
  405ab8:	b.le	405acc <ferror@plt+0x33bc>
  405abc:	add	x1, x0, #0xf
  405ac0:	and	x1, x1, #0xfffffffffffffff8
  405ac4:	str	x1, [sp, #32]
  405ac8:	b	405ad8 <ferror@plt+0x33c8>
  405acc:	ldr	x2, [sp, #40]
  405ad0:	sxtw	x0, w1
  405ad4:	add	x0, x2, x0
  405ad8:	ldr	x0, [x0]
  405adc:	str	x0, [sp, #72]
  405ae0:	ldr	x0, [sp, #72]
  405ae4:	cmp	x0, #0x0
  405ae8:	b.eq	405b88 <ferror@plt+0x3478>  // b.none
  405aec:	ldr	w1, [sp, #56]
  405af0:	ldr	x0, [sp, #32]
  405af4:	cmp	w1, #0x0
  405af8:	b.lt	405b0c <ferror@plt+0x33fc>  // b.tstop
  405afc:	add	x1, x0, #0xf
  405b00:	and	x1, x1, #0xfffffffffffffff8
  405b04:	str	x1, [sp, #32]
  405b08:	b	405b3c <ferror@plt+0x342c>
  405b0c:	add	w2, w1, #0x8
  405b10:	str	w2, [sp, #56]
  405b14:	ldr	w2, [sp, #56]
  405b18:	cmp	w2, #0x0
  405b1c:	b.le	405b30 <ferror@plt+0x3420>
  405b20:	add	x1, x0, #0xf
  405b24:	and	x1, x1, #0xfffffffffffffff8
  405b28:	str	x1, [sp, #32]
  405b2c:	b	405b3c <ferror@plt+0x342c>
  405b30:	ldr	x2, [sp, #40]
  405b34:	sxtw	x0, w1
  405b38:	add	x0, x2, x0
  405b3c:	ldr	x0, [x0]
  405b40:	str	x0, [sp, #64]
  405b44:	ldr	x0, [sp, #64]
  405b48:	cmp	x0, #0x0
  405b4c:	b.eq	405b90 <ferror@plt+0x3480>  // b.none
  405b50:	ldr	x1, [sp, #72]
  405b54:	ldr	x0, [sp, #24]
  405b58:	bl	4024a0 <strcmp@plt>
  405b5c:	cmp	w0, #0x0
  405b60:	b.ne	405b6c <ferror@plt+0x345c>  // b.any
  405b64:	mov	w0, #0x1                   	// #1
  405b68:	b	405bb8 <ferror@plt+0x34a8>
  405b6c:	ldr	x1, [sp, #64]
  405b70:	ldr	x0, [sp, #24]
  405b74:	bl	4024a0 <strcmp@plt>
  405b78:	cmp	w0, #0x0
  405b7c:	b.ne	405a88 <ferror@plt+0x3378>  // b.any
  405b80:	mov	w0, #0x0                   	// #0
  405b84:	b	405bb8 <ferror@plt+0x34a8>
  405b88:	nop
  405b8c:	b	405b94 <ferror@plt+0x3484>
  405b90:	nop
  405b94:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  405b98:	add	x0, x0, #0x310
  405b9c:	ldr	w4, [x0]
  405ba0:	ldr	x3, [sp, #24]
  405ba4:	ldr	x2, [sp, #16]
  405ba8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  405bac:	add	x1, x0, #0xbc0
  405bb0:	mov	w0, w4
  405bb4:	bl	402620 <errx@plt>
  405bb8:	ldp	x29, x30, [sp], #256
  405bbc:	ret
  405bc0:	sub	sp, sp, #0x20
  405bc4:	str	x0, [sp, #24]
  405bc8:	str	x1, [sp, #16]
  405bcc:	str	w2, [sp, #12]
  405bd0:	b	405c00 <ferror@plt+0x34f0>
  405bd4:	ldr	x0, [sp, #24]
  405bd8:	ldrsb	w1, [x0]
  405bdc:	ldr	w0, [sp, #12]
  405be0:	sxtb	w0, w0
  405be4:	cmp	w1, w0
  405be8:	b.ne	405bf4 <ferror@plt+0x34e4>  // b.any
  405bec:	ldr	x0, [sp, #24]
  405bf0:	b	405c28 <ferror@plt+0x3518>
  405bf4:	ldr	x0, [sp, #24]
  405bf8:	add	x0, x0, #0x1
  405bfc:	str	x0, [sp, #24]
  405c00:	ldr	x0, [sp, #16]
  405c04:	sub	x1, x0, #0x1
  405c08:	str	x1, [sp, #16]
  405c0c:	cmp	x0, #0x0
  405c10:	b.eq	405c24 <ferror@plt+0x3514>  // b.none
  405c14:	ldr	x0, [sp, #24]
  405c18:	ldrsb	w0, [x0]
  405c1c:	cmp	w0, #0x0
  405c20:	b.ne	405bd4 <ferror@plt+0x34c4>  // b.any
  405c24:	mov	x0, #0x0                   	// #0
  405c28:	add	sp, sp, #0x20
  405c2c:	ret
  405c30:	stp	x29, x30, [sp, #-48]!
  405c34:	mov	x29, sp
  405c38:	str	x0, [sp, #24]
  405c3c:	str	x1, [sp, #16]
  405c40:	ldr	x1, [sp, #16]
  405c44:	ldr	x0, [sp, #24]
  405c48:	bl	405d84 <ferror@plt+0x3674>
  405c4c:	str	w0, [sp, #44]
  405c50:	ldr	w0, [sp, #44]
  405c54:	cmn	w0, #0x8, lsl #12
  405c58:	b.lt	405c6c <ferror@plt+0x355c>  // b.tstop
  405c5c:	ldr	w1, [sp, #44]
  405c60:	mov	w0, #0x7fff                	// #32767
  405c64:	cmp	w1, w0
  405c68:	b.le	405ca0 <ferror@plt+0x3590>
  405c6c:	bl	402660 <__errno_location@plt>
  405c70:	mov	x1, x0
  405c74:	mov	w0, #0x22                  	// #34
  405c78:	str	w0, [x1]
  405c7c:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  405c80:	add	x0, x0, #0x310
  405c84:	ldr	w4, [x0]
  405c88:	ldr	x3, [sp, #24]
  405c8c:	ldr	x2, [sp, #16]
  405c90:	adrp	x0, 408000 <ferror@plt+0x58f0>
  405c94:	add	x1, x0, #0xbc0
  405c98:	mov	w0, w4
  405c9c:	bl	4026d0 <err@plt>
  405ca0:	ldr	w0, [sp, #44]
  405ca4:	sxth	w0, w0
  405ca8:	ldp	x29, x30, [sp], #48
  405cac:	ret
  405cb0:	stp	x29, x30, [sp, #-64]!
  405cb4:	mov	x29, sp
  405cb8:	str	x0, [sp, #40]
  405cbc:	str	x1, [sp, #32]
  405cc0:	str	w2, [sp, #28]
  405cc4:	ldr	w2, [sp, #28]
  405cc8:	ldr	x1, [sp, #32]
  405ccc:	ldr	x0, [sp, #40]
  405cd0:	bl	405e04 <ferror@plt+0x36f4>
  405cd4:	str	w0, [sp, #60]
  405cd8:	ldr	w1, [sp, #60]
  405cdc:	mov	w0, #0xffff                	// #65535
  405ce0:	cmp	w1, w0
  405ce4:	b.ls	405d1c <ferror@plt+0x360c>  // b.plast
  405ce8:	bl	402660 <__errno_location@plt>
  405cec:	mov	x1, x0
  405cf0:	mov	w0, #0x22                  	// #34
  405cf4:	str	w0, [x1]
  405cf8:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  405cfc:	add	x0, x0, #0x310
  405d00:	ldr	w4, [x0]
  405d04:	ldr	x3, [sp, #40]
  405d08:	ldr	x2, [sp, #32]
  405d0c:	adrp	x0, 408000 <ferror@plt+0x58f0>
  405d10:	add	x1, x0, #0xbc0
  405d14:	mov	w0, w4
  405d18:	bl	4026d0 <err@plt>
  405d1c:	ldr	w0, [sp, #60]
  405d20:	and	w0, w0, #0xffff
  405d24:	ldp	x29, x30, [sp], #64
  405d28:	ret
  405d2c:	stp	x29, x30, [sp, #-32]!
  405d30:	mov	x29, sp
  405d34:	str	x0, [sp, #24]
  405d38:	str	x1, [sp, #16]
  405d3c:	mov	w2, #0xa                   	// #10
  405d40:	ldr	x1, [sp, #16]
  405d44:	ldr	x0, [sp, #24]
  405d48:	bl	405cb0 <ferror@plt+0x35a0>
  405d4c:	and	w0, w0, #0xffff
  405d50:	ldp	x29, x30, [sp], #32
  405d54:	ret
  405d58:	stp	x29, x30, [sp, #-32]!
  405d5c:	mov	x29, sp
  405d60:	str	x0, [sp, #24]
  405d64:	str	x1, [sp, #16]
  405d68:	mov	w2, #0x10                  	// #16
  405d6c:	ldr	x1, [sp, #16]
  405d70:	ldr	x0, [sp, #24]
  405d74:	bl	405cb0 <ferror@plt+0x35a0>
  405d78:	and	w0, w0, #0xffff
  405d7c:	ldp	x29, x30, [sp], #32
  405d80:	ret
  405d84:	stp	x29, x30, [sp, #-48]!
  405d88:	mov	x29, sp
  405d8c:	str	x0, [sp, #24]
  405d90:	str	x1, [sp, #16]
  405d94:	ldr	x1, [sp, #16]
  405d98:	ldr	x0, [sp, #24]
  405d9c:	bl	405ecc <ferror@plt+0x37bc>
  405da0:	str	x0, [sp, #40]
  405da4:	ldr	x1, [sp, #40]
  405da8:	mov	x0, #0xffffffff80000000    	// #-2147483648
  405dac:	cmp	x1, x0
  405db0:	b.lt	405dc4 <ferror@plt+0x36b4>  // b.tstop
  405db4:	ldr	x1, [sp, #40]
  405db8:	mov	x0, #0x7fffffff            	// #2147483647
  405dbc:	cmp	x1, x0
  405dc0:	b.le	405df8 <ferror@plt+0x36e8>
  405dc4:	bl	402660 <__errno_location@plt>
  405dc8:	mov	x1, x0
  405dcc:	mov	w0, #0x22                  	// #34
  405dd0:	str	w0, [x1]
  405dd4:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  405dd8:	add	x0, x0, #0x310
  405ddc:	ldr	w4, [x0]
  405de0:	ldr	x3, [sp, #24]
  405de4:	ldr	x2, [sp, #16]
  405de8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  405dec:	add	x1, x0, #0xbc0
  405df0:	mov	w0, w4
  405df4:	bl	4026d0 <err@plt>
  405df8:	ldr	x0, [sp, #40]
  405dfc:	ldp	x29, x30, [sp], #48
  405e00:	ret
  405e04:	stp	x29, x30, [sp, #-64]!
  405e08:	mov	x29, sp
  405e0c:	str	x0, [sp, #40]
  405e10:	str	x1, [sp, #32]
  405e14:	str	w2, [sp, #28]
  405e18:	ldr	w2, [sp, #28]
  405e1c:	ldr	x1, [sp, #32]
  405e20:	ldr	x0, [sp, #40]
  405e24:	bl	405fcc <ferror@plt+0x38bc>
  405e28:	str	x0, [sp, #56]
  405e2c:	ldr	x1, [sp, #56]
  405e30:	mov	x0, #0xffffffff            	// #4294967295
  405e34:	cmp	x1, x0
  405e38:	b.ls	405e70 <ferror@plt+0x3760>  // b.plast
  405e3c:	bl	402660 <__errno_location@plt>
  405e40:	mov	x1, x0
  405e44:	mov	w0, #0x22                  	// #34
  405e48:	str	w0, [x1]
  405e4c:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  405e50:	add	x0, x0, #0x310
  405e54:	ldr	w4, [x0]
  405e58:	ldr	x3, [sp, #40]
  405e5c:	ldr	x2, [sp, #32]
  405e60:	adrp	x0, 408000 <ferror@plt+0x58f0>
  405e64:	add	x1, x0, #0xbc0
  405e68:	mov	w0, w4
  405e6c:	bl	4026d0 <err@plt>
  405e70:	ldr	x0, [sp, #56]
  405e74:	ldp	x29, x30, [sp], #64
  405e78:	ret
  405e7c:	stp	x29, x30, [sp, #-32]!
  405e80:	mov	x29, sp
  405e84:	str	x0, [sp, #24]
  405e88:	str	x1, [sp, #16]
  405e8c:	mov	w2, #0xa                   	// #10
  405e90:	ldr	x1, [sp, #16]
  405e94:	ldr	x0, [sp, #24]
  405e98:	bl	405e04 <ferror@plt+0x36f4>
  405e9c:	ldp	x29, x30, [sp], #32
  405ea0:	ret
  405ea4:	stp	x29, x30, [sp, #-32]!
  405ea8:	mov	x29, sp
  405eac:	str	x0, [sp, #24]
  405eb0:	str	x1, [sp, #16]
  405eb4:	mov	w2, #0x10                  	// #16
  405eb8:	ldr	x1, [sp, #16]
  405ebc:	ldr	x0, [sp, #24]
  405ec0:	bl	405e04 <ferror@plt+0x36f4>
  405ec4:	ldp	x29, x30, [sp], #32
  405ec8:	ret
  405ecc:	stp	x29, x30, [sp, #-48]!
  405ed0:	mov	x29, sp
  405ed4:	str	x0, [sp, #24]
  405ed8:	str	x1, [sp, #16]
  405edc:	str	xzr, [sp, #32]
  405ee0:	bl	402660 <__errno_location@plt>
  405ee4:	str	wzr, [x0]
  405ee8:	ldr	x0, [sp, #24]
  405eec:	cmp	x0, #0x0
  405ef0:	b.eq	405f60 <ferror@plt+0x3850>  // b.none
  405ef4:	ldr	x0, [sp, #24]
  405ef8:	ldrsb	w0, [x0]
  405efc:	cmp	w0, #0x0
  405f00:	b.eq	405f60 <ferror@plt+0x3850>  // b.none
  405f04:	add	x0, sp, #0x20
  405f08:	mov	w2, #0xa                   	// #10
  405f0c:	mov	x1, x0
  405f10:	ldr	x0, [sp, #24]
  405f14:	bl	4021c0 <strtoimax@plt>
  405f18:	str	x0, [sp, #40]
  405f1c:	bl	402660 <__errno_location@plt>
  405f20:	ldr	w0, [x0]
  405f24:	cmp	w0, #0x0
  405f28:	b.ne	405f68 <ferror@plt+0x3858>  // b.any
  405f2c:	ldr	x0, [sp, #32]
  405f30:	ldr	x1, [sp, #24]
  405f34:	cmp	x1, x0
  405f38:	b.eq	405f68 <ferror@plt+0x3858>  // b.none
  405f3c:	ldr	x0, [sp, #32]
  405f40:	cmp	x0, #0x0
  405f44:	b.eq	405f58 <ferror@plt+0x3848>  // b.none
  405f48:	ldr	x0, [sp, #32]
  405f4c:	ldrsb	w0, [x0]
  405f50:	cmp	w0, #0x0
  405f54:	b.ne	405f68 <ferror@plt+0x3858>  // b.any
  405f58:	ldr	x0, [sp, #40]
  405f5c:	b	405fc4 <ferror@plt+0x38b4>
  405f60:	nop
  405f64:	b	405f6c <ferror@plt+0x385c>
  405f68:	nop
  405f6c:	bl	402660 <__errno_location@plt>
  405f70:	ldr	w0, [x0]
  405f74:	cmp	w0, #0x22
  405f78:	b.ne	405fa0 <ferror@plt+0x3890>  // b.any
  405f7c:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  405f80:	add	x0, x0, #0x310
  405f84:	ldr	w4, [x0]
  405f88:	ldr	x3, [sp, #24]
  405f8c:	ldr	x2, [sp, #16]
  405f90:	adrp	x0, 408000 <ferror@plt+0x58f0>
  405f94:	add	x1, x0, #0xbc0
  405f98:	mov	w0, w4
  405f9c:	bl	4026d0 <err@plt>
  405fa0:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  405fa4:	add	x0, x0, #0x310
  405fa8:	ldr	w4, [x0]
  405fac:	ldr	x3, [sp, #24]
  405fb0:	ldr	x2, [sp, #16]
  405fb4:	adrp	x0, 408000 <ferror@plt+0x58f0>
  405fb8:	add	x1, x0, #0xbc0
  405fbc:	mov	w0, w4
  405fc0:	bl	402620 <errx@plt>
  405fc4:	ldp	x29, x30, [sp], #48
  405fc8:	ret
  405fcc:	stp	x29, x30, [sp, #-64]!
  405fd0:	mov	x29, sp
  405fd4:	str	x0, [sp, #40]
  405fd8:	str	x1, [sp, #32]
  405fdc:	str	w2, [sp, #28]
  405fe0:	str	xzr, [sp, #48]
  405fe4:	bl	402660 <__errno_location@plt>
  405fe8:	str	wzr, [x0]
  405fec:	ldr	x0, [sp, #40]
  405ff0:	cmp	x0, #0x0
  405ff4:	b.eq	406064 <ferror@plt+0x3954>  // b.none
  405ff8:	ldr	x0, [sp, #40]
  405ffc:	ldrsb	w0, [x0]
  406000:	cmp	w0, #0x0
  406004:	b.eq	406064 <ferror@plt+0x3954>  // b.none
  406008:	add	x0, sp, #0x30
  40600c:	ldr	w2, [sp, #28]
  406010:	mov	x1, x0
  406014:	ldr	x0, [sp, #40]
  406018:	bl	402440 <strtoumax@plt>
  40601c:	str	x0, [sp, #56]
  406020:	bl	402660 <__errno_location@plt>
  406024:	ldr	w0, [x0]
  406028:	cmp	w0, #0x0
  40602c:	b.ne	40606c <ferror@plt+0x395c>  // b.any
  406030:	ldr	x0, [sp, #48]
  406034:	ldr	x1, [sp, #40]
  406038:	cmp	x1, x0
  40603c:	b.eq	40606c <ferror@plt+0x395c>  // b.none
  406040:	ldr	x0, [sp, #48]
  406044:	cmp	x0, #0x0
  406048:	b.eq	40605c <ferror@plt+0x394c>  // b.none
  40604c:	ldr	x0, [sp, #48]
  406050:	ldrsb	w0, [x0]
  406054:	cmp	w0, #0x0
  406058:	b.ne	40606c <ferror@plt+0x395c>  // b.any
  40605c:	ldr	x0, [sp, #56]
  406060:	b	4060c8 <ferror@plt+0x39b8>
  406064:	nop
  406068:	b	406070 <ferror@plt+0x3960>
  40606c:	nop
  406070:	bl	402660 <__errno_location@plt>
  406074:	ldr	w0, [x0]
  406078:	cmp	w0, #0x22
  40607c:	b.ne	4060a4 <ferror@plt+0x3994>  // b.any
  406080:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  406084:	add	x0, x0, #0x310
  406088:	ldr	w4, [x0]
  40608c:	ldr	x3, [sp, #40]
  406090:	ldr	x2, [sp, #32]
  406094:	adrp	x0, 408000 <ferror@plt+0x58f0>
  406098:	add	x1, x0, #0xbc0
  40609c:	mov	w0, w4
  4060a0:	bl	4026d0 <err@plt>
  4060a4:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  4060a8:	add	x0, x0, #0x310
  4060ac:	ldr	w4, [x0]
  4060b0:	ldr	x3, [sp, #40]
  4060b4:	ldr	x2, [sp, #32]
  4060b8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4060bc:	add	x1, x0, #0xbc0
  4060c0:	mov	w0, w4
  4060c4:	bl	402620 <errx@plt>
  4060c8:	ldp	x29, x30, [sp], #64
  4060cc:	ret
  4060d0:	stp	x29, x30, [sp, #-32]!
  4060d4:	mov	x29, sp
  4060d8:	str	x0, [sp, #24]
  4060dc:	str	x1, [sp, #16]
  4060e0:	mov	w2, #0xa                   	// #10
  4060e4:	ldr	x1, [sp, #16]
  4060e8:	ldr	x0, [sp, #24]
  4060ec:	bl	405fcc <ferror@plt+0x38bc>
  4060f0:	ldp	x29, x30, [sp], #32
  4060f4:	ret
  4060f8:	stp	x29, x30, [sp, #-32]!
  4060fc:	mov	x29, sp
  406100:	str	x0, [sp, #24]
  406104:	str	x1, [sp, #16]
  406108:	mov	w2, #0x10                  	// #16
  40610c:	ldr	x1, [sp, #16]
  406110:	ldr	x0, [sp, #24]
  406114:	bl	405fcc <ferror@plt+0x38bc>
  406118:	ldp	x29, x30, [sp], #32
  40611c:	ret
  406120:	stp	x29, x30, [sp, #-48]!
  406124:	mov	x29, sp
  406128:	str	x0, [sp, #24]
  40612c:	str	x1, [sp, #16]
  406130:	str	xzr, [sp, #32]
  406134:	bl	402660 <__errno_location@plt>
  406138:	str	wzr, [x0]
  40613c:	ldr	x0, [sp, #24]
  406140:	cmp	x0, #0x0
  406144:	b.eq	4061b0 <ferror@plt+0x3aa0>  // b.none
  406148:	ldr	x0, [sp, #24]
  40614c:	ldrsb	w0, [x0]
  406150:	cmp	w0, #0x0
  406154:	b.eq	4061b0 <ferror@plt+0x3aa0>  // b.none
  406158:	add	x0, sp, #0x20
  40615c:	mov	x1, x0
  406160:	ldr	x0, [sp, #24]
  406164:	bl	402210 <strtod@plt>
  406168:	str	d0, [sp, #40]
  40616c:	bl	402660 <__errno_location@plt>
  406170:	ldr	w0, [x0]
  406174:	cmp	w0, #0x0
  406178:	b.ne	4061b8 <ferror@plt+0x3aa8>  // b.any
  40617c:	ldr	x0, [sp, #32]
  406180:	ldr	x1, [sp, #24]
  406184:	cmp	x1, x0
  406188:	b.eq	4061b8 <ferror@plt+0x3aa8>  // b.none
  40618c:	ldr	x0, [sp, #32]
  406190:	cmp	x0, #0x0
  406194:	b.eq	4061a8 <ferror@plt+0x3a98>  // b.none
  406198:	ldr	x0, [sp, #32]
  40619c:	ldrsb	w0, [x0]
  4061a0:	cmp	w0, #0x0
  4061a4:	b.ne	4061b8 <ferror@plt+0x3aa8>  // b.any
  4061a8:	ldr	d0, [sp, #40]
  4061ac:	b	406214 <ferror@plt+0x3b04>
  4061b0:	nop
  4061b4:	b	4061bc <ferror@plt+0x3aac>
  4061b8:	nop
  4061bc:	bl	402660 <__errno_location@plt>
  4061c0:	ldr	w0, [x0]
  4061c4:	cmp	w0, #0x22
  4061c8:	b.ne	4061f0 <ferror@plt+0x3ae0>  // b.any
  4061cc:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  4061d0:	add	x0, x0, #0x310
  4061d4:	ldr	w4, [x0]
  4061d8:	ldr	x3, [sp, #24]
  4061dc:	ldr	x2, [sp, #16]
  4061e0:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4061e4:	add	x1, x0, #0xbc0
  4061e8:	mov	w0, w4
  4061ec:	bl	4026d0 <err@plt>
  4061f0:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  4061f4:	add	x0, x0, #0x310
  4061f8:	ldr	w4, [x0]
  4061fc:	ldr	x3, [sp, #24]
  406200:	ldr	x2, [sp, #16]
  406204:	adrp	x0, 408000 <ferror@plt+0x58f0>
  406208:	add	x1, x0, #0xbc0
  40620c:	mov	w0, w4
  406210:	bl	402620 <errx@plt>
  406214:	ldp	x29, x30, [sp], #48
  406218:	ret
  40621c:	stp	x29, x30, [sp, #-48]!
  406220:	mov	x29, sp
  406224:	str	x0, [sp, #24]
  406228:	str	x1, [sp, #16]
  40622c:	str	xzr, [sp, #32]
  406230:	bl	402660 <__errno_location@plt>
  406234:	str	wzr, [x0]
  406238:	ldr	x0, [sp, #24]
  40623c:	cmp	x0, #0x0
  406240:	b.eq	4062b0 <ferror@plt+0x3ba0>  // b.none
  406244:	ldr	x0, [sp, #24]
  406248:	ldrsb	w0, [x0]
  40624c:	cmp	w0, #0x0
  406250:	b.eq	4062b0 <ferror@plt+0x3ba0>  // b.none
  406254:	add	x0, sp, #0x20
  406258:	mov	w2, #0xa                   	// #10
  40625c:	mov	x1, x0
  406260:	ldr	x0, [sp, #24]
  406264:	bl	4024e0 <strtol@plt>
  406268:	str	x0, [sp, #40]
  40626c:	bl	402660 <__errno_location@plt>
  406270:	ldr	w0, [x0]
  406274:	cmp	w0, #0x0
  406278:	b.ne	4062b8 <ferror@plt+0x3ba8>  // b.any
  40627c:	ldr	x0, [sp, #32]
  406280:	ldr	x1, [sp, #24]
  406284:	cmp	x1, x0
  406288:	b.eq	4062b8 <ferror@plt+0x3ba8>  // b.none
  40628c:	ldr	x0, [sp, #32]
  406290:	cmp	x0, #0x0
  406294:	b.eq	4062a8 <ferror@plt+0x3b98>  // b.none
  406298:	ldr	x0, [sp, #32]
  40629c:	ldrsb	w0, [x0]
  4062a0:	cmp	w0, #0x0
  4062a4:	b.ne	4062b8 <ferror@plt+0x3ba8>  // b.any
  4062a8:	ldr	x0, [sp, #40]
  4062ac:	b	406314 <ferror@plt+0x3c04>
  4062b0:	nop
  4062b4:	b	4062bc <ferror@plt+0x3bac>
  4062b8:	nop
  4062bc:	bl	402660 <__errno_location@plt>
  4062c0:	ldr	w0, [x0]
  4062c4:	cmp	w0, #0x22
  4062c8:	b.ne	4062f0 <ferror@plt+0x3be0>  // b.any
  4062cc:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  4062d0:	add	x0, x0, #0x310
  4062d4:	ldr	w4, [x0]
  4062d8:	ldr	x3, [sp, #24]
  4062dc:	ldr	x2, [sp, #16]
  4062e0:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4062e4:	add	x1, x0, #0xbc0
  4062e8:	mov	w0, w4
  4062ec:	bl	4026d0 <err@plt>
  4062f0:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  4062f4:	add	x0, x0, #0x310
  4062f8:	ldr	w4, [x0]
  4062fc:	ldr	x3, [sp, #24]
  406300:	ldr	x2, [sp, #16]
  406304:	adrp	x0, 408000 <ferror@plt+0x58f0>
  406308:	add	x1, x0, #0xbc0
  40630c:	mov	w0, w4
  406310:	bl	402620 <errx@plt>
  406314:	ldp	x29, x30, [sp], #48
  406318:	ret
  40631c:	stp	x29, x30, [sp, #-48]!
  406320:	mov	x29, sp
  406324:	str	x0, [sp, #24]
  406328:	str	x1, [sp, #16]
  40632c:	str	xzr, [sp, #32]
  406330:	bl	402660 <__errno_location@plt>
  406334:	str	wzr, [x0]
  406338:	ldr	x0, [sp, #24]
  40633c:	cmp	x0, #0x0
  406340:	b.eq	4063b0 <ferror@plt+0x3ca0>  // b.none
  406344:	ldr	x0, [sp, #24]
  406348:	ldrsb	w0, [x0]
  40634c:	cmp	w0, #0x0
  406350:	b.eq	4063b0 <ferror@plt+0x3ca0>  // b.none
  406354:	add	x0, sp, #0x20
  406358:	mov	w2, #0xa                   	// #10
  40635c:	mov	x1, x0
  406360:	ldr	x0, [sp, #24]
  406364:	bl	402160 <strtoul@plt>
  406368:	str	x0, [sp, #40]
  40636c:	bl	402660 <__errno_location@plt>
  406370:	ldr	w0, [x0]
  406374:	cmp	w0, #0x0
  406378:	b.ne	4063b8 <ferror@plt+0x3ca8>  // b.any
  40637c:	ldr	x0, [sp, #32]
  406380:	ldr	x1, [sp, #24]
  406384:	cmp	x1, x0
  406388:	b.eq	4063b8 <ferror@plt+0x3ca8>  // b.none
  40638c:	ldr	x0, [sp, #32]
  406390:	cmp	x0, #0x0
  406394:	b.eq	4063a8 <ferror@plt+0x3c98>  // b.none
  406398:	ldr	x0, [sp, #32]
  40639c:	ldrsb	w0, [x0]
  4063a0:	cmp	w0, #0x0
  4063a4:	b.ne	4063b8 <ferror@plt+0x3ca8>  // b.any
  4063a8:	ldr	x0, [sp, #40]
  4063ac:	b	406414 <ferror@plt+0x3d04>
  4063b0:	nop
  4063b4:	b	4063bc <ferror@plt+0x3cac>
  4063b8:	nop
  4063bc:	bl	402660 <__errno_location@plt>
  4063c0:	ldr	w0, [x0]
  4063c4:	cmp	w0, #0x22
  4063c8:	b.ne	4063f0 <ferror@plt+0x3ce0>  // b.any
  4063cc:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  4063d0:	add	x0, x0, #0x310
  4063d4:	ldr	w4, [x0]
  4063d8:	ldr	x3, [sp, #24]
  4063dc:	ldr	x2, [sp, #16]
  4063e0:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4063e4:	add	x1, x0, #0xbc0
  4063e8:	mov	w0, w4
  4063ec:	bl	4026d0 <err@plt>
  4063f0:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  4063f4:	add	x0, x0, #0x310
  4063f8:	ldr	w4, [x0]
  4063fc:	ldr	x3, [sp, #24]
  406400:	ldr	x2, [sp, #16]
  406404:	adrp	x0, 408000 <ferror@plt+0x58f0>
  406408:	add	x1, x0, #0xbc0
  40640c:	mov	w0, w4
  406410:	bl	402620 <errx@plt>
  406414:	ldp	x29, x30, [sp], #48
  406418:	ret
  40641c:	stp	x29, x30, [sp, #-48]!
  406420:	mov	x29, sp
  406424:	str	x0, [sp, #24]
  406428:	str	x1, [sp, #16]
  40642c:	add	x0, sp, #0x28
  406430:	mov	x1, x0
  406434:	ldr	x0, [sp, #24]
  406438:	bl	405858 <ferror@plt+0x3148>
  40643c:	cmp	w0, #0x0
  406440:	b.ne	40644c <ferror@plt+0x3d3c>  // b.any
  406444:	ldr	x0, [sp, #40]
  406448:	b	4064a4 <ferror@plt+0x3d94>
  40644c:	bl	402660 <__errno_location@plt>
  406450:	ldr	w0, [x0]
  406454:	cmp	w0, #0x0
  406458:	b.eq	406480 <ferror@plt+0x3d70>  // b.none
  40645c:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  406460:	add	x0, x0, #0x310
  406464:	ldr	w4, [x0]
  406468:	ldr	x3, [sp, #24]
  40646c:	ldr	x2, [sp, #16]
  406470:	adrp	x0, 408000 <ferror@plt+0x58f0>
  406474:	add	x1, x0, #0xbc0
  406478:	mov	w0, w4
  40647c:	bl	4026d0 <err@plt>
  406480:	adrp	x0, 41a000 <ferror@plt+0x178f0>
  406484:	add	x0, x0, #0x310
  406488:	ldr	w4, [x0]
  40648c:	ldr	x3, [sp, #24]
  406490:	ldr	x2, [sp, #16]
  406494:	adrp	x0, 408000 <ferror@plt+0x58f0>
  406498:	add	x1, x0, #0xbc0
  40649c:	mov	w0, w4
  4064a0:	bl	402620 <errx@plt>
  4064a4:	ldp	x29, x30, [sp], #48
  4064a8:	ret
  4064ac:	stp	x29, x30, [sp, #-64]!
  4064b0:	mov	x29, sp
  4064b4:	str	x0, [sp, #40]
  4064b8:	str	x1, [sp, #32]
  4064bc:	str	x2, [sp, #24]
  4064c0:	ldr	x1, [sp, #24]
  4064c4:	ldr	x0, [sp, #40]
  4064c8:	bl	406120 <ferror@plt+0x3a10>
  4064cc:	str	d0, [sp, #56]
  4064d0:	ldr	d0, [sp, #56]
  4064d4:	fcvtzs	d0, d0
  4064d8:	ldr	x0, [sp, #32]
  4064dc:	str	d0, [x0]
  4064e0:	ldr	x0, [sp, #32]
  4064e4:	ldr	d0, [x0]
  4064e8:	scvtf	d0, d0
  4064ec:	ldr	d1, [sp, #56]
  4064f0:	fsub	d0, d1, d0
  4064f4:	mov	x0, #0x848000000000        	// #145685290680320
  4064f8:	movk	x0, #0x412e, lsl #48
  4064fc:	fmov	d1, x0
  406500:	fmul	d0, d0, d1
  406504:	fcvtzs	d0, d0
  406508:	ldr	x0, [sp, #32]
  40650c:	str	d0, [x0, #8]
  406510:	nop
  406514:	ldp	x29, x30, [sp], #64
  406518:	ret
  40651c:	sub	sp, sp, #0x20
  406520:	str	w0, [sp, #12]
  406524:	str	x1, [sp]
  406528:	strh	wzr, [sp, #30]
  40652c:	ldr	w0, [sp, #12]
  406530:	and	w0, w0, #0xf000
  406534:	cmp	w0, #0x4, lsl #12
  406538:	b.ne	406560 <ferror@plt+0x3e50>  // b.any
  40653c:	ldrh	w0, [sp, #30]
  406540:	add	w1, w0, #0x1
  406544:	strh	w1, [sp, #30]
  406548:	and	x0, x0, #0xffff
  40654c:	ldr	x1, [sp]
  406550:	add	x0, x1, x0
  406554:	mov	w1, #0x64                  	// #100
  406558:	strb	w1, [x0]
  40655c:	b	406694 <ferror@plt+0x3f84>
  406560:	ldr	w0, [sp, #12]
  406564:	and	w0, w0, #0xf000
  406568:	cmp	w0, #0xa, lsl #12
  40656c:	b.ne	406594 <ferror@plt+0x3e84>  // b.any
  406570:	ldrh	w0, [sp, #30]
  406574:	add	w1, w0, #0x1
  406578:	strh	w1, [sp, #30]
  40657c:	and	x0, x0, #0xffff
  406580:	ldr	x1, [sp]
  406584:	add	x0, x1, x0
  406588:	mov	w1, #0x6c                  	// #108
  40658c:	strb	w1, [x0]
  406590:	b	406694 <ferror@plt+0x3f84>
  406594:	ldr	w0, [sp, #12]
  406598:	and	w0, w0, #0xf000
  40659c:	cmp	w0, #0x2, lsl #12
  4065a0:	b.ne	4065c8 <ferror@plt+0x3eb8>  // b.any
  4065a4:	ldrh	w0, [sp, #30]
  4065a8:	add	w1, w0, #0x1
  4065ac:	strh	w1, [sp, #30]
  4065b0:	and	x0, x0, #0xffff
  4065b4:	ldr	x1, [sp]
  4065b8:	add	x0, x1, x0
  4065bc:	mov	w1, #0x63                  	// #99
  4065c0:	strb	w1, [x0]
  4065c4:	b	406694 <ferror@plt+0x3f84>
  4065c8:	ldr	w0, [sp, #12]
  4065cc:	and	w0, w0, #0xf000
  4065d0:	cmp	w0, #0x6, lsl #12
  4065d4:	b.ne	4065fc <ferror@plt+0x3eec>  // b.any
  4065d8:	ldrh	w0, [sp, #30]
  4065dc:	add	w1, w0, #0x1
  4065e0:	strh	w1, [sp, #30]
  4065e4:	and	x0, x0, #0xffff
  4065e8:	ldr	x1, [sp]
  4065ec:	add	x0, x1, x0
  4065f0:	mov	w1, #0x62                  	// #98
  4065f4:	strb	w1, [x0]
  4065f8:	b	406694 <ferror@plt+0x3f84>
  4065fc:	ldr	w0, [sp, #12]
  406600:	and	w0, w0, #0xf000
  406604:	cmp	w0, #0xc, lsl #12
  406608:	b.ne	406630 <ferror@plt+0x3f20>  // b.any
  40660c:	ldrh	w0, [sp, #30]
  406610:	add	w1, w0, #0x1
  406614:	strh	w1, [sp, #30]
  406618:	and	x0, x0, #0xffff
  40661c:	ldr	x1, [sp]
  406620:	add	x0, x1, x0
  406624:	mov	w1, #0x73                  	// #115
  406628:	strb	w1, [x0]
  40662c:	b	406694 <ferror@plt+0x3f84>
  406630:	ldr	w0, [sp, #12]
  406634:	and	w0, w0, #0xf000
  406638:	cmp	w0, #0x1, lsl #12
  40663c:	b.ne	406664 <ferror@plt+0x3f54>  // b.any
  406640:	ldrh	w0, [sp, #30]
  406644:	add	w1, w0, #0x1
  406648:	strh	w1, [sp, #30]
  40664c:	and	x0, x0, #0xffff
  406650:	ldr	x1, [sp]
  406654:	add	x0, x1, x0
  406658:	mov	w1, #0x70                  	// #112
  40665c:	strb	w1, [x0]
  406660:	b	406694 <ferror@plt+0x3f84>
  406664:	ldr	w0, [sp, #12]
  406668:	and	w0, w0, #0xf000
  40666c:	cmp	w0, #0x8, lsl #12
  406670:	b.ne	406694 <ferror@plt+0x3f84>  // b.any
  406674:	ldrh	w0, [sp, #30]
  406678:	add	w1, w0, #0x1
  40667c:	strh	w1, [sp, #30]
  406680:	and	x0, x0, #0xffff
  406684:	ldr	x1, [sp]
  406688:	add	x0, x1, x0
  40668c:	mov	w1, #0x2d                  	// #45
  406690:	strb	w1, [x0]
  406694:	ldr	w0, [sp, #12]
  406698:	and	w0, w0, #0x100
  40669c:	cmp	w0, #0x0
  4066a0:	b.eq	4066ac <ferror@plt+0x3f9c>  // b.none
  4066a4:	mov	w0, #0x72                  	// #114
  4066a8:	b	4066b0 <ferror@plt+0x3fa0>
  4066ac:	mov	w0, #0x2d                  	// #45
  4066b0:	ldrh	w1, [sp, #30]
  4066b4:	add	w2, w1, #0x1
  4066b8:	strh	w2, [sp, #30]
  4066bc:	and	x1, x1, #0xffff
  4066c0:	ldr	x2, [sp]
  4066c4:	add	x1, x2, x1
  4066c8:	strb	w0, [x1]
  4066cc:	ldr	w0, [sp, #12]
  4066d0:	and	w0, w0, #0x80
  4066d4:	cmp	w0, #0x0
  4066d8:	b.eq	4066e4 <ferror@plt+0x3fd4>  // b.none
  4066dc:	mov	w0, #0x77                  	// #119
  4066e0:	b	4066e8 <ferror@plt+0x3fd8>
  4066e4:	mov	w0, #0x2d                  	// #45
  4066e8:	ldrh	w1, [sp, #30]
  4066ec:	add	w2, w1, #0x1
  4066f0:	strh	w2, [sp, #30]
  4066f4:	and	x1, x1, #0xffff
  4066f8:	ldr	x2, [sp]
  4066fc:	add	x1, x2, x1
  406700:	strb	w0, [x1]
  406704:	ldr	w0, [sp, #12]
  406708:	and	w0, w0, #0x800
  40670c:	cmp	w0, #0x0
  406710:	b.eq	406734 <ferror@plt+0x4024>  // b.none
  406714:	ldr	w0, [sp, #12]
  406718:	and	w0, w0, #0x40
  40671c:	cmp	w0, #0x0
  406720:	b.eq	40672c <ferror@plt+0x401c>  // b.none
  406724:	mov	w0, #0x73                  	// #115
  406728:	b	406750 <ferror@plt+0x4040>
  40672c:	mov	w0, #0x53                  	// #83
  406730:	b	406750 <ferror@plt+0x4040>
  406734:	ldr	w0, [sp, #12]
  406738:	and	w0, w0, #0x40
  40673c:	cmp	w0, #0x0
  406740:	b.eq	40674c <ferror@plt+0x403c>  // b.none
  406744:	mov	w0, #0x78                  	// #120
  406748:	b	406750 <ferror@plt+0x4040>
  40674c:	mov	w0, #0x2d                  	// #45
  406750:	ldrh	w1, [sp, #30]
  406754:	add	w2, w1, #0x1
  406758:	strh	w2, [sp, #30]
  40675c:	and	x1, x1, #0xffff
  406760:	ldr	x2, [sp]
  406764:	add	x1, x2, x1
  406768:	strb	w0, [x1]
  40676c:	ldr	w0, [sp, #12]
  406770:	and	w0, w0, #0x20
  406774:	cmp	w0, #0x0
  406778:	b.eq	406784 <ferror@plt+0x4074>  // b.none
  40677c:	mov	w0, #0x72                  	// #114
  406780:	b	406788 <ferror@plt+0x4078>
  406784:	mov	w0, #0x2d                  	// #45
  406788:	ldrh	w1, [sp, #30]
  40678c:	add	w2, w1, #0x1
  406790:	strh	w2, [sp, #30]
  406794:	and	x1, x1, #0xffff
  406798:	ldr	x2, [sp]
  40679c:	add	x1, x2, x1
  4067a0:	strb	w0, [x1]
  4067a4:	ldr	w0, [sp, #12]
  4067a8:	and	w0, w0, #0x10
  4067ac:	cmp	w0, #0x0
  4067b0:	b.eq	4067bc <ferror@plt+0x40ac>  // b.none
  4067b4:	mov	w0, #0x77                  	// #119
  4067b8:	b	4067c0 <ferror@plt+0x40b0>
  4067bc:	mov	w0, #0x2d                  	// #45
  4067c0:	ldrh	w1, [sp, #30]
  4067c4:	add	w2, w1, #0x1
  4067c8:	strh	w2, [sp, #30]
  4067cc:	and	x1, x1, #0xffff
  4067d0:	ldr	x2, [sp]
  4067d4:	add	x1, x2, x1
  4067d8:	strb	w0, [x1]
  4067dc:	ldr	w0, [sp, #12]
  4067e0:	and	w0, w0, #0x400
  4067e4:	cmp	w0, #0x0
  4067e8:	b.eq	40680c <ferror@plt+0x40fc>  // b.none
  4067ec:	ldr	w0, [sp, #12]
  4067f0:	and	w0, w0, #0x8
  4067f4:	cmp	w0, #0x0
  4067f8:	b.eq	406804 <ferror@plt+0x40f4>  // b.none
  4067fc:	mov	w0, #0x73                  	// #115
  406800:	b	406828 <ferror@plt+0x4118>
  406804:	mov	w0, #0x53                  	// #83
  406808:	b	406828 <ferror@plt+0x4118>
  40680c:	ldr	w0, [sp, #12]
  406810:	and	w0, w0, #0x8
  406814:	cmp	w0, #0x0
  406818:	b.eq	406824 <ferror@plt+0x4114>  // b.none
  40681c:	mov	w0, #0x78                  	// #120
  406820:	b	406828 <ferror@plt+0x4118>
  406824:	mov	w0, #0x2d                  	// #45
  406828:	ldrh	w1, [sp, #30]
  40682c:	add	w2, w1, #0x1
  406830:	strh	w2, [sp, #30]
  406834:	and	x1, x1, #0xffff
  406838:	ldr	x2, [sp]
  40683c:	add	x1, x2, x1
  406840:	strb	w0, [x1]
  406844:	ldr	w0, [sp, #12]
  406848:	and	w0, w0, #0x4
  40684c:	cmp	w0, #0x0
  406850:	b.eq	40685c <ferror@plt+0x414c>  // b.none
  406854:	mov	w0, #0x72                  	// #114
  406858:	b	406860 <ferror@plt+0x4150>
  40685c:	mov	w0, #0x2d                  	// #45
  406860:	ldrh	w1, [sp, #30]
  406864:	add	w2, w1, #0x1
  406868:	strh	w2, [sp, #30]
  40686c:	and	x1, x1, #0xffff
  406870:	ldr	x2, [sp]
  406874:	add	x1, x2, x1
  406878:	strb	w0, [x1]
  40687c:	ldr	w0, [sp, #12]
  406880:	and	w0, w0, #0x2
  406884:	cmp	w0, #0x0
  406888:	b.eq	406894 <ferror@plt+0x4184>  // b.none
  40688c:	mov	w0, #0x77                  	// #119
  406890:	b	406898 <ferror@plt+0x4188>
  406894:	mov	w0, #0x2d                  	// #45
  406898:	ldrh	w1, [sp, #30]
  40689c:	add	w2, w1, #0x1
  4068a0:	strh	w2, [sp, #30]
  4068a4:	and	x1, x1, #0xffff
  4068a8:	ldr	x2, [sp]
  4068ac:	add	x1, x2, x1
  4068b0:	strb	w0, [x1]
  4068b4:	ldr	w0, [sp, #12]
  4068b8:	and	w0, w0, #0x200
  4068bc:	cmp	w0, #0x0
  4068c0:	b.eq	4068e4 <ferror@plt+0x41d4>  // b.none
  4068c4:	ldr	w0, [sp, #12]
  4068c8:	and	w0, w0, #0x1
  4068cc:	cmp	w0, #0x0
  4068d0:	b.eq	4068dc <ferror@plt+0x41cc>  // b.none
  4068d4:	mov	w0, #0x74                  	// #116
  4068d8:	b	406900 <ferror@plt+0x41f0>
  4068dc:	mov	w0, #0x54                  	// #84
  4068e0:	b	406900 <ferror@plt+0x41f0>
  4068e4:	ldr	w0, [sp, #12]
  4068e8:	and	w0, w0, #0x1
  4068ec:	cmp	w0, #0x0
  4068f0:	b.eq	4068fc <ferror@plt+0x41ec>  // b.none
  4068f4:	mov	w0, #0x78                  	// #120
  4068f8:	b	406900 <ferror@plt+0x41f0>
  4068fc:	mov	w0, #0x2d                  	// #45
  406900:	ldrh	w1, [sp, #30]
  406904:	add	w2, w1, #0x1
  406908:	strh	w2, [sp, #30]
  40690c:	and	x1, x1, #0xffff
  406910:	ldr	x2, [sp]
  406914:	add	x1, x2, x1
  406918:	strb	w0, [x1]
  40691c:	ldrh	w0, [sp, #30]
  406920:	ldr	x1, [sp]
  406924:	add	x0, x1, x0
  406928:	strb	wzr, [x0]
  40692c:	ldr	x0, [sp]
  406930:	add	sp, sp, #0x20
  406934:	ret
  406938:	sub	sp, sp, #0x20
  40693c:	str	x0, [sp, #8]
  406940:	mov	w0, #0xa                   	// #10
  406944:	str	w0, [sp, #28]
  406948:	b	406970 <ferror@plt+0x4260>
  40694c:	ldr	w0, [sp, #28]
  406950:	mov	x1, #0x1                   	// #1
  406954:	lsl	x0, x1, x0
  406958:	ldr	x1, [sp, #8]
  40695c:	cmp	x1, x0
  406960:	b.cc	406980 <ferror@plt+0x4270>  // b.lo, b.ul, b.last
  406964:	ldr	w0, [sp, #28]
  406968:	add	w0, w0, #0xa
  40696c:	str	w0, [sp, #28]
  406970:	ldr	w0, [sp, #28]
  406974:	cmp	w0, #0x3c
  406978:	b.le	40694c <ferror@plt+0x423c>
  40697c:	b	406984 <ferror@plt+0x4274>
  406980:	nop
  406984:	ldr	w0, [sp, #28]
  406988:	sub	w0, w0, #0xa
  40698c:	add	sp, sp, #0x20
  406990:	ret
  406994:	stp	x29, x30, [sp, #-128]!
  406998:	mov	x29, sp
  40699c:	str	w0, [sp, #28]
  4069a0:	str	x1, [sp, #16]
  4069a4:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4069a8:	add	x0, x0, #0xbd0
  4069ac:	str	x0, [sp, #88]
  4069b0:	add	x0, sp, #0x20
  4069b4:	str	x0, [sp, #104]
  4069b8:	ldr	w0, [sp, #28]
  4069bc:	and	w0, w0, #0x2
  4069c0:	cmp	w0, #0x0
  4069c4:	b.eq	4069dc <ferror@plt+0x42cc>  // b.none
  4069c8:	ldr	x0, [sp, #104]
  4069cc:	add	x1, x0, #0x1
  4069d0:	str	x1, [sp, #104]
  4069d4:	mov	w1, #0x20                  	// #32
  4069d8:	strb	w1, [x0]
  4069dc:	ldr	x0, [sp, #16]
  4069e0:	bl	406938 <ferror@plt+0x4228>
  4069e4:	str	w0, [sp, #84]
  4069e8:	ldr	w0, [sp, #84]
  4069ec:	cmp	w0, #0x0
  4069f0:	b.eq	406a1c <ferror@plt+0x430c>  // b.none
  4069f4:	ldr	w0, [sp, #84]
  4069f8:	mov	w1, #0x6667                	// #26215
  4069fc:	movk	w1, #0x6666, lsl #16
  406a00:	smull	x1, w0, w1
  406a04:	lsr	x1, x1, #32
  406a08:	asr	w1, w1, #2
  406a0c:	asr	w0, w0, #31
  406a10:	sub	w0, w1, w0
  406a14:	sxtw	x0, w0
  406a18:	b	406a20 <ferror@plt+0x4310>
  406a1c:	mov	x0, #0x0                   	// #0
  406a20:	ldr	x1, [sp, #88]
  406a24:	add	x0, x1, x0
  406a28:	ldrb	w0, [x0]
  406a2c:	strb	w0, [sp, #83]
  406a30:	ldr	w0, [sp, #84]
  406a34:	cmp	w0, #0x0
  406a38:	b.eq	406a4c <ferror@plt+0x433c>  // b.none
  406a3c:	ldr	w0, [sp, #84]
  406a40:	ldr	x1, [sp, #16]
  406a44:	lsr	x0, x1, x0
  406a48:	b	406a50 <ferror@plt+0x4340>
  406a4c:	ldr	x0, [sp, #16]
  406a50:	str	w0, [sp, #124]
  406a54:	ldr	w0, [sp, #84]
  406a58:	cmp	w0, #0x0
  406a5c:	b.eq	406a7c <ferror@plt+0x436c>  // b.none
  406a60:	ldr	w0, [sp, #84]
  406a64:	mov	x1, #0xffffffffffffffff    	// #-1
  406a68:	lsl	x0, x1, x0
  406a6c:	mvn	x1, x0
  406a70:	ldr	x0, [sp, #16]
  406a74:	and	x0, x1, x0
  406a78:	b	406a80 <ferror@plt+0x4370>
  406a7c:	mov	x0, #0x0                   	// #0
  406a80:	str	x0, [sp, #112]
  406a84:	ldr	x0, [sp, #104]
  406a88:	add	x1, x0, #0x1
  406a8c:	str	x1, [sp, #104]
  406a90:	ldrb	w1, [sp, #83]
  406a94:	strb	w1, [x0]
  406a98:	ldr	w0, [sp, #28]
  406a9c:	and	w0, w0, #0x1
  406aa0:	cmp	w0, #0x0
  406aa4:	b.eq	406adc <ferror@plt+0x43cc>  // b.none
  406aa8:	ldrsb	w0, [sp, #83]
  406aac:	cmp	w0, #0x42
  406ab0:	b.eq	406adc <ferror@plt+0x43cc>  // b.none
  406ab4:	ldr	x0, [sp, #104]
  406ab8:	add	x1, x0, #0x1
  406abc:	str	x1, [sp, #104]
  406ac0:	mov	w1, #0x69                  	// #105
  406ac4:	strb	w1, [x0]
  406ac8:	ldr	x0, [sp, #104]
  406acc:	add	x1, x0, #0x1
  406ad0:	str	x1, [sp, #104]
  406ad4:	mov	w1, #0x42                  	// #66
  406ad8:	strb	w1, [x0]
  406adc:	ldr	x0, [sp, #104]
  406ae0:	strb	wzr, [x0]
  406ae4:	ldr	x0, [sp, #112]
  406ae8:	cmp	x0, #0x0
  406aec:	b.eq	406bc4 <ferror@plt+0x44b4>  // b.none
  406af0:	ldr	w0, [sp, #28]
  406af4:	and	w0, w0, #0x4
  406af8:	cmp	w0, #0x0
  406afc:	b.eq	406b74 <ferror@plt+0x4464>  // b.none
  406b00:	ldr	w0, [sp, #84]
  406b04:	sub	w0, w0, #0xa
  406b08:	ldr	x1, [sp, #112]
  406b0c:	lsr	x0, x1, x0
  406b10:	add	x1, x0, #0x5
  406b14:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406b18:	movk	x0, #0xcccd
  406b1c:	umulh	x0, x1, x0
  406b20:	lsr	x0, x0, #3
  406b24:	str	x0, [sp, #112]
  406b28:	ldr	x2, [sp, #112]
  406b2c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406b30:	movk	x0, #0xcccd
  406b34:	umulh	x0, x2, x0
  406b38:	lsr	x1, x0, #3
  406b3c:	mov	x0, x1
  406b40:	lsl	x0, x0, #2
  406b44:	add	x0, x0, x1
  406b48:	lsl	x0, x0, #1
  406b4c:	sub	x1, x2, x0
  406b50:	cmp	x1, #0x0
  406b54:	b.ne	406bc4 <ferror@plt+0x44b4>  // b.any
  406b58:	ldr	x1, [sp, #112]
  406b5c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406b60:	movk	x0, #0xcccd
  406b64:	umulh	x0, x1, x0
  406b68:	lsr	x0, x0, #3
  406b6c:	str	x0, [sp, #112]
  406b70:	b	406bc4 <ferror@plt+0x44b4>
  406b74:	ldr	w0, [sp, #84]
  406b78:	sub	w0, w0, #0xa
  406b7c:	ldr	x1, [sp, #112]
  406b80:	lsr	x0, x1, x0
  406b84:	add	x0, x0, #0x32
  406b88:	lsr	x1, x0, #2
  406b8c:	mov	x0, #0xf5c3                	// #62915
  406b90:	movk	x0, #0x5c28, lsl #16
  406b94:	movk	x0, #0xc28f, lsl #32
  406b98:	movk	x0, #0x28f5, lsl #48
  406b9c:	umulh	x0, x1, x0
  406ba0:	lsr	x0, x0, #2
  406ba4:	str	x0, [sp, #112]
  406ba8:	ldr	x0, [sp, #112]
  406bac:	cmp	x0, #0xa
  406bb0:	b.ne	406bc4 <ferror@plt+0x44b4>  // b.any
  406bb4:	ldr	w0, [sp, #124]
  406bb8:	add	w0, w0, #0x1
  406bbc:	str	w0, [sp, #124]
  406bc0:	str	xzr, [sp, #112]
  406bc4:	ldr	x0, [sp, #112]
  406bc8:	cmp	x0, #0x0
  406bcc:	b.eq	406c50 <ferror@plt+0x4540>  // b.none
  406bd0:	bl	4022f0 <localeconv@plt>
  406bd4:	str	x0, [sp, #72]
  406bd8:	ldr	x0, [sp, #72]
  406bdc:	cmp	x0, #0x0
  406be0:	b.eq	406bf0 <ferror@plt+0x44e0>  // b.none
  406be4:	ldr	x0, [sp, #72]
  406be8:	ldr	x0, [x0]
  406bec:	b	406bf4 <ferror@plt+0x44e4>
  406bf0:	mov	x0, #0x0                   	// #0
  406bf4:	str	x0, [sp, #96]
  406bf8:	ldr	x0, [sp, #96]
  406bfc:	cmp	x0, #0x0
  406c00:	b.eq	406c14 <ferror@plt+0x4504>  // b.none
  406c04:	ldr	x0, [sp, #96]
  406c08:	ldrsb	w0, [x0]
  406c0c:	cmp	w0, #0x0
  406c10:	b.ne	406c20 <ferror@plt+0x4510>  // b.any
  406c14:	adrp	x0, 408000 <ferror@plt+0x58f0>
  406c18:	add	x0, x0, #0xbd8
  406c1c:	str	x0, [sp, #96]
  406c20:	add	x0, sp, #0x20
  406c24:	add	x7, sp, #0x28
  406c28:	mov	x6, x0
  406c2c:	ldr	x5, [sp, #112]
  406c30:	ldr	x4, [sp, #96]
  406c34:	ldr	w3, [sp, #124]
  406c38:	adrp	x0, 408000 <ferror@plt+0x58f0>
  406c3c:	add	x2, x0, #0xbe0
  406c40:	mov	x1, #0x20                  	// #32
  406c44:	mov	x0, x7
  406c48:	bl	4022e0 <snprintf@plt>
  406c4c:	b	406c74 <ferror@plt+0x4564>
  406c50:	add	x0, sp, #0x20
  406c54:	add	x5, sp, #0x28
  406c58:	mov	x4, x0
  406c5c:	ldr	w3, [sp, #124]
  406c60:	adrp	x0, 408000 <ferror@plt+0x58f0>
  406c64:	add	x2, x0, #0xbf0
  406c68:	mov	x1, #0x20                  	// #32
  406c6c:	mov	x0, x5
  406c70:	bl	4022e0 <snprintf@plt>
  406c74:	add	x0, sp, #0x28
  406c78:	bl	4023e0 <strdup@plt>
  406c7c:	ldp	x29, x30, [sp], #128
  406c80:	ret
  406c84:	stp	x29, x30, [sp, #-96]!
  406c88:	mov	x29, sp
  406c8c:	str	x0, [sp, #40]
  406c90:	str	x1, [sp, #32]
  406c94:	str	x2, [sp, #24]
  406c98:	str	x3, [sp, #16]
  406c9c:	str	xzr, [sp, #88]
  406ca0:	str	xzr, [sp, #72]
  406ca4:	ldr	x0, [sp, #40]
  406ca8:	cmp	x0, #0x0
  406cac:	b.eq	406ce4 <ferror@plt+0x45d4>  // b.none
  406cb0:	ldr	x0, [sp, #40]
  406cb4:	ldrsb	w0, [x0]
  406cb8:	cmp	w0, #0x0
  406cbc:	b.eq	406ce4 <ferror@plt+0x45d4>  // b.none
  406cc0:	ldr	x0, [sp, #32]
  406cc4:	cmp	x0, #0x0
  406cc8:	b.eq	406ce4 <ferror@plt+0x45d4>  // b.none
  406ccc:	ldr	x0, [sp, #24]
  406cd0:	cmp	x0, #0x0
  406cd4:	b.eq	406ce4 <ferror@plt+0x45d4>  // b.none
  406cd8:	ldr	x0, [sp, #16]
  406cdc:	cmp	x0, #0x0
  406ce0:	b.ne	406cec <ferror@plt+0x45dc>  // b.any
  406ce4:	mov	w0, #0xffffffff            	// #-1
  406ce8:	b	406e40 <ferror@plt+0x4730>
  406cec:	ldr	x0, [sp, #40]
  406cf0:	str	x0, [sp, #80]
  406cf4:	b	406e18 <ferror@plt+0x4708>
  406cf8:	str	xzr, [sp, #64]
  406cfc:	ldr	x1, [sp, #72]
  406d00:	ldr	x0, [sp, #24]
  406d04:	cmp	x1, x0
  406d08:	b.cc	406d14 <ferror@plt+0x4604>  // b.lo, b.ul, b.last
  406d0c:	mov	w0, #0xfffffffe            	// #-2
  406d10:	b	406e40 <ferror@plt+0x4730>
  406d14:	ldr	x0, [sp, #88]
  406d18:	cmp	x0, #0x0
  406d1c:	b.ne	406d28 <ferror@plt+0x4618>  // b.any
  406d20:	ldr	x0, [sp, #80]
  406d24:	str	x0, [sp, #88]
  406d28:	ldr	x0, [sp, #80]
  406d2c:	ldrsb	w0, [x0]
  406d30:	cmp	w0, #0x2c
  406d34:	b.ne	406d40 <ferror@plt+0x4630>  // b.any
  406d38:	ldr	x0, [sp, #80]
  406d3c:	str	x0, [sp, #64]
  406d40:	ldr	x0, [sp, #80]
  406d44:	add	x0, x0, #0x1
  406d48:	ldrsb	w0, [x0]
  406d4c:	cmp	w0, #0x0
  406d50:	b.ne	406d60 <ferror@plt+0x4650>  // b.any
  406d54:	ldr	x0, [sp, #80]
  406d58:	add	x0, x0, #0x1
  406d5c:	str	x0, [sp, #64]
  406d60:	ldr	x0, [sp, #88]
  406d64:	cmp	x0, #0x0
  406d68:	b.eq	406e08 <ferror@plt+0x46f8>  // b.none
  406d6c:	ldr	x0, [sp, #64]
  406d70:	cmp	x0, #0x0
  406d74:	b.eq	406e08 <ferror@plt+0x46f8>  // b.none
  406d78:	ldr	x1, [sp, #64]
  406d7c:	ldr	x0, [sp, #88]
  406d80:	cmp	x1, x0
  406d84:	b.hi	406d90 <ferror@plt+0x4680>  // b.pmore
  406d88:	mov	w0, #0xffffffff            	// #-1
  406d8c:	b	406e40 <ferror@plt+0x4730>
  406d90:	ldr	x1, [sp, #64]
  406d94:	ldr	x0, [sp, #88]
  406d98:	sub	x0, x1, x0
  406d9c:	ldr	x2, [sp, #16]
  406da0:	mov	x1, x0
  406da4:	ldr	x0, [sp, #88]
  406da8:	blr	x2
  406dac:	str	w0, [sp, #60]
  406db0:	ldr	w0, [sp, #60]
  406db4:	cmn	w0, #0x1
  406db8:	b.ne	406dc4 <ferror@plt+0x46b4>  // b.any
  406dbc:	mov	w0, #0xffffffff            	// #-1
  406dc0:	b	406e40 <ferror@plt+0x4730>
  406dc4:	ldr	x0, [sp, #72]
  406dc8:	add	x1, x0, #0x1
  406dcc:	str	x1, [sp, #72]
  406dd0:	lsl	x0, x0, #2
  406dd4:	ldr	x1, [sp, #32]
  406dd8:	add	x0, x1, x0
  406ddc:	ldr	w1, [sp, #60]
  406de0:	str	w1, [x0]
  406de4:	str	xzr, [sp, #88]
  406de8:	ldr	x0, [sp, #64]
  406dec:	cmp	x0, #0x0
  406df0:	b.eq	406e0c <ferror@plt+0x46fc>  // b.none
  406df4:	ldr	x0, [sp, #64]
  406df8:	ldrsb	w0, [x0]
  406dfc:	cmp	w0, #0x0
  406e00:	b.eq	406e38 <ferror@plt+0x4728>  // b.none
  406e04:	b	406e0c <ferror@plt+0x46fc>
  406e08:	nop
  406e0c:	ldr	x0, [sp, #80]
  406e10:	add	x0, x0, #0x1
  406e14:	str	x0, [sp, #80]
  406e18:	ldr	x0, [sp, #80]
  406e1c:	cmp	x0, #0x0
  406e20:	b.eq	406e3c <ferror@plt+0x472c>  // b.none
  406e24:	ldr	x0, [sp, #80]
  406e28:	ldrsb	w0, [x0]
  406e2c:	cmp	w0, #0x0
  406e30:	b.ne	406cf8 <ferror@plt+0x45e8>  // b.any
  406e34:	b	406e3c <ferror@plt+0x472c>
  406e38:	nop
  406e3c:	ldr	x0, [sp, #72]
  406e40:	ldp	x29, x30, [sp], #96
  406e44:	ret
  406e48:	stp	x29, x30, [sp, #-80]!
  406e4c:	mov	x29, sp
  406e50:	str	x0, [sp, #56]
  406e54:	str	x1, [sp, #48]
  406e58:	str	x2, [sp, #40]
  406e5c:	str	x3, [sp, #32]
  406e60:	str	x4, [sp, #24]
  406e64:	ldr	x0, [sp, #56]
  406e68:	cmp	x0, #0x0
  406e6c:	b.eq	406ea0 <ferror@plt+0x4790>  // b.none
  406e70:	ldr	x0, [sp, #56]
  406e74:	ldrsb	w0, [x0]
  406e78:	cmp	w0, #0x0
  406e7c:	b.eq	406ea0 <ferror@plt+0x4790>  // b.none
  406e80:	ldr	x0, [sp, #32]
  406e84:	cmp	x0, #0x0
  406e88:	b.eq	406ea0 <ferror@plt+0x4790>  // b.none
  406e8c:	ldr	x0, [sp, #32]
  406e90:	ldr	x0, [x0]
  406e94:	ldr	x1, [sp, #40]
  406e98:	cmp	x1, x0
  406e9c:	b.cs	406ea8 <ferror@plt+0x4798>  // b.hs, b.nlast
  406ea0:	mov	w0, #0xffffffff            	// #-1
  406ea4:	b	406f3c <ferror@plt+0x482c>
  406ea8:	ldr	x0, [sp, #56]
  406eac:	ldrsb	w0, [x0]
  406eb0:	cmp	w0, #0x2b
  406eb4:	b.ne	406ec8 <ferror@plt+0x47b8>  // b.any
  406eb8:	ldr	x0, [sp, #56]
  406ebc:	add	x0, x0, #0x1
  406ec0:	str	x0, [sp, #72]
  406ec4:	b	406ed8 <ferror@plt+0x47c8>
  406ec8:	ldr	x0, [sp, #56]
  406ecc:	str	x0, [sp, #72]
  406ed0:	ldr	x0, [sp, #32]
  406ed4:	str	xzr, [x0]
  406ed8:	ldr	x0, [sp, #32]
  406edc:	ldr	x0, [x0]
  406ee0:	lsl	x0, x0, #2
  406ee4:	ldr	x1, [sp, #48]
  406ee8:	add	x4, x1, x0
  406eec:	ldr	x0, [sp, #32]
  406ef0:	ldr	x0, [x0]
  406ef4:	ldr	x1, [sp, #40]
  406ef8:	sub	x0, x1, x0
  406efc:	ldr	x3, [sp, #24]
  406f00:	mov	x2, x0
  406f04:	mov	x1, x4
  406f08:	ldr	x0, [sp, #72]
  406f0c:	bl	406c84 <ferror@plt+0x4574>
  406f10:	str	w0, [sp, #68]
  406f14:	ldr	w0, [sp, #68]
  406f18:	cmp	w0, #0x0
  406f1c:	b.le	406f38 <ferror@plt+0x4828>
  406f20:	ldr	x0, [sp, #32]
  406f24:	ldr	x1, [x0]
  406f28:	ldrsw	x0, [sp, #68]
  406f2c:	add	x1, x1, x0
  406f30:	ldr	x0, [sp, #32]
  406f34:	str	x1, [x0]
  406f38:	ldr	w0, [sp, #68]
  406f3c:	ldp	x29, x30, [sp], #80
  406f40:	ret
  406f44:	stp	x29, x30, [sp, #-80]!
  406f48:	mov	x29, sp
  406f4c:	str	x0, [sp, #40]
  406f50:	str	x1, [sp, #32]
  406f54:	str	x2, [sp, #24]
  406f58:	str	xzr, [sp, #72]
  406f5c:	ldr	x0, [sp, #40]
  406f60:	cmp	x0, #0x0
  406f64:	b.eq	406f80 <ferror@plt+0x4870>  // b.none
  406f68:	ldr	x0, [sp, #24]
  406f6c:	cmp	x0, #0x0
  406f70:	b.eq	406f80 <ferror@plt+0x4870>  // b.none
  406f74:	ldr	x0, [sp, #32]
  406f78:	cmp	x0, #0x0
  406f7c:	b.ne	406f88 <ferror@plt+0x4878>  // b.any
  406f80:	mov	w0, #0xffffffea            	// #-22
  406f84:	b	407104 <ferror@plt+0x49f4>
  406f88:	ldr	x0, [sp, #40]
  406f8c:	str	x0, [sp, #64]
  406f90:	b	4070dc <ferror@plt+0x49cc>
  406f94:	str	xzr, [sp, #56]
  406f98:	ldr	x0, [sp, #72]
  406f9c:	cmp	x0, #0x0
  406fa0:	b.ne	406fac <ferror@plt+0x489c>  // b.any
  406fa4:	ldr	x0, [sp, #64]
  406fa8:	str	x0, [sp, #72]
  406fac:	ldr	x0, [sp, #64]
  406fb0:	ldrsb	w0, [x0]
  406fb4:	cmp	w0, #0x2c
  406fb8:	b.ne	406fc4 <ferror@plt+0x48b4>  // b.any
  406fbc:	ldr	x0, [sp, #64]
  406fc0:	str	x0, [sp, #56]
  406fc4:	ldr	x0, [sp, #64]
  406fc8:	add	x0, x0, #0x1
  406fcc:	ldrsb	w0, [x0]
  406fd0:	cmp	w0, #0x0
  406fd4:	b.ne	406fe4 <ferror@plt+0x48d4>  // b.any
  406fd8:	ldr	x0, [sp, #64]
  406fdc:	add	x0, x0, #0x1
  406fe0:	str	x0, [sp, #56]
  406fe4:	ldr	x0, [sp, #72]
  406fe8:	cmp	x0, #0x0
  406fec:	b.eq	4070cc <ferror@plt+0x49bc>  // b.none
  406ff0:	ldr	x0, [sp, #56]
  406ff4:	cmp	x0, #0x0
  406ff8:	b.eq	4070cc <ferror@plt+0x49bc>  // b.none
  406ffc:	ldr	x1, [sp, #56]
  407000:	ldr	x0, [sp, #72]
  407004:	cmp	x1, x0
  407008:	b.hi	407014 <ferror@plt+0x4904>  // b.pmore
  40700c:	mov	w0, #0xffffffff            	// #-1
  407010:	b	407104 <ferror@plt+0x49f4>
  407014:	ldr	x1, [sp, #56]
  407018:	ldr	x0, [sp, #72]
  40701c:	sub	x0, x1, x0
  407020:	ldr	x2, [sp, #24]
  407024:	mov	x1, x0
  407028:	ldr	x0, [sp, #72]
  40702c:	blr	x2
  407030:	str	w0, [sp, #52]
  407034:	ldr	w0, [sp, #52]
  407038:	cmp	w0, #0x0
  40703c:	b.ge	407048 <ferror@plt+0x4938>  // b.tcont
  407040:	ldr	w0, [sp, #52]
  407044:	b	407104 <ferror@plt+0x49f4>
  407048:	ldr	w0, [sp, #52]
  40704c:	add	w1, w0, #0x7
  407050:	cmp	w0, #0x0
  407054:	csel	w0, w1, w0, lt  // lt = tstop
  407058:	asr	w0, w0, #3
  40705c:	mov	w3, w0
  407060:	sxtw	x0, w3
  407064:	ldr	x1, [sp, #32]
  407068:	add	x0, x1, x0
  40706c:	ldrsb	w2, [x0]
  407070:	ldr	w0, [sp, #52]
  407074:	negs	w1, w0
  407078:	and	w0, w0, #0x7
  40707c:	and	w1, w1, #0x7
  407080:	csneg	w0, w0, w1, mi  // mi = first
  407084:	mov	w1, #0x1                   	// #1
  407088:	lsl	w0, w1, w0
  40708c:	sxtb	w1, w0
  407090:	sxtw	x0, w3
  407094:	ldr	x3, [sp, #32]
  407098:	add	x0, x3, x0
  40709c:	orr	w1, w2, w1
  4070a0:	sxtb	w1, w1
  4070a4:	strb	w1, [x0]
  4070a8:	str	xzr, [sp, #72]
  4070ac:	ldr	x0, [sp, #56]
  4070b0:	cmp	x0, #0x0
  4070b4:	b.eq	4070d0 <ferror@plt+0x49c0>  // b.none
  4070b8:	ldr	x0, [sp, #56]
  4070bc:	ldrsb	w0, [x0]
  4070c0:	cmp	w0, #0x0
  4070c4:	b.eq	4070fc <ferror@plt+0x49ec>  // b.none
  4070c8:	b	4070d0 <ferror@plt+0x49c0>
  4070cc:	nop
  4070d0:	ldr	x0, [sp, #64]
  4070d4:	add	x0, x0, #0x1
  4070d8:	str	x0, [sp, #64]
  4070dc:	ldr	x0, [sp, #64]
  4070e0:	cmp	x0, #0x0
  4070e4:	b.eq	407100 <ferror@plt+0x49f0>  // b.none
  4070e8:	ldr	x0, [sp, #64]
  4070ec:	ldrsb	w0, [x0]
  4070f0:	cmp	w0, #0x0
  4070f4:	b.ne	406f94 <ferror@plt+0x4884>  // b.any
  4070f8:	b	407100 <ferror@plt+0x49f0>
  4070fc:	nop
  407100:	mov	w0, #0x0                   	// #0
  407104:	ldp	x29, x30, [sp], #80
  407108:	ret
  40710c:	stp	x29, x30, [sp, #-80]!
  407110:	mov	x29, sp
  407114:	str	x0, [sp, #40]
  407118:	str	x1, [sp, #32]
  40711c:	str	x2, [sp, #24]
  407120:	str	xzr, [sp, #72]
  407124:	ldr	x0, [sp, #40]
  407128:	cmp	x0, #0x0
  40712c:	b.eq	407148 <ferror@plt+0x4a38>  // b.none
  407130:	ldr	x0, [sp, #24]
  407134:	cmp	x0, #0x0
  407138:	b.eq	407148 <ferror@plt+0x4a38>  // b.none
  40713c:	ldr	x0, [sp, #32]
  407140:	cmp	x0, #0x0
  407144:	b.ne	407150 <ferror@plt+0x4a40>  // b.any
  407148:	mov	w0, #0xffffffea            	// #-22
  40714c:	b	407284 <ferror@plt+0x4b74>
  407150:	ldr	x0, [sp, #40]
  407154:	str	x0, [sp, #64]
  407158:	b	40725c <ferror@plt+0x4b4c>
  40715c:	str	xzr, [sp, #56]
  407160:	ldr	x0, [sp, #72]
  407164:	cmp	x0, #0x0
  407168:	b.ne	407174 <ferror@plt+0x4a64>  // b.any
  40716c:	ldr	x0, [sp, #64]
  407170:	str	x0, [sp, #72]
  407174:	ldr	x0, [sp, #64]
  407178:	ldrsb	w0, [x0]
  40717c:	cmp	w0, #0x2c
  407180:	b.ne	40718c <ferror@plt+0x4a7c>  // b.any
  407184:	ldr	x0, [sp, #64]
  407188:	str	x0, [sp, #56]
  40718c:	ldr	x0, [sp, #64]
  407190:	add	x0, x0, #0x1
  407194:	ldrsb	w0, [x0]
  407198:	cmp	w0, #0x0
  40719c:	b.ne	4071ac <ferror@plt+0x4a9c>  // b.any
  4071a0:	ldr	x0, [sp, #64]
  4071a4:	add	x0, x0, #0x1
  4071a8:	str	x0, [sp, #56]
  4071ac:	ldr	x0, [sp, #72]
  4071b0:	cmp	x0, #0x0
  4071b4:	b.eq	40724c <ferror@plt+0x4b3c>  // b.none
  4071b8:	ldr	x0, [sp, #56]
  4071bc:	cmp	x0, #0x0
  4071c0:	b.eq	40724c <ferror@plt+0x4b3c>  // b.none
  4071c4:	ldr	x1, [sp, #56]
  4071c8:	ldr	x0, [sp, #72]
  4071cc:	cmp	x1, x0
  4071d0:	b.hi	4071dc <ferror@plt+0x4acc>  // b.pmore
  4071d4:	mov	w0, #0xffffffff            	// #-1
  4071d8:	b	407284 <ferror@plt+0x4b74>
  4071dc:	ldr	x1, [sp, #56]
  4071e0:	ldr	x0, [sp, #72]
  4071e4:	sub	x0, x1, x0
  4071e8:	ldr	x2, [sp, #24]
  4071ec:	mov	x1, x0
  4071f0:	ldr	x0, [sp, #72]
  4071f4:	blr	x2
  4071f8:	str	x0, [sp, #48]
  4071fc:	ldr	x0, [sp, #48]
  407200:	cmp	x0, #0x0
  407204:	b.ge	407210 <ferror@plt+0x4b00>  // b.tcont
  407208:	ldr	x0, [sp, #48]
  40720c:	b	407284 <ferror@plt+0x4b74>
  407210:	ldr	x0, [sp, #32]
  407214:	ldr	x1, [x0]
  407218:	ldr	x0, [sp, #48]
  40721c:	orr	x1, x1, x0
  407220:	ldr	x0, [sp, #32]
  407224:	str	x1, [x0]
  407228:	str	xzr, [sp, #72]
  40722c:	ldr	x0, [sp, #56]
  407230:	cmp	x0, #0x0
  407234:	b.eq	407250 <ferror@plt+0x4b40>  // b.none
  407238:	ldr	x0, [sp, #56]
  40723c:	ldrsb	w0, [x0]
  407240:	cmp	w0, #0x0
  407244:	b.eq	40727c <ferror@plt+0x4b6c>  // b.none
  407248:	b	407250 <ferror@plt+0x4b40>
  40724c:	nop
  407250:	ldr	x0, [sp, #64]
  407254:	add	x0, x0, #0x1
  407258:	str	x0, [sp, #64]
  40725c:	ldr	x0, [sp, #64]
  407260:	cmp	x0, #0x0
  407264:	b.eq	407280 <ferror@plt+0x4b70>  // b.none
  407268:	ldr	x0, [sp, #64]
  40726c:	ldrsb	w0, [x0]
  407270:	cmp	w0, #0x0
  407274:	b.ne	40715c <ferror@plt+0x4a4c>  // b.any
  407278:	b	407280 <ferror@plt+0x4b70>
  40727c:	nop
  407280:	mov	w0, #0x0                   	// #0
  407284:	ldp	x29, x30, [sp], #80
  407288:	ret
  40728c:	stp	x29, x30, [sp, #-64]!
  407290:	mov	x29, sp
  407294:	str	x0, [sp, #40]
  407298:	str	x1, [sp, #32]
  40729c:	str	x2, [sp, #24]
  4072a0:	str	w3, [sp, #20]
  4072a4:	str	xzr, [sp, #56]
  4072a8:	ldr	x0, [sp, #40]
  4072ac:	cmp	x0, #0x0
  4072b0:	b.ne	4072bc <ferror@plt+0x4bac>  // b.any
  4072b4:	mov	w0, #0x0                   	// #0
  4072b8:	b	407498 <ferror@plt+0x4d88>
  4072bc:	ldr	x0, [sp, #32]
  4072c0:	ldr	w1, [sp, #20]
  4072c4:	str	w1, [x0]
  4072c8:	ldr	x0, [sp, #32]
  4072cc:	ldr	w1, [x0]
  4072d0:	ldr	x0, [sp, #24]
  4072d4:	str	w1, [x0]
  4072d8:	bl	402660 <__errno_location@plt>
  4072dc:	str	wzr, [x0]
  4072e0:	ldr	x0, [sp, #40]
  4072e4:	ldrsb	w0, [x0]
  4072e8:	cmp	w0, #0x3a
  4072ec:	b.ne	407360 <ferror@plt+0x4c50>  // b.any
  4072f0:	ldr	x0, [sp, #40]
  4072f4:	add	x0, x0, #0x1
  4072f8:	str	x0, [sp, #40]
  4072fc:	add	x0, sp, #0x38
  407300:	mov	w2, #0xa                   	// #10
  407304:	mov	x1, x0
  407308:	ldr	x0, [sp, #40]
  40730c:	bl	4024e0 <strtol@plt>
  407310:	mov	w1, w0
  407314:	ldr	x0, [sp, #24]
  407318:	str	w1, [x0]
  40731c:	bl	402660 <__errno_location@plt>
  407320:	ldr	w0, [x0]
  407324:	cmp	w0, #0x0
  407328:	b.ne	407358 <ferror@plt+0x4c48>  // b.any
  40732c:	ldr	x0, [sp, #56]
  407330:	cmp	x0, #0x0
  407334:	b.eq	407358 <ferror@plt+0x4c48>  // b.none
  407338:	ldr	x0, [sp, #56]
  40733c:	ldrsb	w0, [x0]
  407340:	cmp	w0, #0x0
  407344:	b.ne	407358 <ferror@plt+0x4c48>  // b.any
  407348:	ldr	x0, [sp, #56]
  40734c:	ldr	x1, [sp, #40]
  407350:	cmp	x1, x0
  407354:	b.ne	407494 <ferror@plt+0x4d84>  // b.any
  407358:	mov	w0, #0xffffffff            	// #-1
  40735c:	b	407498 <ferror@plt+0x4d88>
  407360:	add	x0, sp, #0x38
  407364:	mov	w2, #0xa                   	// #10
  407368:	mov	x1, x0
  40736c:	ldr	x0, [sp, #40]
  407370:	bl	4024e0 <strtol@plt>
  407374:	mov	w1, w0
  407378:	ldr	x0, [sp, #32]
  40737c:	str	w1, [x0]
  407380:	ldr	x0, [sp, #32]
  407384:	ldr	w1, [x0]
  407388:	ldr	x0, [sp, #24]
  40738c:	str	w1, [x0]
  407390:	bl	402660 <__errno_location@plt>
  407394:	ldr	w0, [x0]
  407398:	cmp	w0, #0x0
  40739c:	b.ne	4073bc <ferror@plt+0x4cac>  // b.any
  4073a0:	ldr	x0, [sp, #56]
  4073a4:	cmp	x0, #0x0
  4073a8:	b.eq	4073bc <ferror@plt+0x4cac>  // b.none
  4073ac:	ldr	x0, [sp, #56]
  4073b0:	ldr	x1, [sp, #40]
  4073b4:	cmp	x1, x0
  4073b8:	b.ne	4073c4 <ferror@plt+0x4cb4>  // b.any
  4073bc:	mov	w0, #0xffffffff            	// #-1
  4073c0:	b	407498 <ferror@plt+0x4d88>
  4073c4:	ldr	x0, [sp, #56]
  4073c8:	ldrsb	w0, [x0]
  4073cc:	cmp	w0, #0x3a
  4073d0:	b.ne	4073f8 <ferror@plt+0x4ce8>  // b.any
  4073d4:	ldr	x0, [sp, #56]
  4073d8:	add	x0, x0, #0x1
  4073dc:	ldrsb	w0, [x0]
  4073e0:	cmp	w0, #0x0
  4073e4:	b.ne	4073f8 <ferror@plt+0x4ce8>  // b.any
  4073e8:	ldr	x0, [sp, #24]
  4073ec:	ldr	w1, [sp, #20]
  4073f0:	str	w1, [x0]
  4073f4:	b	407494 <ferror@plt+0x4d84>
  4073f8:	ldr	x0, [sp, #56]
  4073fc:	ldrsb	w0, [x0]
  407400:	cmp	w0, #0x2d
  407404:	b.eq	407418 <ferror@plt+0x4d08>  // b.none
  407408:	ldr	x0, [sp, #56]
  40740c:	ldrsb	w0, [x0]
  407410:	cmp	w0, #0x3a
  407414:	b.ne	407494 <ferror@plt+0x4d84>  // b.any
  407418:	ldr	x0, [sp, #56]
  40741c:	add	x0, x0, #0x1
  407420:	str	x0, [sp, #40]
  407424:	str	xzr, [sp, #56]
  407428:	bl	402660 <__errno_location@plt>
  40742c:	str	wzr, [x0]
  407430:	add	x0, sp, #0x38
  407434:	mov	w2, #0xa                   	// #10
  407438:	mov	x1, x0
  40743c:	ldr	x0, [sp, #40]
  407440:	bl	4024e0 <strtol@plt>
  407444:	mov	w1, w0
  407448:	ldr	x0, [sp, #24]
  40744c:	str	w1, [x0]
  407450:	bl	402660 <__errno_location@plt>
  407454:	ldr	w0, [x0]
  407458:	cmp	w0, #0x0
  40745c:	b.ne	40748c <ferror@plt+0x4d7c>  // b.any
  407460:	ldr	x0, [sp, #56]
  407464:	cmp	x0, #0x0
  407468:	b.eq	40748c <ferror@plt+0x4d7c>  // b.none
  40746c:	ldr	x0, [sp, #56]
  407470:	ldrsb	w0, [x0]
  407474:	cmp	w0, #0x0
  407478:	b.ne	40748c <ferror@plt+0x4d7c>  // b.any
  40747c:	ldr	x0, [sp, #56]
  407480:	ldr	x1, [sp, #40]
  407484:	cmp	x1, x0
  407488:	b.ne	407494 <ferror@plt+0x4d84>  // b.any
  40748c:	mov	w0, #0xffffffff            	// #-1
  407490:	b	407498 <ferror@plt+0x4d88>
  407494:	mov	w0, #0x0                   	// #0
  407498:	ldp	x29, x30, [sp], #64
  40749c:	ret
  4074a0:	sub	sp, sp, #0x20
  4074a4:	str	x0, [sp, #8]
  4074a8:	str	x1, [sp]
  4074ac:	ldr	x0, [sp, #8]
  4074b0:	str	x0, [sp, #24]
  4074b4:	ldr	x0, [sp]
  4074b8:	str	xzr, [x0]
  4074bc:	b	4074cc <ferror@plt+0x4dbc>
  4074c0:	ldr	x0, [sp, #24]
  4074c4:	add	x0, x0, #0x1
  4074c8:	str	x0, [sp, #24]
  4074cc:	ldr	x0, [sp, #24]
  4074d0:	cmp	x0, #0x0
  4074d4:	b.eq	4074fc <ferror@plt+0x4dec>  // b.none
  4074d8:	ldr	x0, [sp, #24]
  4074dc:	ldrsb	w0, [x0]
  4074e0:	cmp	w0, #0x2f
  4074e4:	b.ne	4074fc <ferror@plt+0x4dec>  // b.any
  4074e8:	ldr	x0, [sp, #24]
  4074ec:	add	x0, x0, #0x1
  4074f0:	ldrsb	w0, [x0]
  4074f4:	cmp	w0, #0x2f
  4074f8:	b.eq	4074c0 <ferror@plt+0x4db0>  // b.none
  4074fc:	ldr	x0, [sp, #24]
  407500:	cmp	x0, #0x0
  407504:	b.eq	407518 <ferror@plt+0x4e08>  // b.none
  407508:	ldr	x0, [sp, #24]
  40750c:	ldrsb	w0, [x0]
  407510:	cmp	w0, #0x0
  407514:	b.ne	407520 <ferror@plt+0x4e10>  // b.any
  407518:	mov	x0, #0x0                   	// #0
  40751c:	b	407580 <ferror@plt+0x4e70>
  407520:	ldr	x0, [sp]
  407524:	mov	x1, #0x1                   	// #1
  407528:	str	x1, [x0]
  40752c:	ldr	x0, [sp, #24]
  407530:	add	x0, x0, #0x1
  407534:	str	x0, [sp, #16]
  407538:	b	40755c <ferror@plt+0x4e4c>
  40753c:	ldr	x0, [sp]
  407540:	ldr	x0, [x0]
  407544:	add	x1, x0, #0x1
  407548:	ldr	x0, [sp]
  40754c:	str	x1, [x0]
  407550:	ldr	x0, [sp, #16]
  407554:	add	x0, x0, #0x1
  407558:	str	x0, [sp, #16]
  40755c:	ldr	x0, [sp, #16]
  407560:	ldrsb	w0, [x0]
  407564:	cmp	w0, #0x0
  407568:	b.eq	40757c <ferror@plt+0x4e6c>  // b.none
  40756c:	ldr	x0, [sp, #16]
  407570:	ldrsb	w0, [x0]
  407574:	cmp	w0, #0x2f
  407578:	b.ne	40753c <ferror@plt+0x4e2c>  // b.any
  40757c:	ldr	x0, [sp, #24]
  407580:	add	sp, sp, #0x20
  407584:	ret
  407588:	stp	x29, x30, [sp, #-64]!
  40758c:	mov	x29, sp
  407590:	str	x0, [sp, #24]
  407594:	str	x1, [sp, #16]
  407598:	b	407698 <ferror@plt+0x4f88>
  40759c:	add	x0, sp, #0x28
  4075a0:	mov	x1, x0
  4075a4:	ldr	x0, [sp, #24]
  4075a8:	bl	4074a0 <ferror@plt+0x4d90>
  4075ac:	str	x0, [sp, #56]
  4075b0:	add	x0, sp, #0x20
  4075b4:	mov	x1, x0
  4075b8:	ldr	x0, [sp, #16]
  4075bc:	bl	4074a0 <ferror@plt+0x4d90>
  4075c0:	str	x0, [sp, #48]
  4075c4:	ldr	x1, [sp, #40]
  4075c8:	ldr	x0, [sp, #32]
  4075cc:	add	x0, x1, x0
  4075d0:	cmp	x0, #0x0
  4075d4:	b.ne	4075e0 <ferror@plt+0x4ed0>  // b.any
  4075d8:	mov	w0, #0x1                   	// #1
  4075dc:	b	4076b4 <ferror@plt+0x4fa4>
  4075e0:	ldr	x1, [sp, #40]
  4075e4:	ldr	x0, [sp, #32]
  4075e8:	add	x0, x1, x0
  4075ec:	cmp	x0, #0x1
  4075f0:	b.ne	407634 <ferror@plt+0x4f24>  // b.any
  4075f4:	ldr	x0, [sp, #56]
  4075f8:	cmp	x0, #0x0
  4075fc:	b.eq	407610 <ferror@plt+0x4f00>  // b.none
  407600:	ldr	x0, [sp, #56]
  407604:	ldrsb	w0, [x0]
  407608:	cmp	w0, #0x2f
  40760c:	b.eq	40762c <ferror@plt+0x4f1c>  // b.none
  407610:	ldr	x0, [sp, #48]
  407614:	cmp	x0, #0x0
  407618:	b.eq	407634 <ferror@plt+0x4f24>  // b.none
  40761c:	ldr	x0, [sp, #48]
  407620:	ldrsb	w0, [x0]
  407624:	cmp	w0, #0x2f
  407628:	b.ne	407634 <ferror@plt+0x4f24>  // b.any
  40762c:	mov	w0, #0x1                   	// #1
  407630:	b	4076b4 <ferror@plt+0x4fa4>
  407634:	ldr	x0, [sp, #56]
  407638:	cmp	x0, #0x0
  40763c:	b.eq	4076b0 <ferror@plt+0x4fa0>  // b.none
  407640:	ldr	x0, [sp, #48]
  407644:	cmp	x0, #0x0
  407648:	b.eq	4076b0 <ferror@plt+0x4fa0>  // b.none
  40764c:	ldr	x1, [sp, #40]
  407650:	ldr	x0, [sp, #32]
  407654:	cmp	x1, x0
  407658:	b.ne	4076b0 <ferror@plt+0x4fa0>  // b.any
  40765c:	ldr	x0, [sp, #40]
  407660:	mov	x2, x0
  407664:	ldr	x1, [sp, #48]
  407668:	ldr	x0, [sp, #56]
  40766c:	bl	402350 <strncmp@plt>
  407670:	cmp	w0, #0x0
  407674:	b.ne	4076b0 <ferror@plt+0x4fa0>  // b.any
  407678:	ldr	x0, [sp, #40]
  40767c:	ldr	x1, [sp, #56]
  407680:	add	x0, x1, x0
  407684:	str	x0, [sp, #24]
  407688:	ldr	x0, [sp, #32]
  40768c:	ldr	x1, [sp, #48]
  407690:	add	x0, x1, x0
  407694:	str	x0, [sp, #16]
  407698:	ldr	x0, [sp, #24]
  40769c:	cmp	x0, #0x0
  4076a0:	b.eq	4076b0 <ferror@plt+0x4fa0>  // b.none
  4076a4:	ldr	x0, [sp, #16]
  4076a8:	cmp	x0, #0x0
  4076ac:	b.ne	40759c <ferror@plt+0x4e8c>  // b.any
  4076b0:	mov	w0, #0x0                   	// #0
  4076b4:	ldp	x29, x30, [sp], #64
  4076b8:	ret
  4076bc:	stp	x29, x30, [sp, #-64]!
  4076c0:	mov	x29, sp
  4076c4:	str	x0, [sp, #40]
  4076c8:	str	x1, [sp, #32]
  4076cc:	str	x2, [sp, #24]
  4076d0:	ldr	x0, [sp, #40]
  4076d4:	cmp	x0, #0x0
  4076d8:	b.ne	4076f8 <ferror@plt+0x4fe8>  // b.any
  4076dc:	ldr	x0, [sp, #32]
  4076e0:	cmp	x0, #0x0
  4076e4:	b.ne	4076f8 <ferror@plt+0x4fe8>  // b.any
  4076e8:	adrp	x0, 408000 <ferror@plt+0x58f0>
  4076ec:	add	x0, x0, #0xbf8
  4076f0:	bl	4023e0 <strdup@plt>
  4076f4:	b	40781c <ferror@plt+0x510c>
  4076f8:	ldr	x0, [sp, #40]
  4076fc:	cmp	x0, #0x0
  407700:	b.ne	407714 <ferror@plt+0x5004>  // b.any
  407704:	ldr	x1, [sp, #24]
  407708:	ldr	x0, [sp, #32]
  40770c:	bl	402570 <strndup@plt>
  407710:	b	40781c <ferror@plt+0x510c>
  407714:	ldr	x0, [sp, #32]
  407718:	cmp	x0, #0x0
  40771c:	b.ne	40772c <ferror@plt+0x501c>  // b.any
  407720:	ldr	x0, [sp, #40]
  407724:	bl	4023e0 <strdup@plt>
  407728:	b	40781c <ferror@plt+0x510c>
  40772c:	ldr	x0, [sp, #40]
  407730:	cmp	x0, #0x0
  407734:	b.ne	407758 <ferror@plt+0x5048>  // b.any
  407738:	adrp	x0, 408000 <ferror@plt+0x58f0>
  40773c:	add	x3, x0, #0xc58
  407740:	mov	w2, #0x383                 	// #899
  407744:	adrp	x0, 408000 <ferror@plt+0x58f0>
  407748:	add	x1, x0, #0xc00
  40774c:	adrp	x0, 408000 <ferror@plt+0x58f0>
  407750:	add	x0, x0, #0xc10
  407754:	bl	402650 <__assert_fail@plt>
  407758:	ldr	x0, [sp, #32]
  40775c:	cmp	x0, #0x0
  407760:	b.ne	407784 <ferror@plt+0x5074>  // b.any
  407764:	adrp	x0, 408000 <ferror@plt+0x58f0>
  407768:	add	x3, x0, #0xc58
  40776c:	mov	w2, #0x384                 	// #900
  407770:	adrp	x0, 408000 <ferror@plt+0x58f0>
  407774:	add	x1, x0, #0xc00
  407778:	adrp	x0, 408000 <ferror@plt+0x58f0>
  40777c:	add	x0, x0, #0xc18
  407780:	bl	402650 <__assert_fail@plt>
  407784:	ldr	x0, [sp, #40]
  407788:	bl	402170 <strlen@plt>
  40778c:	str	x0, [sp, #56]
  407790:	ldr	x0, [sp, #56]
  407794:	mvn	x0, x0
  407798:	ldr	x1, [sp, #24]
  40779c:	cmp	x1, x0
  4077a0:	b.ls	4077ac <ferror@plt+0x509c>  // b.plast
  4077a4:	mov	x0, #0x0                   	// #0
  4077a8:	b	40781c <ferror@plt+0x510c>
  4077ac:	ldr	x1, [sp, #56]
  4077b0:	ldr	x0, [sp, #24]
  4077b4:	add	x0, x1, x0
  4077b8:	add	x0, x0, #0x1
  4077bc:	bl	402330 <malloc@plt>
  4077c0:	str	x0, [sp, #48]
  4077c4:	ldr	x0, [sp, #48]
  4077c8:	cmp	x0, #0x0
  4077cc:	b.ne	4077d8 <ferror@plt+0x50c8>  // b.any
  4077d0:	mov	x0, #0x0                   	// #0
  4077d4:	b	40781c <ferror@plt+0x510c>
  4077d8:	ldr	x2, [sp, #56]
  4077dc:	ldr	x1, [sp, #40]
  4077e0:	ldr	x0, [sp, #48]
  4077e4:	bl	402120 <memcpy@plt>
  4077e8:	ldr	x1, [sp, #48]
  4077ec:	ldr	x0, [sp, #56]
  4077f0:	add	x0, x1, x0
  4077f4:	ldr	x2, [sp, #24]
  4077f8:	ldr	x1, [sp, #32]
  4077fc:	bl	402120 <memcpy@plt>
  407800:	ldr	x1, [sp, #56]
  407804:	ldr	x0, [sp, #24]
  407808:	add	x0, x1, x0
  40780c:	ldr	x1, [sp, #48]
  407810:	add	x0, x1, x0
  407814:	strb	wzr, [x0]
  407818:	ldr	x0, [sp, #48]
  40781c:	ldp	x29, x30, [sp], #64
  407820:	ret
  407824:	stp	x29, x30, [sp, #-32]!
  407828:	mov	x29, sp
  40782c:	str	x0, [sp, #24]
  407830:	str	x1, [sp, #16]
  407834:	ldr	x0, [sp, #16]
  407838:	cmp	x0, #0x0
  40783c:	b.eq	40784c <ferror@plt+0x513c>  // b.none
  407840:	ldr	x0, [sp, #16]
  407844:	bl	402170 <strlen@plt>
  407848:	b	407850 <ferror@plt+0x5140>
  40784c:	mov	x0, #0x0                   	// #0
  407850:	mov	x2, x0
  407854:	ldr	x1, [sp, #16]
  407858:	ldr	x0, [sp, #24]
  40785c:	bl	4076bc <ferror@plt+0x4fac>
  407860:	ldp	x29, x30, [sp], #32
  407864:	ret
  407868:	stp	x29, x30, [sp, #-304]!
  40786c:	mov	x29, sp
  407870:	str	x0, [sp, #56]
  407874:	str	x1, [sp, #48]
  407878:	str	x2, [sp, #256]
  40787c:	str	x3, [sp, #264]
  407880:	str	x4, [sp, #272]
  407884:	str	x5, [sp, #280]
  407888:	str	x6, [sp, #288]
  40788c:	str	x7, [sp, #296]
  407890:	str	q0, [sp, #128]
  407894:	str	q1, [sp, #144]
  407898:	str	q2, [sp, #160]
  40789c:	str	q3, [sp, #176]
  4078a0:	str	q4, [sp, #192]
  4078a4:	str	q5, [sp, #208]
  4078a8:	str	q6, [sp, #224]
  4078ac:	str	q7, [sp, #240]
  4078b0:	add	x0, sp, #0x130
  4078b4:	str	x0, [sp, #80]
  4078b8:	add	x0, sp, #0x130
  4078bc:	str	x0, [sp, #88]
  4078c0:	add	x0, sp, #0x100
  4078c4:	str	x0, [sp, #96]
  4078c8:	mov	w0, #0xffffffd0            	// #-48
  4078cc:	str	w0, [sp, #104]
  4078d0:	mov	w0, #0xffffff80            	// #-128
  4078d4:	str	w0, [sp, #108]
  4078d8:	add	x2, sp, #0x10
  4078dc:	add	x3, sp, #0x50
  4078e0:	ldp	x0, x1, [x3]
  4078e4:	stp	x0, x1, [x2]
  4078e8:	ldp	x0, x1, [x3, #16]
  4078ec:	stp	x0, x1, [x2, #16]
  4078f0:	add	x1, sp, #0x10
  4078f4:	add	x0, sp, #0x48
  4078f8:	mov	x2, x1
  4078fc:	ldr	x1, [sp, #48]
  407900:	bl	402560 <vasprintf@plt>
  407904:	str	w0, [sp, #124]
  407908:	ldr	w0, [sp, #124]
  40790c:	cmp	w0, #0x0
  407910:	b.ge	40791c <ferror@plt+0x520c>  // b.tcont
  407914:	mov	x0, #0x0                   	// #0
  407918:	b	407944 <ferror@plt+0x5234>
  40791c:	ldr	x0, [sp, #72]
  407920:	ldrsw	x1, [sp, #124]
  407924:	mov	x2, x1
  407928:	mov	x1, x0
  40792c:	ldr	x0, [sp, #56]
  407930:	bl	4076bc <ferror@plt+0x4fac>
  407934:	str	x0, [sp, #112]
  407938:	ldr	x0, [sp, #72]
  40793c:	bl	402520 <free@plt>
  407940:	ldr	x0, [sp, #112]
  407944:	ldp	x29, x30, [sp], #304
  407948:	ret
  40794c:	stp	x29, x30, [sp, #-48]!
  407950:	mov	x29, sp
  407954:	str	x0, [sp, #24]
  407958:	str	x1, [sp, #16]
  40795c:	str	wzr, [sp, #44]
  407960:	str	wzr, [sp, #40]
  407964:	b	4079d0 <ferror@plt+0x52c0>
  407968:	ldr	w0, [sp, #44]
  40796c:	cmp	w0, #0x0
  407970:	b.eq	40797c <ferror@plt+0x526c>  // b.none
  407974:	str	wzr, [sp, #44]
  407978:	b	4079c4 <ferror@plt+0x52b4>
  40797c:	ldrsw	x0, [sp, #40]
  407980:	ldr	x1, [sp, #24]
  407984:	add	x0, x1, x0
  407988:	ldrsb	w0, [x0]
  40798c:	cmp	w0, #0x5c
  407990:	b.ne	4079a0 <ferror@plt+0x5290>  // b.any
  407994:	mov	w0, #0x1                   	// #1
  407998:	str	w0, [sp, #44]
  40799c:	b	4079c4 <ferror@plt+0x52b4>
  4079a0:	ldrsw	x0, [sp, #40]
  4079a4:	ldr	x1, [sp, #24]
  4079a8:	add	x0, x1, x0
  4079ac:	ldrsb	w0, [x0]
  4079b0:	mov	w1, w0
  4079b4:	ldr	x0, [sp, #16]
  4079b8:	bl	402590 <strchr@plt>
  4079bc:	cmp	x0, #0x0
  4079c0:	b.ne	4079ec <ferror@plt+0x52dc>  // b.any
  4079c4:	ldr	w0, [sp, #40]
  4079c8:	add	w0, w0, #0x1
  4079cc:	str	w0, [sp, #40]
  4079d0:	ldrsw	x0, [sp, #40]
  4079d4:	ldr	x1, [sp, #24]
  4079d8:	add	x0, x1, x0
  4079dc:	ldrsb	w0, [x0]
  4079e0:	cmp	w0, #0x0
  4079e4:	b.ne	407968 <ferror@plt+0x5258>  // b.any
  4079e8:	b	4079f0 <ferror@plt+0x52e0>
  4079ec:	nop
  4079f0:	ldr	w1, [sp, #40]
  4079f4:	ldr	w0, [sp, #44]
  4079f8:	sub	w0, w1, w0
  4079fc:	sxtw	x0, w0
  407a00:	ldp	x29, x30, [sp], #48
  407a04:	ret
  407a08:	stp	x29, x30, [sp, #-64]!
  407a0c:	mov	x29, sp
  407a10:	str	x0, [sp, #40]
  407a14:	str	x1, [sp, #32]
  407a18:	str	x2, [sp, #24]
  407a1c:	str	w3, [sp, #20]
  407a20:	ldr	x0, [sp, #40]
  407a24:	ldr	x0, [x0]
  407a28:	str	x0, [sp, #56]
  407a2c:	ldr	x0, [sp, #56]
  407a30:	ldrsb	w0, [x0]
  407a34:	cmp	w0, #0x0
  407a38:	b.ne	407a78 <ferror@plt+0x5368>  // b.any
  407a3c:	ldr	x0, [sp, #40]
  407a40:	ldr	x0, [x0]
  407a44:	ldrsb	w0, [x0]
  407a48:	cmp	w0, #0x0
  407a4c:	b.eq	407a70 <ferror@plt+0x5360>  // b.none
  407a50:	adrp	x0, 408000 <ferror@plt+0x58f0>
  407a54:	add	x3, x0, #0xc68
  407a58:	mov	w2, #0x3c6                 	// #966
  407a5c:	adrp	x0, 408000 <ferror@plt+0x58f0>
  407a60:	add	x1, x0, #0xc00
  407a64:	adrp	x0, 408000 <ferror@plt+0x58f0>
  407a68:	add	x0, x0, #0xc20
  407a6c:	bl	402650 <__assert_fail@plt>
  407a70:	mov	x0, #0x0                   	// #0
  407a74:	b	407ca8 <ferror@plt+0x5598>
  407a78:	ldr	x1, [sp, #24]
  407a7c:	ldr	x0, [sp, #56]
  407a80:	bl	402580 <strspn@plt>
  407a84:	mov	x1, x0
  407a88:	ldr	x0, [sp, #56]
  407a8c:	add	x0, x0, x1
  407a90:	str	x0, [sp, #56]
  407a94:	ldr	x0, [sp, #56]
  407a98:	ldrsb	w0, [x0]
  407a9c:	cmp	w0, #0x0
  407aa0:	b.ne	407ab8 <ferror@plt+0x53a8>  // b.any
  407aa4:	ldr	x0, [sp, #40]
  407aa8:	ldr	x1, [sp, #56]
  407aac:	str	x1, [x0]
  407ab0:	mov	x0, #0x0                   	// #0
  407ab4:	b	407ca8 <ferror@plt+0x5598>
  407ab8:	ldr	w0, [sp, #20]
  407abc:	cmp	w0, #0x0
  407ac0:	b.eq	407bdc <ferror@plt+0x54cc>  // b.none
  407ac4:	ldr	x0, [sp, #56]
  407ac8:	ldrsb	w0, [x0]
  407acc:	mov	w1, w0
  407ad0:	adrp	x0, 408000 <ferror@plt+0x58f0>
  407ad4:	add	x0, x0, #0xc30
  407ad8:	bl	402590 <strchr@plt>
  407adc:	cmp	x0, #0x0
  407ae0:	b.eq	407bdc <ferror@plt+0x54cc>  // b.none
  407ae4:	ldr	x0, [sp, #56]
  407ae8:	ldrsb	w0, [x0]
  407aec:	strb	w0, [sp, #48]
  407af0:	strb	wzr, [sp, #49]
  407af4:	ldr	x0, [sp, #56]
  407af8:	add	x0, x0, #0x1
  407afc:	add	x1, sp, #0x30
  407b00:	bl	40794c <ferror@plt+0x523c>
  407b04:	mov	x1, x0
  407b08:	ldr	x0, [sp, #32]
  407b0c:	str	x1, [x0]
  407b10:	ldr	x0, [sp, #32]
  407b14:	ldr	x0, [x0]
  407b18:	add	x0, x0, #0x1
  407b1c:	ldr	x1, [sp, #56]
  407b20:	add	x0, x1, x0
  407b24:	ldrsb	w0, [x0]
  407b28:	cmp	w0, #0x0
  407b2c:	b.eq	407ba0 <ferror@plt+0x5490>  // b.none
  407b30:	ldr	x0, [sp, #32]
  407b34:	ldr	x0, [x0]
  407b38:	add	x0, x0, #0x1
  407b3c:	ldr	x1, [sp, #56]
  407b40:	add	x0, x1, x0
  407b44:	ldrsb	w1, [x0]
  407b48:	ldrsb	w0, [sp, #48]
  407b4c:	cmp	w1, w0
  407b50:	b.ne	407ba0 <ferror@plt+0x5490>  // b.any
  407b54:	ldr	x0, [sp, #32]
  407b58:	ldr	x0, [x0]
  407b5c:	add	x0, x0, #0x2
  407b60:	ldr	x1, [sp, #56]
  407b64:	add	x0, x1, x0
  407b68:	ldrsb	w0, [x0]
  407b6c:	cmp	w0, #0x0
  407b70:	b.eq	407bb4 <ferror@plt+0x54a4>  // b.none
  407b74:	ldr	x0, [sp, #32]
  407b78:	ldr	x0, [x0]
  407b7c:	add	x0, x0, #0x2
  407b80:	ldr	x1, [sp, #56]
  407b84:	add	x0, x1, x0
  407b88:	ldrsb	w0, [x0]
  407b8c:	mov	w1, w0
  407b90:	ldr	x0, [sp, #24]
  407b94:	bl	402590 <strchr@plt>
  407b98:	cmp	x0, #0x0
  407b9c:	b.ne	407bb4 <ferror@plt+0x54a4>  // b.any
  407ba0:	ldr	x0, [sp, #40]
  407ba4:	ldr	x1, [sp, #56]
  407ba8:	str	x1, [x0]
  407bac:	mov	x0, #0x0                   	// #0
  407bb0:	b	407ca8 <ferror@plt+0x5598>
  407bb4:	ldr	x0, [sp, #56]
  407bb8:	add	x1, x0, #0x1
  407bbc:	str	x1, [sp, #56]
  407bc0:	ldr	x1, [sp, #32]
  407bc4:	ldr	x1, [x1]
  407bc8:	add	x1, x1, #0x2
  407bcc:	add	x1, x0, x1
  407bd0:	ldr	x0, [sp, #40]
  407bd4:	str	x1, [x0]
  407bd8:	b	407ca4 <ferror@plt+0x5594>
  407bdc:	ldr	w0, [sp, #20]
  407be0:	cmp	w0, #0x0
  407be4:	b.eq	407c74 <ferror@plt+0x5564>  // b.none
  407be8:	ldr	x1, [sp, #24]
  407bec:	ldr	x0, [sp, #56]
  407bf0:	bl	40794c <ferror@plt+0x523c>
  407bf4:	mov	x1, x0
  407bf8:	ldr	x0, [sp, #32]
  407bfc:	str	x1, [x0]
  407c00:	ldr	x0, [sp, #32]
  407c04:	ldr	x0, [x0]
  407c08:	ldr	x1, [sp, #56]
  407c0c:	add	x0, x1, x0
  407c10:	ldrsb	w0, [x0]
  407c14:	cmp	w0, #0x0
  407c18:	b.eq	407c58 <ferror@plt+0x5548>  // b.none
  407c1c:	ldr	x0, [sp, #32]
  407c20:	ldr	x0, [x0]
  407c24:	ldr	x1, [sp, #56]
  407c28:	add	x0, x1, x0
  407c2c:	ldrsb	w0, [x0]
  407c30:	mov	w1, w0
  407c34:	ldr	x0, [sp, #24]
  407c38:	bl	402590 <strchr@plt>
  407c3c:	cmp	x0, #0x0
  407c40:	b.ne	407c58 <ferror@plt+0x5548>  // b.any
  407c44:	ldr	x0, [sp, #40]
  407c48:	ldr	x1, [sp, #56]
  407c4c:	str	x1, [x0]
  407c50:	mov	x0, #0x0                   	// #0
  407c54:	b	407ca8 <ferror@plt+0x5598>
  407c58:	ldr	x0, [sp, #32]
  407c5c:	ldr	x0, [x0]
  407c60:	ldr	x1, [sp, #56]
  407c64:	add	x1, x1, x0
  407c68:	ldr	x0, [sp, #40]
  407c6c:	str	x1, [x0]
  407c70:	b	407ca4 <ferror@plt+0x5594>
  407c74:	ldr	x1, [sp, #24]
  407c78:	ldr	x0, [sp, #56]
  407c7c:	bl	402630 <strcspn@plt>
  407c80:	mov	x1, x0
  407c84:	ldr	x0, [sp, #32]
  407c88:	str	x1, [x0]
  407c8c:	ldr	x0, [sp, #32]
  407c90:	ldr	x0, [x0]
  407c94:	ldr	x1, [sp, #56]
  407c98:	add	x1, x1, x0
  407c9c:	ldr	x0, [sp, #40]
  407ca0:	str	x1, [x0]
  407ca4:	ldr	x0, [sp, #56]
  407ca8:	ldp	x29, x30, [sp], #64
  407cac:	ret
  407cb0:	stp	x29, x30, [sp, #-48]!
  407cb4:	mov	x29, sp
  407cb8:	str	x0, [sp, #24]
  407cbc:	ldr	x0, [sp, #24]
  407cc0:	bl	402380 <fgetc@plt>
  407cc4:	str	w0, [sp, #44]
  407cc8:	ldr	w0, [sp, #44]
  407ccc:	cmn	w0, #0x1
  407cd0:	b.ne	407cdc <ferror@plt+0x55cc>  // b.any
  407cd4:	mov	w0, #0x1                   	// #1
  407cd8:	b	407cec <ferror@plt+0x55dc>
  407cdc:	ldr	w0, [sp, #44]
  407ce0:	cmp	w0, #0xa
  407ce4:	b.ne	407cbc <ferror@plt+0x55ac>  // b.any
  407ce8:	mov	w0, #0x0                   	// #0
  407cec:	ldp	x29, x30, [sp], #48
  407cf0:	ret
  407cf4:	nop
  407cf8:	stp	x29, x30, [sp, #-64]!
  407cfc:	mov	x29, sp
  407d00:	stp	x19, x20, [sp, #16]
  407d04:	adrp	x20, 419000 <ferror@plt+0x168f0>
  407d08:	add	x20, x20, #0xdd0
  407d0c:	stp	x21, x22, [sp, #32]
  407d10:	adrp	x21, 419000 <ferror@plt+0x168f0>
  407d14:	add	x21, x21, #0xdc8
  407d18:	sub	x20, x20, x21
  407d1c:	mov	w22, w0
  407d20:	stp	x23, x24, [sp, #48]
  407d24:	mov	x23, x1
  407d28:	mov	x24, x2
  407d2c:	bl	4020e8 <memcpy@plt-0x38>
  407d30:	cmp	xzr, x20, asr #3
  407d34:	b.eq	407d60 <ferror@plt+0x5650>  // b.none
  407d38:	asr	x20, x20, #3
  407d3c:	mov	x19, #0x0                   	// #0
  407d40:	ldr	x3, [x21, x19, lsl #3]
  407d44:	mov	x2, x24
  407d48:	add	x19, x19, #0x1
  407d4c:	mov	x1, x23
  407d50:	mov	w0, w22
  407d54:	blr	x3
  407d58:	cmp	x20, x19
  407d5c:	b.ne	407d40 <ferror@plt+0x5630>  // b.any
  407d60:	ldp	x19, x20, [sp, #16]
  407d64:	ldp	x21, x22, [sp, #32]
  407d68:	ldp	x23, x24, [sp, #48]
  407d6c:	ldp	x29, x30, [sp], #64
  407d70:	ret
  407d74:	nop
  407d78:	ret
  407d7c:	nop
  407d80:	adrp	x2, 41a000 <ferror@plt+0x178f0>
  407d84:	mov	x1, #0x0                   	// #0
  407d88:	ldr	x2, [x2, #776]
  407d8c:	b	402280 <__cxa_atexit@plt>
  407d90:	mov	x2, x1
  407d94:	mov	w1, w0
  407d98:	mov	w0, #0x0                   	// #0
  407d9c:	b	402610 <__fxstat@plt>

Disassembly of section .fini:

0000000000407da0 <.fini>:
  407da0:	stp	x29, x30, [sp, #-16]!
  407da4:	mov	x29, sp
  407da8:	ldp	x29, x30, [sp], #16
  407dac:	ret
