(declare-fun temp805_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp805_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp805_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp805_4 () (_ BitVec 64))
(declare-fun temp805_5 () (_ BitVec 64))
(declare-fun temp805_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp805_7 () (_ BitVec 64))
(declare-fun temp805_8 () (_ BitVec 64))
(declare-fun temp805_9 () (_ BitVec 64))
(declare-fun temp805_10 () (_ BitVec 64))
(declare-fun temp805_11 () (_ BitVec 64))
(declare-fun temp805_12 () (_ BitVec 64))
(declare-fun temp805_13 () (_ BitVec 64))
(declare-fun temp805_14 () (_ BitVec 64))
(declare-fun temp805_15 () (_ BitVec 64))
(declare-fun temp805_16 () (_ BitVec 64))
(declare-fun temp805_17 () (_ BitVec 64))
(declare-fun temp805_18 () (_ BitVec 64))
(declare-fun temp805_19 () (_ BitVec 64))
(declare-fun temp805_20 () (_ BitVec 64))
(declare-fun temp805_21 () (_ BitVec 64))
(declare-fun temp805_22 () (_ BitVec 64))
(declare-fun temp805_23 () (_ BitVec 64))
(declare-fun temp805_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(declare-fun temp805_25 () (_ BitVec 64))
(declare-fun var2692541 () (_ BitVec 64))
(declare-fun var2692553 () (_ BitVec 64))
(declare-fun temp805_26 () (_ BitVec 64))
(declare-fun var5903805 () (_ BitVec 64))
(declare-fun var5903817 () (_ BitVec 64))
(assert (= temp805_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp805_1)))
(assert (= temp805_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp805_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp805_3 #xffffffffffffffff))
(assert (= var71509 temp805_3))
(assert (= temp805_4 #x0000000000000000))
(assert (= temp805_5 temp805_4))
(assert (= temp805_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp805_5)))
(assert (= temp805_7 #x0000000000000001))
(assert (= temp805_8 temp805_7))
(assert (= temp805_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp805_8)))
(assert (= temp805_10 #x0000000000000002))
(assert (= temp805_11 temp805_10))
(assert (= temp805_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp805_11)))
(assert (= temp805_13 #x0000000000000003))
(assert (= temp805_14 temp805_13))
(assert (= temp805_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp805_14)))
(assert (= temp805_16 #x0000000000000004))
(assert (= temp805_17 temp805_16))
(assert (= temp805_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp805_17)))
(assert (= temp805_19 #x0000000000000005))
(assert (= temp805_20 temp805_19))
(assert (= temp805_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp805_20)))
(assert (= temp805_22 #x0000000000000000))
(assert (= temp805_23
   (ite (bvslt var71509 temp805_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp805_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp805_23)))
(assert (= var75972 temp805_24))
(assert (bvslt (ite (bvslt var71509 temp805_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(assert (= temp805_25 #x0000000000000001))
(assert (= var2692541 temp805_25))
(assert (= var2692553 var2692541))
(assert (= temp805_26 #x0000000000000001))
(assert (= var5903805 temp805_26))
(assert (= var5903817 var5903805))
(model-add temp805_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp805_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp805_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp805_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp805_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp805_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp805_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp805_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp805_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp805_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp805_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp805_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp805_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp805_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp805_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp805_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp805_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp805_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp805_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp805_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp805_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp805_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp805_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp805_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add temp805_25 () (_ BitVec 64) #x0000000000000001)
(model-add var2692541 () (_ BitVec 64) #x0000000000000001)
(model-add var2692553 () (_ BitVec 64) #x0000000000000001)
(model-add temp805_26 () (_ BitVec 64) #x0000000000000001)
(model-add var5903805 () (_ BitVec 64) #x0000000000000001)
(model-add var5903817 () (_ BitVec 64) #x0000000000000001)






