;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* SS */
SS__0__DR EQU CYREG_GPIO_PRT0_DR
SS__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SS__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SS__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SS__0__HSIOM_MASK EQU 0x00000F00
SS__0__HSIOM_SHIFT EQU 8
SS__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SS__0__INTR EQU CYREG_GPIO_PRT0_INTR
SS__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SS__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SS__0__MASK EQU 0x04
SS__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SS__0__OUT_SEL_SHIFT EQU 4
SS__0__OUT_SEL_VAL EQU 0
SS__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SS__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SS__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SS__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SS__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SS__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SS__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SS__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SS__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SS__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SS__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SS__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SS__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SS__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SS__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SS__0__PC EQU CYREG_GPIO_PRT0_PC
SS__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SS__0__PORT EQU 0
SS__0__PS EQU CYREG_GPIO_PRT0_PS
SS__0__SHIFT EQU 2
SS__DR EQU CYREG_GPIO_PRT0_DR
SS__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SS__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SS__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SS__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SS__INTR EQU CYREG_GPIO_PRT0_INTR
SS__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SS__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SS__MASK EQU 0x04
SS__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SS__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SS__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SS__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SS__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SS__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SS__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SS__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SS__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SS__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SS__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SS__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SS__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SS__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SS__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SS__PC EQU CYREG_GPIO_PRT0_PC
SS__PC2 EQU CYREG_GPIO_PRT0_PC2
SS__PORT EQU 0
SS__PS EQU CYREG_GPIO_PRT0_PS
SS__SHIFT EQU 2

/* PWM */
PWM__0__DR EQU CYREG_GPIO_PRT1_DR
PWM__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PWM__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PWM__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PWM__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM__0__HSIOM_MASK EQU 0x0000F000
PWM__0__HSIOM_SHIFT EQU 12
PWM__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM__0__INTR EQU CYREG_GPIO_PRT1_INTR
PWM__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PWM__0__MASK EQU 0x08
PWM__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
PWM__0__OUT_SEL_SHIFT EQU 6
PWM__0__OUT_SEL_VAL EQU 3
PWM__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM__0__PC EQU CYREG_GPIO_PRT1_PC
PWM__0__PC2 EQU CYREG_GPIO_PRT1_PC2
PWM__0__PORT EQU 1
PWM__0__PS EQU CYREG_GPIO_PRT1_PS
PWM__0__SHIFT EQU 3
PWM__DR EQU CYREG_GPIO_PRT1_DR
PWM__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PWM__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PWM__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PWM__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM__INTR EQU CYREG_GPIO_PRT1_INTR
PWM__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PWM__MASK EQU 0x08
PWM__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM__PC EQU CYREG_GPIO_PRT1_PC
PWM__PC2 EQU CYREG_GPIO_PRT1_PC2
PWM__PORT EQU 1
PWM__PS EQU CYREG_GPIO_PRT1_PS
PWM__SHIFT EQU 3

/* MISO */
MISO__0__DR EQU CYREG_GPIO_PRT0_DR
MISO__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
MISO__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
MISO__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
MISO__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MISO__0__HSIOM_MASK EQU 0x0000F000
MISO__0__HSIOM_SHIFT EQU 12
MISO__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
MISO__0__INTR EQU CYREG_GPIO_PRT0_INTR
MISO__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
MISO__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
MISO__0__MASK EQU 0x08
MISO__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MISO__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MISO__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MISO__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MISO__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MISO__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MISO__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MISO__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MISO__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MISO__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MISO__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MISO__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MISO__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MISO__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MISO__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MISO__0__PC EQU CYREG_GPIO_PRT0_PC
MISO__0__PC2 EQU CYREG_GPIO_PRT0_PC2
MISO__0__PORT EQU 0
MISO__0__PS EQU CYREG_GPIO_PRT0_PS
MISO__0__SHIFT EQU 3
MISO__DR EQU CYREG_GPIO_PRT0_DR
MISO__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
MISO__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
MISO__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
MISO__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
MISO__INTR EQU CYREG_GPIO_PRT0_INTR
MISO__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
MISO__INTSTAT EQU CYREG_GPIO_PRT0_INTR
MISO__MASK EQU 0x08
MISO__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MISO__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MISO__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MISO__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MISO__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MISO__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MISO__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MISO__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MISO__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MISO__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MISO__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MISO__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MISO__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MISO__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MISO__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MISO__PC EQU CYREG_GPIO_PRT0_PC
MISO__PC2 EQU CYREG_GPIO_PRT0_PC2
MISO__PORT EQU 0
MISO__PS EQU CYREG_GPIO_PRT0_PS
MISO__SHIFT EQU 3

/* MOSI */
MOSI__0__DR EQU CYREG_GPIO_PRT0_DR
MOSI__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
MOSI__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
MOSI__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
MOSI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MOSI__0__HSIOM_MASK EQU 0x000F0000
MOSI__0__HSIOM_SHIFT EQU 16
MOSI__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
MOSI__0__INTR EQU CYREG_GPIO_PRT0_INTR
MOSI__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
MOSI__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
MOSI__0__MASK EQU 0x10
MOSI__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
MOSI__0__OUT_SEL_SHIFT EQU 8
MOSI__0__OUT_SEL_VAL EQU 2
MOSI__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MOSI__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MOSI__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MOSI__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MOSI__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MOSI__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MOSI__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MOSI__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MOSI__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MOSI__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MOSI__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MOSI__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MOSI__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MOSI__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MOSI__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MOSI__0__PC EQU CYREG_GPIO_PRT0_PC
MOSI__0__PC2 EQU CYREG_GPIO_PRT0_PC2
MOSI__0__PORT EQU 0
MOSI__0__PS EQU CYREG_GPIO_PRT0_PS
MOSI__0__SHIFT EQU 4
MOSI__DR EQU CYREG_GPIO_PRT0_DR
MOSI__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
MOSI__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
MOSI__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
MOSI__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
MOSI__INTR EQU CYREG_GPIO_PRT0_INTR
MOSI__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
MOSI__INTSTAT EQU CYREG_GPIO_PRT0_INTR
MOSI__MASK EQU 0x10
MOSI__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MOSI__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MOSI__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MOSI__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MOSI__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MOSI__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MOSI__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MOSI__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MOSI__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MOSI__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MOSI__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MOSI__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MOSI__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MOSI__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MOSI__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MOSI__PC EQU CYREG_GPIO_PRT0_PC
MOSI__PC2 EQU CYREG_GPIO_PRT0_PC2
MOSI__PORT EQU 0
MOSI__PS EQU CYREG_GPIO_PRT0_PS
MOSI__SHIFT EQU 4

/* SCLK */
SCLK__0__DR EQU CYREG_GPIO_PRT0_DR
SCLK__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SCLK__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SCLK__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SCLK__0__HSIOM_MASK EQU 0x0000000F
SCLK__0__HSIOM_SHIFT EQU 0
SCLK__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SCLK__0__INTR EQU CYREG_GPIO_PRT0_INTR
SCLK__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SCLK__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SCLK__0__MASK EQU 0x01
SCLK__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SCLK__0__OUT_SEL_SHIFT EQU 0
SCLK__0__OUT_SEL_VAL EQU 3
SCLK__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCLK__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCLK__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCLK__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCLK__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCLK__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCLK__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCLK__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCLK__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCLK__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCLK__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCLK__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCLK__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCLK__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCLK__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCLK__0__PC EQU CYREG_GPIO_PRT0_PC
SCLK__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SCLK__0__PORT EQU 0
SCLK__0__PS EQU CYREG_GPIO_PRT0_PS
SCLK__0__SHIFT EQU 0
SCLK__DR EQU CYREG_GPIO_PRT0_DR
SCLK__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SCLK__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SCLK__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SCLK__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SCLK__INTR EQU CYREG_GPIO_PRT0_INTR
SCLK__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SCLK__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SCLK__MASK EQU 0x01
SCLK__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCLK__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCLK__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCLK__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCLK__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCLK__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCLK__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCLK__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCLK__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCLK__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCLK__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCLK__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCLK__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCLK__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCLK__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCLK__PC EQU CYREG_GPIO_PRT0_PC
SCLK__PC2 EQU CYREG_GPIO_PRT0_PC2
SCLK__PORT EQU 0
SCLK__PS EQU CYREG_GPIO_PRT0_PS
SCLK__SHIFT EQU 0

/* SPIM */
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL2
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL2
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK2
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK2
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST2
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST2
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST2
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK1
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST1
SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
SPIM_BSPIM_sR16_Dp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0
SPIM_BSPIM_sR16_Dp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1
SPIM_BSPIM_sR16_Dp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0
SPIM_BSPIM_sR16_Dp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1
SPIM_BSPIM_sR16_Dp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
SPIM_BSPIM_sR16_Dp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0
SPIM_BSPIM_sR16_Dp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1
SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
SPIM_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_UDB_W8_A00
SPIM_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_UDB_W8_A10
SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
SPIM_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_UDB_W8_D00
SPIM_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_UDB_W8_D10
SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
SPIM_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_UDB_W8_F00
SPIM_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_UDB_W8_F10
SPIM_BSPIM_sR16_Dp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A01
SPIM_BSPIM_sR16_Dp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A11
SPIM_BSPIM_sR16_Dp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D01
SPIM_BSPIM_sR16_Dp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D11
SPIM_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
SPIM_BSPIM_sR16_Dp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F01
SPIM_BSPIM_sR16_Dp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F11
SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A1
SPIM_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_UDB_W8_A01
SPIM_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_UDB_W8_A11
SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D1
SPIM_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_UDB_W8_D01
SPIM_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_UDB_W8_D11
SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F1
SPIM_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_UDB_W8_F01
SPIM_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_UDB_W8_F11
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK3
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST3

/* SPI_1 */
SPI_1_SCB__CTRL EQU CYREG_SCB0_CTRL
SPI_1_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
SPI_1_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
SPI_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
SPI_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
SPI_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
SPI_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
SPI_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
SPI_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
SPI_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
SPI_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
SPI_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
SPI_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
SPI_1_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
SPI_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
SPI_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
SPI_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
SPI_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
SPI_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
SPI_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
SPI_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
SPI_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
SPI_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
SPI_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
SPI_1_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
SPI_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
SPI_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
SPI_1_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
SPI_1_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
SPI_1_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
SPI_1_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
SPI_1_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
SPI_1_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
SPI_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
SPI_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
SPI_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
SPI_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
SPI_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
SPI_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
SPI_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
SPI_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
SPI_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
SPI_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
SPI_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
SPI_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
SPI_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
SPI_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
SPI_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
SPI_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
SPI_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
SPI_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
SPI_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
SPI_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
SPI_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
SPI_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
SPI_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
SPI_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
SPI_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
SPI_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
SPI_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
SPI_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
SPI_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
SPI_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
SPI_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
SPI_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
SPI_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
SPI_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
SPI_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
SPI_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
SPI_1_SCB__SS0_POSISTION EQU 0
SPI_1_SCB__SS1_POSISTION EQU 1
SPI_1_SCB__SS2_POSISTION EQU 2
SPI_1_SCB__SS3_POSISTION EQU 3
SPI_1_SCB__STATUS EQU CYREG_SCB0_STATUS
SPI_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
SPI_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
SPI_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
SPI_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
SPI_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
SPI_1_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
SPI_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
SPI_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
SPI_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
SPI_1_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
SPI_1_SCBCLK__DIV_ID EQU 0x00000040
SPI_1_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
SPI_1_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_1__INTC_MASK EQU 0x20000
isr_1__INTC_NUMBER EQU 17
isr_1__INTC_PRIOR_MASK EQU 0xC000
isr_1__INTC_PRIOR_NUM EQU 3
isr_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* SW_HRS */
SW_HRS__0__DR EQU CYREG_GPIO_PRT1_DR
SW_HRS__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SW_HRS__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SW_HRS__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SW_HRS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SW_HRS__0__HSIOM_MASK EQU 0xF0000000
SW_HRS__0__HSIOM_SHIFT EQU 28
SW_HRS__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW_HRS__0__INTR EQU CYREG_GPIO_PRT1_INTR
SW_HRS__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW_HRS__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SW_HRS__0__MASK EQU 0x80
SW_HRS__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SW_HRS__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SW_HRS__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SW_HRS__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SW_HRS__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SW_HRS__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SW_HRS__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SW_HRS__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SW_HRS__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SW_HRS__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SW_HRS__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SW_HRS__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SW_HRS__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SW_HRS__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SW_HRS__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SW_HRS__0__PC EQU CYREG_GPIO_PRT1_PC
SW_HRS__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SW_HRS__0__PORT EQU 1
SW_HRS__0__PS EQU CYREG_GPIO_PRT1_PS
SW_HRS__0__SHIFT EQU 7
SW_HRS__DR EQU CYREG_GPIO_PRT1_DR
SW_HRS__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SW_HRS__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SW_HRS__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SW_HRS__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW_HRS__INTR EQU CYREG_GPIO_PRT1_INTR
SW_HRS__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW_HRS__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SW_HRS__MASK EQU 0x80
SW_HRS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SW_HRS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SW_HRS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SW_HRS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SW_HRS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SW_HRS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SW_HRS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SW_HRS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SW_HRS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SW_HRS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SW_HRS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SW_HRS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SW_HRS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SW_HRS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SW_HRS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SW_HRS__PC EQU CYREG_GPIO_PRT1_PC
SW_HRS__PC2 EQU CYREG_GPIO_PRT1_PC2
SW_HRS__PORT EQU 1
SW_HRS__PS EQU CYREG_GPIO_PRT1_PS
SW_HRS__SHIFT EQU 7

/* SW_MIN */
SW_MIN__0__DR EQU CYREG_GPIO_PRT1_DR
SW_MIN__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SW_MIN__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SW_MIN__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SW_MIN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SW_MIN__0__HSIOM_MASK EQU 0x0F000000
SW_MIN__0__HSIOM_SHIFT EQU 24
SW_MIN__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW_MIN__0__INTR EQU CYREG_GPIO_PRT1_INTR
SW_MIN__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW_MIN__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SW_MIN__0__MASK EQU 0x40
SW_MIN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SW_MIN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SW_MIN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SW_MIN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SW_MIN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SW_MIN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SW_MIN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SW_MIN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SW_MIN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SW_MIN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SW_MIN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SW_MIN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SW_MIN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SW_MIN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SW_MIN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SW_MIN__0__PC EQU CYREG_GPIO_PRT1_PC
SW_MIN__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SW_MIN__0__PORT EQU 1
SW_MIN__0__PS EQU CYREG_GPIO_PRT1_PS
SW_MIN__0__SHIFT EQU 6
SW_MIN__DR EQU CYREG_GPIO_PRT1_DR
SW_MIN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SW_MIN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SW_MIN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SW_MIN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW_MIN__INTR EQU CYREG_GPIO_PRT1_INTR
SW_MIN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW_MIN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SW_MIN__MASK EQU 0x40
SW_MIN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SW_MIN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SW_MIN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SW_MIN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SW_MIN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SW_MIN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SW_MIN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SW_MIN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SW_MIN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SW_MIN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SW_MIN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SW_MIN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SW_MIN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SW_MIN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SW_MIN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SW_MIN__PC EQU CYREG_GPIO_PRT1_PC
SW_MIN__PC2 EQU CYREG_GPIO_PRT1_PC2
SW_MIN__PORT EQU 1
SW_MIN__PS EQU CYREG_GPIO_PRT1_PS
SW_MIN__SHIFT EQU 6

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL14
Clock_1__DIV_ID EQU 0x00000043
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_1__PA_DIV_ID EQU 0x000000FF

/* Clock_2 */
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
Clock_2__DIV_ID EQU 0x00000041
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_2__PA_DIV_ID EQU 0x000000FF

/* Clock_4 */
Clock_4__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
Clock_4__DIV_ID EQU 0x00000042
Clock_4__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_4__PA_DIV_ID EQU 0x000000FF

/* PrISM_1 */
PrISM_1_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A3
PrISM_1_sC8_PrISMdp_u0__A0_REG EQU CYREG_UDB_W8_A03
PrISM_1_sC8_PrISMdp_u0__A1_REG EQU CYREG_UDB_W8_A13
PrISM_1_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D3
PrISM_1_sC8_PrISMdp_u0__D0_REG EQU CYREG_UDB_W8_D03
PrISM_1_sC8_PrISMdp_u0__D1_REG EQU CYREG_UDB_W8_D13
PrISM_1_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
PrISM_1_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F3
PrISM_1_sC8_PrISMdp_u0__F0_REG EQU CYREG_UDB_W8_F03
PrISM_1_sC8_PrISMdp_u0__F1_REG EQU CYREG_UDB_W8_F13

/* Timer_1 */
Timer_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* LED_DOUT */
LED_DOUT__0__DR EQU CYREG_GPIO_PRT1_DR
LED_DOUT__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_DOUT__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_DOUT__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_DOUT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_DOUT__0__HSIOM_GPIO EQU 0
LED_DOUT__0__HSIOM_I2C EQU 14
LED_DOUT__0__HSIOM_I2C_SDA EQU 14
LED_DOUT__0__HSIOM_MASK EQU 0x000F0000
LED_DOUT__0__HSIOM_SHIFT EQU 16
LED_DOUT__0__HSIOM_SPI EQU 15
LED_DOUT__0__HSIOM_SPI_MOSI EQU 15
LED_DOUT__0__HSIOM_UART EQU 9
LED_DOUT__0__HSIOM_UART_RX EQU 9
LED_DOUT__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_DOUT__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED_DOUT__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_DOUT__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_DOUT__0__MASK EQU 0x10
LED_DOUT__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
LED_DOUT__0__OUT_SEL_SHIFT EQU 8
LED_DOUT__0__OUT_SEL_VAL EQU -1
LED_DOUT__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_DOUT__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_DOUT__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_DOUT__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_DOUT__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_DOUT__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_DOUT__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_DOUT__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_DOUT__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_DOUT__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_DOUT__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_DOUT__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_DOUT__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_DOUT__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_DOUT__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_DOUT__0__PC EQU CYREG_GPIO_PRT1_PC
LED_DOUT__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_DOUT__0__PORT EQU 1
LED_DOUT__0__PS EQU CYREG_GPIO_PRT1_PS
LED_DOUT__0__SHIFT EQU 4
LED_DOUT__DR EQU CYREG_GPIO_PRT1_DR
LED_DOUT__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_DOUT__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_DOUT__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_DOUT__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_DOUT__INTR EQU CYREG_GPIO_PRT1_INTR
LED_DOUT__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_DOUT__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_DOUT__MASK EQU 0x10
LED_DOUT__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_DOUT__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_DOUT__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_DOUT__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_DOUT__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_DOUT__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_DOUT__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_DOUT__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_DOUT__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_DOUT__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_DOUT__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_DOUT__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_DOUT__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_DOUT__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_DOUT__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_DOUT__PC EQU CYREG_GPIO_PRT1_PC
LED_DOUT__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_DOUT__PORT EQU 1
LED_DOUT__PS EQU CYREG_GPIO_PRT1_PS
LED_DOUT__SHIFT EQU 4

/* FRAME_SYNC */
FRAME_SYNC__0__DR EQU CYREG_GPIO_PRT1_DR
FRAME_SYNC__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
FRAME_SYNC__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
FRAME_SYNC__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
FRAME_SYNC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
FRAME_SYNC__0__HSIOM_MASK EQU 0x00000F00
FRAME_SYNC__0__HSIOM_SHIFT EQU 8
FRAME_SYNC__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
FRAME_SYNC__0__INTR EQU CYREG_GPIO_PRT1_INTR
FRAME_SYNC__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
FRAME_SYNC__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
FRAME_SYNC__0__MASK EQU 0x04
FRAME_SYNC__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
FRAME_SYNC__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
FRAME_SYNC__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
FRAME_SYNC__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
FRAME_SYNC__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
FRAME_SYNC__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
FRAME_SYNC__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
FRAME_SYNC__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
FRAME_SYNC__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
FRAME_SYNC__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
FRAME_SYNC__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
FRAME_SYNC__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
FRAME_SYNC__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
FRAME_SYNC__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
FRAME_SYNC__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
FRAME_SYNC__0__PC EQU CYREG_GPIO_PRT1_PC
FRAME_SYNC__0__PC2 EQU CYREG_GPIO_PRT1_PC2
FRAME_SYNC__0__PORT EQU 1
FRAME_SYNC__0__PS EQU CYREG_GPIO_PRT1_PS
FRAME_SYNC__0__SHIFT EQU 2
FRAME_SYNC__DR EQU CYREG_GPIO_PRT1_DR
FRAME_SYNC__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
FRAME_SYNC__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
FRAME_SYNC__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
FRAME_SYNC__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
FRAME_SYNC__INTR EQU CYREG_GPIO_PRT1_INTR
FRAME_SYNC__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
FRAME_SYNC__INTSTAT EQU CYREG_GPIO_PRT1_INTR
FRAME_SYNC__MASK EQU 0x04
FRAME_SYNC__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
FRAME_SYNC__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
FRAME_SYNC__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
FRAME_SYNC__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
FRAME_SYNC__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
FRAME_SYNC__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
FRAME_SYNC__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
FRAME_SYNC__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
FRAME_SYNC__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
FRAME_SYNC__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
FRAME_SYNC__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
FRAME_SYNC__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
FRAME_SYNC__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
FRAME_SYNC__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
FRAME_SYNC__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
FRAME_SYNC__PC EQU CYREG_GPIO_PRT1_PC
FRAME_SYNC__PC2 EQU CYREG_GPIO_PRT1_PC2
FRAME_SYNC__PORT EQU 1
FRAME_SYNC__PS EQU CYREG_GPIO_PRT1_PS
FRAME_SYNC__SHIFT EQU 2

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYDEV_WDT0_DIV EQU 1024
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
