<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\matt\Documents\FPGA\vid80\impl\gwsynthesis\vid80.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\matt\Documents\FPGA\vid80\src\nano-9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Aug 20 11:56:54 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1589</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>974</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>158</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>19</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>gpio_30_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>nco_30_s0/Q </td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>vgaclkpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>vgaclkpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000
<td>0.000</td>
<td>7.937</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>vgaclkpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>vgaclkpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>gpio_30_d</td>
<td>50.000(MHz)</td>
<td>149.656(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>126.000(MHz)</td>
<td style="color: #FF0000;">85.373(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>68.440(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_in!</h4>
<h4>No timing paths to get frequency of vgaclkpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vgaclkpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vgaclkpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gpio_30_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gpio_30_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-42.321</td>
<td>18</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-3.777</td>
<td>nco_in_0_s0/Q</td>
<td>nco_31_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>11.313</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-2.915</td>
<td>nco_in_0_s0/Q</td>
<td>nco_30_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>10.452</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-2.858</td>
<td>nco_in_0_s0/Q</td>
<td>nco_29_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>10.395</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-2.801</td>
<td>nco_in_0_s0/Q</td>
<td>nco_28_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>10.338</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-2.744</td>
<td>nco_in_0_s0/Q</td>
<td>nco_27_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>10.281</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-2.687</td>
<td>nco_in_0_s0/Q</td>
<td>nco_26_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>10.224</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-2.630</td>
<td>nco_in_0_s0/Q</td>
<td>nco_25_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>10.167</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-2.573</td>
<td>nco_in_0_s0/Q</td>
<td>nco_24_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>10.110</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-2.516</td>
<td>nco_in_0_s0/Q</td>
<td>nco_23_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>10.053</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-2.459</td>
<td>nco_in_0_s0/Q</td>
<td>nco_22_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>9.996</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-2.402</td>
<td>nco_in_0_s0/Q</td>
<td>nco_21_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>9.939</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-2.345</td>
<td>nco_in_0_s0/Q</td>
<td>nco_20_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>9.882</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-2.288</td>
<td>nco_in_0_s0/Q</td>
<td>nco_19_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>9.825</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-2.231</td>
<td>nco_in_0_s0/Q</td>
<td>nco_18_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>9.768</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-2.174</td>
<td>nco_in_0_s0/Q</td>
<td>nco_17_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>9.711</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-1.780</td>
<td>prev_nco_4_s0/D</td>
<td>prev_nco_4_s0/D</td>
<td>gpio_30_d:[F]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.159</td>
<td>-1.790</td>
<td>3.298</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-1.762</td>
<td>nco_in_0_s0/Q</td>
<td>nco_16_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>9.299</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.782</td>
<td>nco_in_0_s0/Q</td>
<td>nco_15_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>8.319</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.370</td>
<td>nco_in_0_s0/Q</td>
<td>nco_14_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>7.907</td>
</tr>
<tr>
<td>20</td>
<td>0.797</td>
<td>nco_in_0_s0/Q</td>
<td>nco_13_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>6.739</td>
</tr>
<tr>
<td>21</td>
<td>0.854</td>
<td>nco_in_0_s0/Q</td>
<td>nco_12_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>6.682</td>
</tr>
<tr>
<td>22</td>
<td>1.266</td>
<td>nco_in_0_s0/Q</td>
<td>nco_11_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>6.270</td>
</tr>
<tr>
<td>23</td>
<td>1.908</td>
<td>hcnt_3_s0/Q</td>
<td>hcnt_8_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>5.628</td>
</tr>
<tr>
<td>24</td>
<td>1.908</td>
<td>hcnt_3_s0/Q</td>
<td>hcnt_9_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>5.628</td>
</tr>
<tr>
<td>25</td>
<td>2.126</td>
<td>hcnt_4_s0/Q</td>
<td>phserr_1_s0/CE</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>5.767</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.249</td>
<td>prev_nco_4_s0/D</td>
<td>prev_nco_4_s0/D</td>
<td>gpio_30_d:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.731</td>
<td>2.009</td>
</tr>
<tr>
<td>2</td>
<td>0.258</td>
<td>n368_s/I1</td>
<td>nco_30_s0/D</td>
<td>gpio_30_d:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.731</td>
<td>2.018</td>
</tr>
<tr>
<td>3</td>
<td>0.584</td>
<td>pix_wr_s0/Q</td>
<td>display_ram/dpb_inst_4/WREA</td>
<td>gpio_30_d:[F]</td>
<td>gpio_30_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>nco_0_s0/Q</td>
<td>nco_0_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>vcnt_in_8_s0/Q</td>
<td>vcnt_in_8_s0/D</td>
<td>gpio_30_d:[F]</td>
<td>gpio_30_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>hcnt_in_2_s0/Q</td>
<td>hcnt_in_2_s0/D</td>
<td>gpio_30_d:[F]</td>
<td>gpio_30_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>hcnt_1_s0/Q</td>
<td>hcnt_1_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>hcnt_3_s0/Q</td>
<td>hcnt_3_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>hcnt_8_s0/Q</td>
<td>hcnt_8_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.710</td>
<td>hcnt_in_0_s0/Q</td>
<td>hcnt_in_0_s0/D</td>
<td>gpio_30_d:[F]</td>
<td>gpio_30_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>13</td>
<td>0.710</td>
<td>hcnt_5_s0/Q</td>
<td>hcnt_5_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>14</td>
<td>0.710</td>
<td>hcnt_6_s0/Q</td>
<td>hcnt_6_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>15</td>
<td>0.710</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>16</td>
<td>0.711</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>17</td>
<td>0.711</td>
<td>hdmi/cy_0_s0/Q</td>
<td>hdmi/cy_0_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>18</td>
<td>0.712</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>19</td>
<td>0.714</td>
<td>vcnt_in_2_s0/Q</td>
<td>vcnt_in_2_s0/D</td>
<td>gpio_30_d:[F]</td>
<td>gpio_30_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>20</td>
<td>0.714</td>
<td>vcnt_in_6_s0/Q</td>
<td>vcnt_in_6_s0/D</td>
<td>gpio_30_d:[F]</td>
<td>gpio_30_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>21</td>
<td>0.714</td>
<td>hcnt_in_3_s0/Q</td>
<td>hcnt_in_3_s0/D</td>
<td>gpio_30_d:[F]</td>
<td>gpio_30_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>22</td>
<td>0.714</td>
<td>hcnt_in_6_s0/Q</td>
<td>hcnt_in_6_s0/D</td>
<td>gpio_30_d:[F]</td>
<td>gpio_30_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>23</td>
<td>0.715</td>
<td>vcnt_in_0_s0/Q</td>
<td>vcnt_in_0_s0/D</td>
<td>gpio_30_d:[F]</td>
<td>gpio_30_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>24</td>
<td>0.717</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.717</td>
</tr>
<tr>
<td>25</td>
<td>0.729</td>
<td>lock_1_s0/Q</td>
<td>lock_1_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hsync_in_dly_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_26_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_18_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_14_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_12_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_11_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_in_14_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_in_15_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phserr_int_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phserr_int_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][B]</td>
<td>n358_s5/I0</td>
</tr>
<tr>
<td>6.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C13[3][B]</td>
<td style=" background: #97FFFF;">n358_s5/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>n356_s4/I2</td>
</tr>
<tr>
<td>8.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>n355_s3/I0</td>
</tr>
<tr>
<td>9.584</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">n355_s3/F</td>
</tr>
<tr>
<td>10.388</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>n382_s/I1</td>
</tr>
<tr>
<td>10.938</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">n382_s/COUT</td>
</tr>
<tr>
<td>10.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>n381_s/CIN</td>
</tr>
<tr>
<td>10.995</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">n381_s/COUT</td>
</tr>
<tr>
<td>10.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>n380_s/CIN</td>
</tr>
<tr>
<td>11.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>11.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n377_s/COUT</td>
</tr>
<tr>
<td>11.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>n376_s/CIN</td>
</tr>
<tr>
<td>11.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">n376_s/COUT</td>
</tr>
<tr>
<td>11.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>n375_s/CIN</td>
</tr>
<tr>
<td>11.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">n375_s/COUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>n374_s/CIN</td>
</tr>
<tr>
<td>11.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">n374_s/COUT</td>
</tr>
<tr>
<td>11.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>n373_s/CIN</td>
</tr>
<tr>
<td>11.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">n373_s/COUT</td>
</tr>
<tr>
<td>11.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>n372_s/CIN</td>
</tr>
<tr>
<td>11.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">n372_s/COUT</td>
</tr>
<tr>
<td>11.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>n371_s/CIN</td>
</tr>
<tr>
<td>11.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">n371_s/COUT</td>
</tr>
<tr>
<td>11.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>n370_s/CIN</td>
</tr>
<tr>
<td>11.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">n370_s/COUT</td>
</tr>
<tr>
<td>11.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>n369_s/CIN</td>
</tr>
<tr>
<td>11.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">n369_s/COUT</td>
</tr>
<tr>
<td>11.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>n368_s/CIN</td>
</tr>
<tr>
<td>11.736</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">n368_s/COUT</td>
</tr>
<tr>
<td>13.103</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td style=" font-weight:bold;">nco_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>nco_31_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>nco_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.385, 47.599%; route: 5.470, 48.350%; tC2Q: 0.458, 4.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][B]</td>
<td>n358_s5/I0</td>
</tr>
<tr>
<td>6.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C13[3][B]</td>
<td style=" background: #97FFFF;">n358_s5/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>n356_s4/I2</td>
</tr>
<tr>
<td>8.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>n355_s3/I0</td>
</tr>
<tr>
<td>9.584</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">n355_s3/F</td>
</tr>
<tr>
<td>10.388</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>n382_s/I1</td>
</tr>
<tr>
<td>10.938</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">n382_s/COUT</td>
</tr>
<tr>
<td>10.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>n381_s/CIN</td>
</tr>
<tr>
<td>10.995</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">n381_s/COUT</td>
</tr>
<tr>
<td>10.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>n380_s/CIN</td>
</tr>
<tr>
<td>11.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>11.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n377_s/COUT</td>
</tr>
<tr>
<td>11.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>n376_s/CIN</td>
</tr>
<tr>
<td>11.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">n376_s/COUT</td>
</tr>
<tr>
<td>11.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>n375_s/CIN</td>
</tr>
<tr>
<td>11.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">n375_s/COUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>n374_s/CIN</td>
</tr>
<tr>
<td>11.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">n374_s/COUT</td>
</tr>
<tr>
<td>11.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>n373_s/CIN</td>
</tr>
<tr>
<td>11.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">n373_s/COUT</td>
</tr>
<tr>
<td>11.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>n372_s/CIN</td>
</tr>
<tr>
<td>11.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">n372_s/COUT</td>
</tr>
<tr>
<td>11.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>n371_s/CIN</td>
</tr>
<tr>
<td>11.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">n371_s/COUT</td>
</tr>
<tr>
<td>11.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>n370_s/CIN</td>
</tr>
<tr>
<td>11.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">n370_s/COUT</td>
</tr>
<tr>
<td>11.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>n369_s/CIN</td>
</tr>
<tr>
<td>11.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">n369_s/COUT</td>
</tr>
<tr>
<td>11.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>n368_s/CIN</td>
</tr>
<tr>
<td>12.242</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">n368_s/SUM</td>
</tr>
<tr>
<td>12.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" font-weight:bold;">nco_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.891, 56.363%; route: 4.103, 39.252%; tC2Q: 0.458, 4.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][B]</td>
<td>n358_s5/I0</td>
</tr>
<tr>
<td>6.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C13[3][B]</td>
<td style=" background: #97FFFF;">n358_s5/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>n356_s4/I2</td>
</tr>
<tr>
<td>8.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>n355_s3/I0</td>
</tr>
<tr>
<td>9.584</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">n355_s3/F</td>
</tr>
<tr>
<td>10.388</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>n382_s/I1</td>
</tr>
<tr>
<td>10.938</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">n382_s/COUT</td>
</tr>
<tr>
<td>10.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>n381_s/CIN</td>
</tr>
<tr>
<td>10.995</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">n381_s/COUT</td>
</tr>
<tr>
<td>10.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>n380_s/CIN</td>
</tr>
<tr>
<td>11.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>11.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n377_s/COUT</td>
</tr>
<tr>
<td>11.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>n376_s/CIN</td>
</tr>
<tr>
<td>11.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">n376_s/COUT</td>
</tr>
<tr>
<td>11.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>n375_s/CIN</td>
</tr>
<tr>
<td>11.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">n375_s/COUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>n374_s/CIN</td>
</tr>
<tr>
<td>11.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">n374_s/COUT</td>
</tr>
<tr>
<td>11.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>n373_s/CIN</td>
</tr>
<tr>
<td>11.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">n373_s/COUT</td>
</tr>
<tr>
<td>11.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>n372_s/CIN</td>
</tr>
<tr>
<td>11.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">n372_s/COUT</td>
</tr>
<tr>
<td>11.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>n371_s/CIN</td>
</tr>
<tr>
<td>11.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">n371_s/COUT</td>
</tr>
<tr>
<td>11.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>n370_s/CIN</td>
</tr>
<tr>
<td>11.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">n370_s/COUT</td>
</tr>
<tr>
<td>11.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>n369_s/CIN</td>
</tr>
<tr>
<td>12.185</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">n369_s/SUM</td>
</tr>
<tr>
<td>12.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" font-weight:bold;">nco_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td>nco_29_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[2][A]</td>
<td>nco_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.834, 56.123%; route: 4.103, 39.467%; tC2Q: 0.458, 4.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][B]</td>
<td>n358_s5/I0</td>
</tr>
<tr>
<td>6.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C13[3][B]</td>
<td style=" background: #97FFFF;">n358_s5/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>n356_s4/I2</td>
</tr>
<tr>
<td>8.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>n355_s3/I0</td>
</tr>
<tr>
<td>9.584</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">n355_s3/F</td>
</tr>
<tr>
<td>10.388</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>n382_s/I1</td>
</tr>
<tr>
<td>10.938</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">n382_s/COUT</td>
</tr>
<tr>
<td>10.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>n381_s/CIN</td>
</tr>
<tr>
<td>10.995</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">n381_s/COUT</td>
</tr>
<tr>
<td>10.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>n380_s/CIN</td>
</tr>
<tr>
<td>11.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>11.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n377_s/COUT</td>
</tr>
<tr>
<td>11.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>n376_s/CIN</td>
</tr>
<tr>
<td>11.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">n376_s/COUT</td>
</tr>
<tr>
<td>11.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>n375_s/CIN</td>
</tr>
<tr>
<td>11.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">n375_s/COUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>n374_s/CIN</td>
</tr>
<tr>
<td>11.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">n374_s/COUT</td>
</tr>
<tr>
<td>11.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>n373_s/CIN</td>
</tr>
<tr>
<td>11.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">n373_s/COUT</td>
</tr>
<tr>
<td>11.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>n372_s/CIN</td>
</tr>
<tr>
<td>11.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">n372_s/COUT</td>
</tr>
<tr>
<td>11.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>n371_s/CIN</td>
</tr>
<tr>
<td>11.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">n371_s/COUT</td>
</tr>
<tr>
<td>11.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>n370_s/CIN</td>
</tr>
<tr>
<td>12.128</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">n370_s/SUM</td>
</tr>
<tr>
<td>12.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" font-weight:bold;">nco_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>nco_28_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>nco_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.777, 55.882%; route: 4.103, 39.685%; tC2Q: 0.458, 4.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][B]</td>
<td>n358_s5/I0</td>
</tr>
<tr>
<td>6.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C13[3][B]</td>
<td style=" background: #97FFFF;">n358_s5/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>n356_s4/I2</td>
</tr>
<tr>
<td>8.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>n355_s3/I0</td>
</tr>
<tr>
<td>9.584</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">n355_s3/F</td>
</tr>
<tr>
<td>10.388</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>n382_s/I1</td>
</tr>
<tr>
<td>10.938</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">n382_s/COUT</td>
</tr>
<tr>
<td>10.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>n381_s/CIN</td>
</tr>
<tr>
<td>10.995</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">n381_s/COUT</td>
</tr>
<tr>
<td>10.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>n380_s/CIN</td>
</tr>
<tr>
<td>11.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>11.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n377_s/COUT</td>
</tr>
<tr>
<td>11.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>n376_s/CIN</td>
</tr>
<tr>
<td>11.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">n376_s/COUT</td>
</tr>
<tr>
<td>11.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>n375_s/CIN</td>
</tr>
<tr>
<td>11.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">n375_s/COUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>n374_s/CIN</td>
</tr>
<tr>
<td>11.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">n374_s/COUT</td>
</tr>
<tr>
<td>11.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>n373_s/CIN</td>
</tr>
<tr>
<td>11.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">n373_s/COUT</td>
</tr>
<tr>
<td>11.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>n372_s/CIN</td>
</tr>
<tr>
<td>11.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">n372_s/COUT</td>
</tr>
<tr>
<td>11.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>n371_s/CIN</td>
</tr>
<tr>
<td>12.071</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">n371_s/SUM</td>
</tr>
<tr>
<td>12.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" font-weight:bold;">nco_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>nco_27_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>nco_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.720, 55.637%; route: 4.103, 39.905%; tC2Q: 0.458, 4.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][B]</td>
<td>n358_s5/I0</td>
</tr>
<tr>
<td>6.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C13[3][B]</td>
<td style=" background: #97FFFF;">n358_s5/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>n356_s4/I2</td>
</tr>
<tr>
<td>8.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>n355_s3/I0</td>
</tr>
<tr>
<td>9.584</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">n355_s3/F</td>
</tr>
<tr>
<td>10.388</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>n382_s/I1</td>
</tr>
<tr>
<td>10.938</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">n382_s/COUT</td>
</tr>
<tr>
<td>10.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>n381_s/CIN</td>
</tr>
<tr>
<td>10.995</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">n381_s/COUT</td>
</tr>
<tr>
<td>10.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>n380_s/CIN</td>
</tr>
<tr>
<td>11.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>11.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n377_s/COUT</td>
</tr>
<tr>
<td>11.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>n376_s/CIN</td>
</tr>
<tr>
<td>11.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">n376_s/COUT</td>
</tr>
<tr>
<td>11.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>n375_s/CIN</td>
</tr>
<tr>
<td>11.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">n375_s/COUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>n374_s/CIN</td>
</tr>
<tr>
<td>11.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">n374_s/COUT</td>
</tr>
<tr>
<td>11.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>n373_s/CIN</td>
</tr>
<tr>
<td>11.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">n373_s/COUT</td>
</tr>
<tr>
<td>11.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>n372_s/CIN</td>
</tr>
<tr>
<td>12.014</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">n372_s/SUM</td>
</tr>
<tr>
<td>12.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" font-weight:bold;">nco_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>nco_26_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>nco_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.663, 55.390%; route: 4.103, 40.127%; tC2Q: 0.458, 4.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][B]</td>
<td>n358_s5/I0</td>
</tr>
<tr>
<td>6.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C13[3][B]</td>
<td style=" background: #97FFFF;">n358_s5/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>n356_s4/I2</td>
</tr>
<tr>
<td>8.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>n355_s3/I0</td>
</tr>
<tr>
<td>9.584</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">n355_s3/F</td>
</tr>
<tr>
<td>10.388</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>n382_s/I1</td>
</tr>
<tr>
<td>10.938</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">n382_s/COUT</td>
</tr>
<tr>
<td>10.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>n381_s/CIN</td>
</tr>
<tr>
<td>10.995</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">n381_s/COUT</td>
</tr>
<tr>
<td>10.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>n380_s/CIN</td>
</tr>
<tr>
<td>11.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>11.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n377_s/COUT</td>
</tr>
<tr>
<td>11.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>n376_s/CIN</td>
</tr>
<tr>
<td>11.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">n376_s/COUT</td>
</tr>
<tr>
<td>11.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>n375_s/CIN</td>
</tr>
<tr>
<td>11.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">n375_s/COUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>n374_s/CIN</td>
</tr>
<tr>
<td>11.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">n374_s/COUT</td>
</tr>
<tr>
<td>11.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>n373_s/CIN</td>
</tr>
<tr>
<td>11.957</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">n373_s/SUM</td>
</tr>
<tr>
<td>11.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">nco_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>nco_25_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>nco_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.606, 55.140%; route: 4.103, 40.352%; tC2Q: 0.458, 4.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][B]</td>
<td>n358_s5/I0</td>
</tr>
<tr>
<td>6.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C13[3][B]</td>
<td style=" background: #97FFFF;">n358_s5/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>n356_s4/I2</td>
</tr>
<tr>
<td>8.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>n355_s3/I0</td>
</tr>
<tr>
<td>9.584</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">n355_s3/F</td>
</tr>
<tr>
<td>10.388</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>n382_s/I1</td>
</tr>
<tr>
<td>10.938</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">n382_s/COUT</td>
</tr>
<tr>
<td>10.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>n381_s/CIN</td>
</tr>
<tr>
<td>10.995</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">n381_s/COUT</td>
</tr>
<tr>
<td>10.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>n380_s/CIN</td>
</tr>
<tr>
<td>11.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>11.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n377_s/COUT</td>
</tr>
<tr>
<td>11.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>n376_s/CIN</td>
</tr>
<tr>
<td>11.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">n376_s/COUT</td>
</tr>
<tr>
<td>11.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>n375_s/CIN</td>
</tr>
<tr>
<td>11.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">n375_s/COUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>n374_s/CIN</td>
</tr>
<tr>
<td>11.900</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">n374_s/SUM</td>
</tr>
<tr>
<td>11.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" font-weight:bold;">nco_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td>nco_24_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C13[2][B]</td>
<td>nco_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.549, 54.887%; route: 4.103, 40.580%; tC2Q: 0.458, 4.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][B]</td>
<td>n358_s5/I0</td>
</tr>
<tr>
<td>6.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C13[3][B]</td>
<td style=" background: #97FFFF;">n358_s5/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>n356_s4/I2</td>
</tr>
<tr>
<td>8.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>n355_s3/I0</td>
</tr>
<tr>
<td>9.584</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">n355_s3/F</td>
</tr>
<tr>
<td>10.388</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>n382_s/I1</td>
</tr>
<tr>
<td>10.938</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">n382_s/COUT</td>
</tr>
<tr>
<td>10.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>n381_s/CIN</td>
</tr>
<tr>
<td>10.995</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">n381_s/COUT</td>
</tr>
<tr>
<td>10.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>n380_s/CIN</td>
</tr>
<tr>
<td>11.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>11.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n377_s/COUT</td>
</tr>
<tr>
<td>11.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>n376_s/CIN</td>
</tr>
<tr>
<td>11.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">n376_s/COUT</td>
</tr>
<tr>
<td>11.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>n375_s/CIN</td>
</tr>
<tr>
<td>11.843</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">n375_s/SUM</td>
</tr>
<tr>
<td>11.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" font-weight:bold;">nco_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>nco_23_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>nco_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.492, 54.631%; route: 4.103, 40.810%; tC2Q: 0.458, 4.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][B]</td>
<td>n358_s5/I0</td>
</tr>
<tr>
<td>6.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C13[3][B]</td>
<td style=" background: #97FFFF;">n358_s5/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>n356_s4/I2</td>
</tr>
<tr>
<td>8.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>n355_s3/I0</td>
</tr>
<tr>
<td>9.584</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">n355_s3/F</td>
</tr>
<tr>
<td>10.388</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>n382_s/I1</td>
</tr>
<tr>
<td>10.938</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">n382_s/COUT</td>
</tr>
<tr>
<td>10.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>n381_s/CIN</td>
</tr>
<tr>
<td>10.995</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">n381_s/COUT</td>
</tr>
<tr>
<td>10.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>n380_s/CIN</td>
</tr>
<tr>
<td>11.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>11.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n377_s/COUT</td>
</tr>
<tr>
<td>11.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>n376_s/CIN</td>
</tr>
<tr>
<td>11.786</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">n376_s/SUM</td>
</tr>
<tr>
<td>11.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" font-weight:bold;">nco_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>nco_22_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>nco_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.435, 54.372%; route: 4.103, 41.043%; tC2Q: 0.458, 4.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][B]</td>
<td>n358_s5/I0</td>
</tr>
<tr>
<td>6.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C13[3][B]</td>
<td style=" background: #97FFFF;">n358_s5/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>n356_s4/I2</td>
</tr>
<tr>
<td>8.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>n355_s3/I0</td>
</tr>
<tr>
<td>9.584</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">n355_s3/F</td>
</tr>
<tr>
<td>10.388</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>n382_s/I1</td>
</tr>
<tr>
<td>10.938</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">n382_s/COUT</td>
</tr>
<tr>
<td>10.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>n381_s/CIN</td>
</tr>
<tr>
<td>10.995</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">n381_s/COUT</td>
</tr>
<tr>
<td>10.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>n380_s/CIN</td>
</tr>
<tr>
<td>11.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>11.729</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n377_s/SUM</td>
</tr>
<tr>
<td>11.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" font-weight:bold;">nco_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>nco_21_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>nco_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.378, 54.110%; route: 4.103, 41.278%; tC2Q: 0.458, 4.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][B]</td>
<td>n358_s5/I0</td>
</tr>
<tr>
<td>6.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C13[3][B]</td>
<td style=" background: #97FFFF;">n358_s5/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>n356_s4/I2</td>
</tr>
<tr>
<td>8.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>n355_s3/I0</td>
</tr>
<tr>
<td>9.584</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">n355_s3/F</td>
</tr>
<tr>
<td>10.388</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>n382_s/I1</td>
</tr>
<tr>
<td>10.938</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">n382_s/COUT</td>
</tr>
<tr>
<td>10.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>n381_s/CIN</td>
</tr>
<tr>
<td>10.995</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">n381_s/COUT</td>
</tr>
<tr>
<td>10.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>n380_s/CIN</td>
</tr>
<tr>
<td>11.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.672</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n378_s/SUM</td>
</tr>
<tr>
<td>11.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" font-weight:bold;">nco_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>nco_20_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>nco_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.321, 53.846%; route: 4.103, 41.516%; tC2Q: 0.458, 4.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][B]</td>
<td>n358_s5/I0</td>
</tr>
<tr>
<td>6.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C13[3][B]</td>
<td style=" background: #97FFFF;">n358_s5/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>n356_s4/I2</td>
</tr>
<tr>
<td>8.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>n355_s3/I0</td>
</tr>
<tr>
<td>9.584</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">n355_s3/F</td>
</tr>
<tr>
<td>10.388</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>n382_s/I1</td>
</tr>
<tr>
<td>10.938</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">n382_s/COUT</td>
</tr>
<tr>
<td>10.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>n381_s/CIN</td>
</tr>
<tr>
<td>10.995</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">n381_s/COUT</td>
</tr>
<tr>
<td>10.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>n380_s/CIN</td>
</tr>
<tr>
<td>11.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.615</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n379_s/SUM</td>
</tr>
<tr>
<td>11.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" font-weight:bold;">nco_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>nco_19_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>nco_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.264, 53.578%; route: 4.103, 41.757%; tC2Q: 0.458, 4.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][B]</td>
<td>n358_s5/I0</td>
</tr>
<tr>
<td>6.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C13[3][B]</td>
<td style=" background: #97FFFF;">n358_s5/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>n356_s4/I2</td>
</tr>
<tr>
<td>8.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>n355_s3/I0</td>
</tr>
<tr>
<td>9.584</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">n355_s3/F</td>
</tr>
<tr>
<td>10.388</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>n382_s/I1</td>
</tr>
<tr>
<td>10.938</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">n382_s/COUT</td>
</tr>
<tr>
<td>10.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>n381_s/CIN</td>
</tr>
<tr>
<td>10.995</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">n381_s/COUT</td>
</tr>
<tr>
<td>10.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>n380_s/CIN</td>
</tr>
<tr>
<td>11.558</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">n380_s/SUM</td>
</tr>
<tr>
<td>11.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" font-weight:bold;">nco_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td>nco_18_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[2][B]</td>
<td>nco_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.207, 53.307%; route: 4.103, 42.001%; tC2Q: 0.458, 4.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][B]</td>
<td>n358_s5/I0</td>
</tr>
<tr>
<td>6.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C13[3][B]</td>
<td style=" background: #97FFFF;">n358_s5/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>n356_s4/I2</td>
</tr>
<tr>
<td>8.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>n355_s3/I0</td>
</tr>
<tr>
<td>9.584</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">n355_s3/F</td>
</tr>
<tr>
<td>10.388</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>n382_s/I1</td>
</tr>
<tr>
<td>10.938</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">n382_s/COUT</td>
</tr>
<tr>
<td>10.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>n381_s/CIN</td>
</tr>
<tr>
<td>11.501</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">n381_s/SUM</td>
</tr>
<tr>
<td>11.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" font-weight:bold;">nco_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>nco_17_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>nco_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.150, 53.033%; route: 4.103, 42.247%; tC2Q: 0.458, 4.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>231.519</td>
</tr>
<tr>
<td class="label">From</td>
<td>prev_nco_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prev_nco_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gpio_30_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>233.298</td>
<td>3.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td style=" font-weight:bold;">prev_nco_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.159</td>
<td>230.159</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.159</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>231.705</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>231.949</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>prev_nco_4_s0/CLK</td>
</tr>
<tr>
<td>231.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>prev_nco_4_s0</td>
</tr>
<tr>
<td>231.519</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>prev_nco_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.159</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.298, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][B]</td>
<td>n358_s5/I0</td>
</tr>
<tr>
<td>6.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C13[3][B]</td>
<td style=" background: #97FFFF;">n358_s5/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>n356_s4/I2</td>
</tr>
<tr>
<td>8.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>n355_s3/I0</td>
</tr>
<tr>
<td>9.584</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">n355_s3/F</td>
</tr>
<tr>
<td>10.388</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>n382_s/I1</td>
</tr>
<tr>
<td>11.089</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">n382_s/SUM</td>
</tr>
<tr>
<td>11.089</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" font-weight:bold;">nco_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td>nco_16_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[1][B]</td>
<td>nco_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.738, 50.952%; route: 4.103, 44.119%; tC2Q: 0.458, 4.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][B]</td>
<td>n358_s5/I0</td>
</tr>
<tr>
<td>6.616</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C13[3][B]</td>
<td style=" background: #97FFFF;">n358_s5/F</td>
</tr>
<tr>
<td>7.039</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>n357_s4/I1</td>
</tr>
<tr>
<td>7.861</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">n357_s4/F</td>
</tr>
<tr>
<td>8.996</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>n384_s/I1</td>
</tr>
<tr>
<td>9.546</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">n384_s/COUT</td>
</tr>
<tr>
<td>9.546</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td>n383_s/CIN</td>
</tr>
<tr>
<td>10.109</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">n383_s/SUM</td>
</tr>
<tr>
<td>10.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" font-weight:bold;">nco_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>nco_15_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>nco_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.247, 51.053%; route: 3.613, 43.437%; tC2Q: 0.458, 5.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][B]</td>
<td>n358_s5/I0</td>
</tr>
<tr>
<td>6.616</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C13[3][B]</td>
<td style=" background: #97FFFF;">n358_s5/F</td>
</tr>
<tr>
<td>7.039</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>n357_s4/I1</td>
</tr>
<tr>
<td>7.861</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">n357_s4/F</td>
</tr>
<tr>
<td>8.996</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>n384_s/I1</td>
</tr>
<tr>
<td>9.697</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">n384_s/SUM</td>
</tr>
<tr>
<td>9.697</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" font-weight:bold;">nco_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>nco_14_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>nco_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.835, 48.503%; route: 3.613, 45.701%; tC2Q: 0.458, 5.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][B]</td>
<td>n360_s4/I1</td>
</tr>
<tr>
<td>7.023</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][B]</td>
<td style=" background: #97FFFF;">n360_s4/F</td>
</tr>
<tr>
<td>7.359</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[2][A]</td>
<td>n387_s/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" background: #97FFFF;">n387_s/COUT</td>
</tr>
<tr>
<td>7.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C11[2][B]</td>
<td>n386_s/CIN</td>
</tr>
<tr>
<td>7.966</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td style=" background: #97FFFF;">n386_s/COUT</td>
</tr>
<tr>
<td>7.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td>n385_s/CIN</td>
</tr>
<tr>
<td>8.529</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">n385_s/SUM</td>
</tr>
<tr>
<td>8.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" font-weight:bold;">nco_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>nco_13_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>nco_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.889, 57.708%; route: 2.392, 35.491%; tC2Q: 0.458, 6.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][B]</td>
<td>n360_s4/I1</td>
</tr>
<tr>
<td>7.023</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][B]</td>
<td style=" background: #97FFFF;">n360_s4/F</td>
</tr>
<tr>
<td>7.359</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[2][A]</td>
<td>n387_s/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" background: #97FFFF;">n387_s/COUT</td>
</tr>
<tr>
<td>7.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C11[2][B]</td>
<td>n386_s/CIN</td>
</tr>
<tr>
<td>8.472</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td style=" background: #97FFFF;">n386_s/SUM</td>
</tr>
<tr>
<td>8.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td style=" font-weight:bold;">nco_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>nco_12_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>nco_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.832, 57.347%; route: 2.392, 35.794%; tC2Q: 0.458, 6.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>nco_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_0_s0/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>4.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>n359_s4/I2</td>
</tr>
<tr>
<td>5.170</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">n359_s4/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][B]</td>
<td>n360_s4/I1</td>
</tr>
<tr>
<td>7.023</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][B]</td>
<td style=" background: #97FFFF;">n360_s4/F</td>
</tr>
<tr>
<td>7.359</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[2][A]</td>
<td>n387_s/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" background: #97FFFF;">n387_s/SUM</td>
</tr>
<tr>
<td>8.060</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" font-weight:bold;">nco_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>nco_11_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>nco_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.420, 54.544%; route: 2.392, 38.146%; tC2Q: 0.458, 7.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>hcnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">hcnt_3_s0/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>n464_s2/I3</td>
</tr>
<tr>
<td>3.690</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">n464_s2/F</td>
</tr>
<tr>
<td>4.510</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][B]</td>
<td>n462_s3/I2</td>
</tr>
<tr>
<td>5.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[3][B]</td>
<td style=" background: #97FFFF;">n462_s3/F</td>
</tr>
<tr>
<td>5.553</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>n461_s2/I3</td>
</tr>
<tr>
<td>6.585</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">n461_s2/F</td>
</tr>
<tr>
<td>6.596</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td>n461_s1/I2</td>
</tr>
<tr>
<td>7.418</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td style=" background: #97FFFF;">n461_s1/F</td>
</tr>
<tr>
<td>7.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td style=" font-weight:bold;">hcnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td>hcnt_8_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C14[1][A]</td>
<td>hcnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 70.804%; route: 1.185, 21.053%; tC2Q: 0.458, 8.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>hcnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">hcnt_3_s0/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>n464_s2/I3</td>
</tr>
<tr>
<td>3.690</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">n464_s2/F</td>
</tr>
<tr>
<td>4.510</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][B]</td>
<td>n462_s3/I2</td>
</tr>
<tr>
<td>5.542</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[3][B]</td>
<td style=" background: #97FFFF;">n462_s3/F</td>
</tr>
<tr>
<td>5.553</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>n461_s2/I3</td>
</tr>
<tr>
<td>6.585</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">n461_s2/F</td>
</tr>
<tr>
<td>6.596</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>n460_s1/I1</td>
</tr>
<tr>
<td>7.418</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td style=" background: #97FFFF;">n460_s1/F</td>
</tr>
<tr>
<td>7.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td style=" font-weight:bold;">hcnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>9.326</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>hcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 70.804%; route: 1.185, 21.053%; tC2Q: 0.458, 8.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.683</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phserr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>hcnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" font-weight:bold;">hcnt_4_s0/Q</td>
</tr>
<tr>
<td>3.084</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td>n409_s1/I0</td>
</tr>
<tr>
<td>3.906</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td style=" background: #97FFFF;">n409_s1/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td>n409_s0/I0</td>
</tr>
<tr>
<td>4.973</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C13[0][A]</td>
<td style=" background: #97FFFF;">n409_s0/F</td>
</tr>
<tr>
<td>5.401</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>n1177_s1/I0</td>
</tr>
<tr>
<td>6.026</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">n1177_s1/F</td>
</tr>
<tr>
<td>7.557</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">phserr_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.726</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>phserr_1_s0/CLK</td>
</tr>
<tr>
<td>9.683</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>phserr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.508, 43.487%; route: 2.801, 48.566%; tC2Q: 0.458, 7.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>prev_nco_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prev_nco_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gpio_30_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>2.009</td>
<td>2.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td style=" font-weight:bold;">prev_nco_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>prev_nco_4_s0/CLK</td>
</tr>
<tr>
<td>1.761</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>prev_nco_4_s0</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>prev_nco_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.009, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>n368_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gpio_30_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td style=" font-weight:bold;">n368_s/I1</td>
</tr>
<tr>
<td>2.018</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">n368_s/SUM</td>
</tr>
<tr>
<td>2.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" font-weight:bold;">nco_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/CLK</td>
</tr>
<tr>
<td>1.761</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nco_30_s0</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 19.520%; route: 0.000, 0.000%; tC2Q: 1.624, 80.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.633</td>
</tr>
<tr>
<td class="label">From</td>
<td>pix_wr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gpio_30_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gpio_30_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>11.618</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>pix_wr_s0/CLK</td>
</tr>
<tr>
<td>11.951</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>12</td>
<td>R15C18[2][A]</td>
<td style=" font-weight:bold;">pix_wr_s0/Q</td>
</tr>
<tr>
<td>12.216</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_4/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>11.618</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>display_ram/dpb_inst_4/CLKA</td>
</tr>
<tr>
<td>11.633</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>display_ram/dpb_inst_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.321%; tC2Q: 0.333, 55.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>nco_0_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">nco_0_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>n398_s2/I0</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">n398_s2/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">nco_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>nco_0_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>nco_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>187</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C27[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/n507_s1/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_assembler/n507_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>187</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C27[1][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>vcnt_in_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gpio_30_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gpio_30_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>11.618</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>vcnt_in_8_s0/CLK</td>
</tr>
<tr>
<td>11.951</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R17C18[1][A]</td>
<td style=" font-weight:bold;">vcnt_in_8_s0/Q</td>
</tr>
<tr>
<td>11.955</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>n853_s1/I3</td>
</tr>
<tr>
<td>12.327</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">n853_s1/F</td>
</tr>
<tr>
<td>12.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" font-weight:bold;">vcnt_in_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>11.618</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>vcnt_in_8_s0/CLK</td>
</tr>
<tr>
<td>11.618</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>vcnt_in_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gpio_30_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gpio_30_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>11.618</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>hcnt_in_2_s0/CLK</td>
</tr>
<tr>
<td>11.951</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">hcnt_in_2_s0/Q</td>
</tr>
<tr>
<td>11.955</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>n792_s3/I2</td>
</tr>
<tr>
<td>12.327</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">n792_s3/F</td>
</tr>
<tr>
<td>12.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">hcnt_in_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>11.618</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>hcnt_in_2_s0/CLK</td>
</tr>
<tr>
<td>11.618</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>hcnt_in_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>187</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n916_s0/I1</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n916_s0/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>187</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">hcnt_1_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>n468_s1/I1</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" background: #97FFFF;">n468_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">hcnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>hcnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>hcnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">hcnt_3_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>n466_s1/I3</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">n466_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">hcnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>hcnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>hcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td>hcnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C14[1][A]</td>
<td style=" font-weight:bold;">hcnt_8_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td>n461_s1/I1</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td style=" background: #97FFFF;">n461_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td style=" font-weight:bold;">hcnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td>hcnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C14[1][A]</td>
<td>hcnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gpio_30_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gpio_30_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>11.618</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>hcnt_in_0_s0/CLK</td>
</tr>
<tr>
<td>11.951</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">hcnt_in_0_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>n794_s5/I0</td>
</tr>
<tr>
<td>12.328</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">n794_s5/F</td>
</tr>
<tr>
<td>12.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">hcnt_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>11.618</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>hcnt_in_0_s0/CLK</td>
</tr>
<tr>
<td>11.618</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>hcnt_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>hcnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C13[0][A]</td>
<td style=" font-weight:bold;">hcnt_5_s0/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>n464_s1/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td style=" background: #97FFFF;">n464_s1/F</td>
</tr>
<tr>
<td>2.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td style=" font-weight:bold;">hcnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>hcnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>hcnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>hcnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C14[0][A]</td>
<td style=" font-weight:bold;">hcnt_6_s0/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>n463_s2/I0</td>
</tr>
<tr>
<td>2.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td style=" background: #97FFFF;">n463_s2/F</td>
</tr>
<tr>
<td>2.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td style=" font-weight:bold;">hcnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>hcnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>hcnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>187</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n909_s3/I1</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n909_s3/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>187</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>187</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n907_s3/I3</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n907_s3/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>187</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cy_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cy_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>187</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>hdmi/cy_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">hdmi/cy_0_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>hdmi/n340_s2/I0</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">hdmi/n340_s2/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">hdmi/cy_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>187</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>hdmi/cy_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>hdmi/cy_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>187</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/Q</td>
</tr>
<tr>
<td>0.854</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n910_s5/I0</td>
</tr>
<tr>
<td>1.226</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n910_s5/F</td>
</tr>
<tr>
<td>1.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>187</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>vcnt_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gpio_30_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gpio_30_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>11.618</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>vcnt_in_2_s0/CLK</td>
</tr>
<tr>
<td>11.951</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>10</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">vcnt_in_2_s0/Q</td>
</tr>
<tr>
<td>11.959</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>n859_s1/I2</td>
</tr>
<tr>
<td>12.331</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">n859_s1/F</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">vcnt_in_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>11.618</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>vcnt_in_2_s0/CLK</td>
</tr>
<tr>
<td>11.618</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>vcnt_in_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>vcnt_in_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gpio_30_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gpio_30_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>11.618</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>vcnt_in_6_s0/CLK</td>
</tr>
<tr>
<td>11.951</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>11</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">vcnt_in_6_s0/Q</td>
</tr>
<tr>
<td>11.959</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>n855_s1/I1</td>
</tr>
<tr>
<td>12.331</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">n855_s1/F</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">vcnt_in_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>11.618</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>vcnt_in_6_s0/CLK</td>
</tr>
<tr>
<td>11.618</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>vcnt_in_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_in_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gpio_30_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gpio_30_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>11.618</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>hcnt_in_3_s0/CLK</td>
</tr>
<tr>
<td>11.951</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>9</td>
<td>R18C18[0][A]</td>
<td style=" font-weight:bold;">hcnt_in_3_s0/Q</td>
</tr>
<tr>
<td>11.959</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>n801_s1/I3</td>
</tr>
<tr>
<td>12.331</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">n801_s1/F</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" font-weight:bold;">hcnt_in_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>11.618</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>hcnt_in_3_s0/CLK</td>
</tr>
<tr>
<td>11.618</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>hcnt_in_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_in_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gpio_30_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gpio_30_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>11.618</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>hcnt_in_6_s0/CLK</td>
</tr>
<tr>
<td>11.951</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>9</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">hcnt_in_6_s0/Q</td>
</tr>
<tr>
<td>11.959</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>n788_s3/I3</td>
</tr>
<tr>
<td>12.331</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">n788_s3/F</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">hcnt_in_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>11.618</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>hcnt_in_6_s0/CLK</td>
</tr>
<tr>
<td>11.618</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>hcnt_in_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>vcnt_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gpio_30_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gpio_30_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>11.618</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>vcnt_in_0_s0/CLK</td>
</tr>
<tr>
<td>11.951</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>12</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">vcnt_in_0_s0/Q</td>
</tr>
<tr>
<td>11.960</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>n861_s2/I0</td>
</tr>
<tr>
<td>12.332</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" background: #97FFFF;">n861_s2/F</td>
</tr>
<tr>
<td>12.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">vcnt_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gpio_30_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/Q</td>
</tr>
<tr>
<td>11.618</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>vcnt_in_0_s0/CLK</td>
</tr>
<tr>
<td>11.618</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>vcnt_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>187</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>46</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_assembler/counter_0_s0/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/n10_s2/I0</td>
</tr>
<tr>
<td>1.230</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_assembler/n10_s2/F</td>
</tr>
<tr>
<td>1.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_assembler/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>187</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.873%; route: 0.012, 1.646%; tC2Q: 0.333, 46.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lock_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lock_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>lock_1_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" font-weight:bold;">lock_1_s0/Q</td>
</tr>
<tr>
<td>2.065</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C11[1][A]</td>
<td>n489_s/I1</td>
</tr>
<tr>
<td>2.459</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" background: #97FFFF;">n489_s/SUM</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" font-weight:bold;">lock_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>lock_1_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>lock_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hsync_in_dly_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>hsync_in_dly_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.667</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>hsync_in_dly_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.667</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_26_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.667</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_18_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.667</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_14_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.667</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_12_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.667</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_11_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_in_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_in_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.667</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_in_14_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_in_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_in_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.667</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_in_15_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phserr_int_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phserr_int_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.667</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phserr_int_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phserr_int_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.777</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phserr_int_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.667</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phserr_int_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>187</td>
<td>vgaclk</td>
<td>25.071</td>
<td>0.257</td>
</tr>
<tr>
<td>106</td>
<td>vgaclk_x5</td>
<td>-3.777</td>
<td>0.376</td>
</tr>
<tr>
<td>47</td>
<td>true_hdmi_output.packet_pixel_counter[2]</td>
<td>29.913</td>
<td>2.022</td>
</tr>
<tr>
<td>47</td>
<td>true_hdmi_output.packet_pixel_counter[4]</td>
<td>30.728</td>
<td>2.493</td>
</tr>
<tr>
<td>47</td>
<td>true_hdmi_output.data_island_period</td>
<td>35.985</td>
<td>1.812</td>
</tr>
<tr>
<td>46</td>
<td>true_hdmi_output.packet_pixel_counter[0]</td>
<td>30.646</td>
<td>1.989</td>
</tr>
<tr>
<td>43</td>
<td>gpio_30_d</td>
<td>-3.018</td>
<td>3.298</td>
</tr>
<tr>
<td>42</td>
<td>true_hdmi_output.packet_pixel_counter[3]</td>
<td>30.377</td>
<td>1.668</td>
</tr>
<tr>
<td>38</td>
<td>parity[0]_6_9</td>
<td>30.480</td>
<td>1.352</td>
</tr>
<tr>
<td>33</td>
<td>true_hdmi_output.packet_pixel_counter[1]</td>
<td>30.138</td>
<td>2.150</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C18</td>
<td>59.72%</td>
</tr>
<tr>
<td>R12C25</td>
<td>56.94%</td>
</tr>
<tr>
<td>R15C21</td>
<td>55.56%</td>
</tr>
<tr>
<td>R16C18</td>
<td>55.56%</td>
</tr>
<tr>
<td>R12C20</td>
<td>55.56%</td>
</tr>
<tr>
<td>R12C21</td>
<td>52.78%</td>
</tr>
<tr>
<td>R15C18</td>
<td>48.61%</td>
</tr>
<tr>
<td>R15C19</td>
<td>48.61%</td>
</tr>
<tr>
<td>R15C27</td>
<td>47.22%</td>
</tr>
<tr>
<td>R14C26</td>
<td>47.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
