# 0 "arch/arm64/boot/dts/freescale/imx8mm-verdin-nonwifi-dev.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/freescale/imx8mm-verdin-nonwifi-dev.dts"





/dts-v1/;

# 1 "arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy-imx8-pcie.h" 1
# 7 "arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pwm/pwm.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8mm.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8mm-clock.h" 1
# 7 "arch/arm64/boot/dts/freescale/imx8mm.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8mm.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 9 "arch/arm64/boot/dts/freescale/imx8mm.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 10 "arch/arm64/boot/dts/freescale/imx8mm.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/imx8mm-power.h" 1
# 11 "arch/arm64/boot/dts/freescale/imx8mm.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/imx8mq-reset.h" 1
# 12 "arch/arm64/boot/dts/freescale/imx8mm.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 13 "arch/arm64/boot/dts/freescale/imx8mm.dtsi" 2

# 1 "arch/arm64/boot/dts/freescale/imx8mm-pinfunc.h" 1
# 15 "arch/arm64/boot/dts/freescale/imx8mm.dtsi" 2

/ {
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  ethernet0 = &fec1;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  i2c3 = &i2c4;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  spi0 = &ecspi1;
  spi1 = &ecspi2;
  spi2 = &ecspi3;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  idle-states {
   entry-method = "psci";

   cpu_pd_wait: cpu-pd-wait {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x0010033>;
    local-timer-stop;
    entry-latency-us = <1000>;
    exit-latency-us = <700>;
    min-residency-us = <2700>;
   };
  };

  A53_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   clock-latency = <61036>;
   clocks = <&clk 215>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   nvmem-cells = <&cpu_speed_grade>;
   nvmem-cell-names = "speed_grade";
   cpu-idle-states = <&cpu_pd_wait>;
   #cooling-cells = <2>;
  };

  A53_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   clock-latency = <61036>;
   clocks = <&clk 215>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   cpu-idle-states = <&cpu_pd_wait>;
   #cooling-cells = <2>;
  };

  A53_2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
   clock-latency = <61036>;
   clocks = <&clk 215>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   cpu-idle-states = <&cpu_pd_wait>;
   #cooling-cells = <2>;
  };

  A53_3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
   clock-latency = <61036>;
   clocks = <&clk 215>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   cpu-idle-states = <&cpu_pd_wait>;
   #cooling-cells = <2>;
  };

  A53_L2: l2-cache0 {
   compatible = "cache";
   cache-level = <2>;
   cache-unified;
   cache-size = <0x80000>;
   cache-line-size = <64>;
   cache-sets = <512>;
  };
 };

 a53_opp_table: opp-table {
  compatible = "operating-points-v2";
  opp-shared;

  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <850000>;
   opp-supported-hw = <0xe>, <0x7>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };

  opp-1600000000 {
   opp-hz = /bits/ 64 <1600000000>;
   opp-microvolt = <950000>;
   opp-supported-hw = <0xc>, <0x7>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };

  opp-1800000000 {
   opp-hz = /bits/ 64 <1800000000>;
   opp-microvolt = <1000000>;
   opp-supported-hw = <0x8>, <0x3>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };
 };

 osc_32k: clock-osc-32k {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "osc_32k";
 };

 osc_24m: clock-osc-24m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
  clock-output-names = "osc_24m";
 };

 clk_ext1: clock-ext1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext1";
 };

 clk_ext2: clock-ext2 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext2";
 };

 clk_ext3: clock-ext3 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext3";
 };

 clk_ext4: clock-ext4 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext4";
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7
        ((((1 << (4)) - 1) << 8) | 4)>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 8)>;
  clock-frequency = <8000000>;
  arm,no-tick-in-suspend;
 };

 thermal-zones {
  cpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <2000>;
   thermal-sensors = <&tmu>;
   trips {
    cpu_alert0: trip0 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_crit0: trip1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu_alert0>;
     cooling-device =
      <&A53_0 (~0) (~0)>,
      <&A53_1 (~0) (~0)>,
      <&A53_2 (~0) (~0)>,
      <&A53_3 (~0) (~0)>;
    };
   };
  };
 };

 usbphynop1: usbphynop1 {
  #phy-cells = <0>;
  compatible = "usb-nop-xceiv";
  clocks = <&clk 132>;
  assigned-clocks = <&clk 132>;
  assigned-clock-parents = <&clk 50>;
  clock-names = "main_clk";
  power-domains = <&pgc_otg1>;
 };

 usbphynop2: usbphynop2 {
  #phy-cells = <0>;
  compatible = "usb-nop-xceiv";
  clocks = <&clk 132>;
  assigned-clocks = <&clk 132>;
  assigned-clock-parents = <&clk 50>;
  clock-names = "main_clk";
  power-domains = <&pgc_otg2>;
 };

 soc: soc@0 {
  compatible = "fsl,imx8mm-soc", "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x0 0x3e000000>;
  dma-ranges = <0x40000000 0x0 0x40000000 0xc0000000>;
  nvmem-cells = <&imx8mm_uid>;
  nvmem-cell-names = "soc_unique_id";

  aips1: bus@30000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x30000000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x30000000 0x30000000 0x400000>;

   spba2: spba-bus@30000000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x30000000 0x100000>;
    ranges;

    sai1: sai@30010000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai";
     reg = <0x30010000 0x10000>;
     interrupts = <0 95 4>;
     clocks = <&clk 177>,
       <&clk 176>,
       <&clk 0>, <&clk 0>;
     clock-names = "bus", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 0 2 0>, <&sdma2 1 2 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    sai2: sai@30020000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai";
     reg = <0x30020000 0x10000>;
     interrupts = <0 96 4>;
     clocks = <&clk 179>,
      <&clk 178>,
      <&clk 0>, <&clk 0>;
     clock-names = "bus", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 2 2 0>, <&sdma2 3 2 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    sai3: sai@30030000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai";
     reg = <0x30030000 0x10000>;
     interrupts = <0 50 4>;
     clocks = <&clk 181>,
       <&clk 180>,
       <&clk 0>, <&clk 0>;
     clock-names = "bus", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 4 2 0>, <&sdma2 5 2 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    sai5: sai@30050000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai";
     reg = <0x30050000 0x10000>;
     interrupts = <0 90 4>;
     clocks = <&clk 185>,
       <&clk 184>,
       <&clk 0>, <&clk 0>;
     clock-names = "bus", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 8 2 0>, <&sdma2 9 2 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    sai6: sai@30060000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai";
     reg = <0x30060000 0x10000>;
     interrupts = <0 90 4>;
     clocks = <&clk 187>,
       <&clk 186>,
       <&clk 0>, <&clk 0>;
     clock-names = "bus", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 10 2 0>, <&sdma2 11 2 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    micfil: audio-controller@30080000 {
     compatible = "fsl,imx8mm-micfil";
     reg = <0x30080000 0x10000>;
     interrupts = <0 109 4>,
           <0 110 4>,
           <0 44 4>,
           <0 45 4>;
     clocks = <&clk 216>,
       <&clk 203>,
       <&clk 38>,
       <&clk 39>,
       <&clk 6>;
     clock-names = "ipg_clk", "ipg_clk_app",
            "pll8k", "pll11k", "clkext3";
     dmas = <&sdma2 24 25 0x80000000>;
     dma-names = "rx";
     status = "disabled";
    };

    spdif1: spdif@30090000 {
     compatible = "fsl,imx35-spdif";
     reg = <0x30090000 0x10000>;
     interrupts = <0 6 4>;
     clocks = <&clk 94>,
       <&clk 2>,
       <&clk 114>,
       <&clk 0>,
       <&clk 0>,
       <&clk 0>,
       <&clk 94>,
       <&clk 0>,
       <&clk 0>,
       <&clk 0>;
     clock-names = "core", "rxtx0",
            "rxtx1", "rxtx2",
            "rxtx3", "rxtx4",
            "rxtx5", "rxtx6",
            "rxtx7", "spba";
     dmas = <&sdma2 28 18 0>, <&sdma2 29 18 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };
   };

   gpio1: gpio@30200000 {
    compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
    reg = <0x30200000 0x10000>;
    interrupts = <0 64 4>,
          <0 65 4>;
    clocks = <&clk 223>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 10 30>;
   };

   gpio2: gpio@30210000 {
    compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
    reg = <0x30210000 0x10000>;
    interrupts = <0 66 4>,
          <0 67 4>;
    clocks = <&clk 224>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 40 21>;
   };

   gpio3: gpio@30220000 {
    compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
    reg = <0x30220000 0x10000>;
    interrupts = <0 68 4>,
          <0 69 4>;
    clocks = <&clk 225>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 61 26>;
   };

   gpio4: gpio@30230000 {
    compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
    reg = <0x30230000 0x10000>;
    interrupts = <0 70 4>,
          <0 71 4>;
    clocks = <&clk 226>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 87 32>;
   };

   gpio5: gpio@30240000 {
    compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
    reg = <0x30240000 0x10000>;
    interrupts = <0 72 4>,
          <0 73 4>;
    clocks = <&clk 227>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 119 30>;
   };

   tmu: tmu@30260000 {
    compatible = "fsl,imx8mm-tmu";
    reg = <0x30260000 0x10000>;
    clocks = <&clk 209>;
    nvmem-cells = <&tmu_calib>;
    nvmem-cell-names = "calib";
    #thermal-sensor-cells = <0>;
   };

   wdog1: watchdog@30280000 {
    compatible = "fsl,imx8mm-wdt", "fsl,imx21-wdt";
    reg = <0x30280000 0x10000>;
    interrupts = <0 78 4>;
    clocks = <&clk 196>;
    status = "disabled";
   };

   wdog2: watchdog@30290000 {
    compatible = "fsl,imx8mm-wdt", "fsl,imx21-wdt";
    reg = <0x30290000 0x10000>;
    interrupts = <0 79 4>;
    clocks = <&clk 197>;
    status = "disabled";
   };

   wdog3: watchdog@302a0000 {
    compatible = "fsl,imx8mm-wdt", "fsl,imx21-wdt";
    reg = <0x302a0000 0x10000>;
    interrupts = <0 10 4>;
    clocks = <&clk 198>;
    status = "disabled";
   };

   sdma2: dma-controller@302c0000 {
    compatible = "fsl,imx8mm-sdma", "fsl,imx8mq-sdma";
    reg = <0x302c0000 0x10000>;
    interrupts = <0 103 4>;
    clocks = <&clk 212>,
      <&clk 212>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
   };

   sdma3: dma-controller@302b0000 {
    compatible = "fsl,imx8mm-sdma", "fsl,imx8mq-sdma";
    reg = <0x302b0000 0x10000>;
    interrupts = <0 34 4>;
    clocks = <&clk 213>,
     <&clk 213>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
   };

   iomuxc: pinctrl@30330000 {
    compatible = "fsl,imx8mm-iomuxc";
    reg = <0x30330000 0x10000>;
   };

   gpr: syscon@30340000 {
    compatible = "fsl,imx8mm-iomuxc-gpr", "syscon";
    reg = <0x30340000 0x10000>;
   };

   ocotp: efuse@30350000 {
    compatible = "fsl,imx8mm-ocotp", "syscon";
    reg = <0x30350000 0x10000>;
    clocks = <&clk 168>;

    #address-cells = <1>;
    #size-cells = <1>;
# 581 "arch/arm64/boot/dts/freescale/imx8mm.dtsi"
    imx8mm_uid: unique-id@4 {
     reg = <0x4 0x8>;
    };

    cpu_speed_grade: speed-grade@10 {
     reg = <0x10 4>;
    };

    tmu_calib: calib@3c {
     reg = <0x3c 4>;
    };

    fec_mac_address: mac-address@90 {
     reg = <0x90 6>;
    };
   };

   anatop: clock-controller@30360000 {
    compatible = "fsl,imx8mm-anatop";
    reg = <0x30360000 0x10000>;
    #clock-cells = <1>;
   };

   snvs: snvs@30370000 {
    compatible = "fsl,sec-v4.0-mon","syscon", "simple-mfd";
    reg = <0x30370000 0x10000>;

    snvs_rtc: snvs-rtc-lp {
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     regmap = <&snvs>;
     offset = <0x34>;
     interrupts = <0 19 4>,
           <0 20 4>;
     clocks = <&clk 228>;
     clock-names = "snvs-rtc";
    };

    snvs_pwrkey: snvs-powerkey {
     compatible = "fsl,sec-v4.0-pwrkey";
     regmap = <&snvs>;
     interrupts = <0 4 4>;
     clocks = <&clk 228>;
     clock-names = "snvs-pwrkey";
     linux,keycode = <116>;
     wakeup-source;
     status = "disabled";
    };

    snvs_lpgpr: snvs-lpgpr {
     compatible = "fsl,imx8mm-snvs-lpgpr",
           "fsl,imx7d-snvs-lpgpr";
    };
   };

   clk: clock-controller@30380000 {
    compatible = "fsl,imx8mm-ccm";
    reg = <0x30380000 0x10000>;
    #clock-cells = <1>;
    clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
      <&clk_ext3>, <&clk_ext4>;
    clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
           "clk_ext3", "clk_ext4";
    assigned-clocks = <&clk 66>,
      <&clk 251>,
      <&clk 91>,
      <&clk 94>,
      <&clk 96>,
      <&clk 27>,
      <&clk 20>,
      <&clk 18>;
    assigned-clock-parents = <&clk 56>,
        <&clk 44>,
        <&clk 47>,
        <&clk 56>;
    assigned-clock-rates = <0>, <0>, <0>,
       <400000000>,
       <400000000>,
       <750000000>,
       <594000000>,
       <393216000>;
   };

   src: reset-controller@30390000 {
    compatible = "fsl,imx8mm-src", "fsl,imx8mq-src", "syscon";
    reg = <0x30390000 0x10000>;
    interrupts = <0 89 4>;
    #reset-cells = <1>;
   };

   gpc: gpc@303a0000 {
    compatible = "fsl,imx8mm-gpc";
    reg = <0x303a0000 0x10000>;
    interrupts = <0 87 4>;
    interrupt-parent = <&gic>;
    interrupt-controller;
    #interrupt-cells = <3>;

    pgc {
     #address-cells = <1>;
     #size-cells = <0>;

     pgc_hsiomix: power-domain@0 {
      #power-domain-cells = <0>;
      reg = <0>;
      clocks = <&clk 88>;
      assigned-clocks = <&clk 88>;
      assigned-clock-parents = <&clk 64>;
     };

     pgc_pcie: power-domain@1 {
      #power-domain-cells = <0>;
      reg = <1>;
      power-domains = <&pgc_hsiomix>;
      clocks = <&clk 169>;
     };

     pgc_otg1: power-domain@2 {
      #power-domain-cells = <0>;
      reg = <2>;
     };

     pgc_otg2: power-domain@3 {
      #power-domain-cells = <0>;
      reg = <3>;
     };

     pgc_gpumix: power-domain@4 {
      #power-domain-cells = <0>;
      reg = <4>;
      clocks = <&clk 200>,
        <&clk 90>;
      assigned-clocks = <&clk 89>,
          <&clk 90>;
      assigned-clock-parents = <&clk 56>,
          <&clk 56>;
      assigned-clock-rates = <800000000>, <400000000>;
     };

     pgc_gpu: power-domain@5 {
      #power-domain-cells = <0>;
      reg = <5>;
      clocks = <&clk 90>,
        <&clk 200>,
        <&clk 217>,
        <&clk 193>;
      resets = <&src 32>;
      power-domains = <&pgc_gpumix>;
     };

     pgc_vpumix: power-domain@6 {
      #power-domain-cells = <0>;
      reg = <6>;
      clocks = <&clk 210>;
      assigned-clocks = <&clk 84>;
      assigned-clock-parents = <&clk 56>;
     };

     pgc_vpu_g1: power-domain@7 {
      #power-domain-cells = <0>;
      reg = <7>;
     };

     pgc_vpu_g2: power-domain@8 {
      #power-domain-cells = <0>;
      reg = <8>;
     };

     pgc_vpu_h1: power-domain@9 {
      #power-domain-cells = <0>;
      reg = <9>;
     };

     pgc_dispmix: power-domain@10 {
      #power-domain-cells = <0>;
      reg = <10>;
      clocks = <&clk 206>,
        <&clk 205>;
      assigned-clocks = <&clk 85>,
          <&clk 86>;
      assigned-clock-parents = <&clk 65>,
          <&clk 56>;
      assigned-clock-rates = <500000000>, <200000000>;
     };

     pgc_mipi: power-domain@11 {
      #power-domain-cells = <0>;
      reg = <11>;
     };
    };
   };
  };

  aips2: bus@30400000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x30400000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x30400000 0x30400000 0x400000>;

   pwm1: pwm@30660000 {
    compatible = "fsl,imx8mm-pwm", "fsl,imx27-pwm";
    reg = <0x30660000 0x10000>;
    interrupts = <0 81 4>;
    clocks = <&clk 170>,
     <&clk 170>;
    clock-names = "ipg", "per";
    #pwm-cells = <3>;
    status = "disabled";
   };

   pwm2: pwm@30670000 {
    compatible = "fsl,imx8mm-pwm", "fsl,imx27-pwm";
    reg = <0x30670000 0x10000>;
    interrupts = <0 82 4>;
    clocks = <&clk 171>,
      <&clk 171>;
    clock-names = "ipg", "per";
    #pwm-cells = <3>;
    status = "disabled";
   };

   pwm3: pwm@30680000 {
    compatible = "fsl,imx8mm-pwm", "fsl,imx27-pwm";
    reg = <0x30680000 0x10000>;
    interrupts = <0 83 4>;
    clocks = <&clk 172>,
      <&clk 172>;
    clock-names = "ipg", "per";
    #pwm-cells = <3>;
    status = "disabled";
   };

   pwm4: pwm@30690000 {
    compatible = "fsl,imx8mm-pwm", "fsl,imx27-pwm";
    reg = <0x30690000 0x10000>;
    interrupts = <0 84 4>;
    clocks = <&clk 173>,
      <&clk 173>;
    clock-names = "ipg", "per";
    #pwm-cells = <3>;
    status = "disabled";
   };

   system_counter: timer@306a0000 {
    compatible = "nxp,sysctr-timer";
    reg = <0x306a0000 0x20000>;
    interrupts = <0 47 4>;
    clocks = <&osc_24m>;
    clock-names = "per";
   };
  };

  aips3: bus@30800000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x30800000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x30800000 0x30800000 0x400000>,
     <0x8000000 0x8000000 0x10000000>;

   spba1: spba-bus@30800000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x30800000 0x100000>;
    ranges;

    ecspi1: spi@30820000 {
     compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0x30820000 0x10000>;
     interrupts = <0 31 4>;
     clocks = <&clk 159>,
       <&clk 159>;
     clock-names = "ipg", "per";
     dmas = <&sdma1 0 7 1>, <&sdma1 1 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi2: spi@30830000 {
     compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0x30830000 0x10000>;
     interrupts = <0 32 4>;
     clocks = <&clk 160>,
       <&clk 160>;
     clock-names = "ipg", "per";
     dmas = <&sdma1 2 7 1>, <&sdma1 3 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi3: spi@30840000 {
     compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0x30840000 0x10000>;
     interrupts = <0 33 4>;
     clocks = <&clk 161>,
       <&clk 161>;
     clock-names = "ipg", "per";
     dmas = <&sdma1 4 7 1>, <&sdma1 5 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart1: serial@30860000 {
     compatible = "fsl,imx8mm-uart", "fsl,imx6q-uart";
     reg = <0x30860000 0x10000>;
     interrupts = <0 26 4>;
     clocks = <&clk 188>,
       <&clk 188>;
     clock-names = "ipg", "per";
     dmas = <&sdma1 22 4 0>, <&sdma1 23 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart3: serial@30880000 {
     compatible = "fsl,imx8mm-uart", "fsl,imx6q-uart";
     reg = <0x30880000 0x10000>;
     interrupts = <0 28 4>;
     clocks = <&clk 190>,
       <&clk 190>;
     clock-names = "ipg", "per";
     dmas = <&sdma1 26 4 0>, <&sdma1 27 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart2: serial@30890000 {
     compatible = "fsl,imx8mm-uart", "fsl,imx6q-uart";
     reg = <0x30890000 0x10000>;
     interrupts = <0 27 4>;
     clocks = <&clk 189>,
       <&clk 189>;
     clock-names = "ipg", "per";
     status = "disabled";
    };
   };

   crypto: crypto@30900000 {
    compatible = "fsl,sec-v4.0";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x30900000 0x40000>;
    ranges = <0 0x30900000 0x40000>;
    interrupts = <0 91 4>;
    clocks = <&clk 93>,
      <&clk 95>;
    clock-names = "aclk", "ipg";

    sec_jr0: jr@1000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x1000 0x1000>;
     interrupts = <0 105 4>;
     status = "disabled";
    };

    sec_jr1: jr@2000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x2000 0x1000>;
     interrupts = <0 106 4>;
    };

    sec_jr2: jr@3000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x3000 0x1000>;
     interrupts = <0 114 4>;
    };
   };

   i2c1: i2c@30a20000 {
    compatible = "fsl,imx8mm-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30a20000 0x10000>;
    interrupts = <0 35 4>;
    clocks = <&clk 164>;
    status = "disabled";
   };

   i2c2: i2c@30a30000 {
    compatible = "fsl,imx8mm-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30a30000 0x10000>;
    interrupts = <0 36 4>;
    clocks = <&clk 165>;
    status = "disabled";
   };

   i2c3: i2c@30a40000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mm-i2c", "fsl,imx21-i2c";
    reg = <0x30a40000 0x10000>;
    interrupts = <0 37 4>;
    clocks = <&clk 166>;
    status = "disabled";
   };

   i2c4: i2c@30a50000 {
    compatible = "fsl,imx8mm-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30a50000 0x10000>;
    interrupts = <0 38 4>;
    clocks = <&clk 167>;
    status = "disabled";
   };

   uart4: serial@30a60000 {
    compatible = "fsl,imx8mm-uart", "fsl,imx6q-uart";
    reg = <0x30a60000 0x10000>;
    interrupts = <0 29 4>;
    clocks = <&clk 191>,
      <&clk 191>;
    clock-names = "ipg", "per";
    dmas = <&sdma1 28 4 0>, <&sdma1 29 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   mu: mailbox@30aa0000 {
    compatible = "fsl,imx8mm-mu", "fsl,imx6sx-mu";
    reg = <0x30aa0000 0x10000>;
    interrupts = <0 88 4>;
    clocks = <&clk 218>;
    #mbox-cells = <2>;
   };

   usdhc1: mmc@30b40000 {
    compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
    reg = <0x30b40000 0x10000>;
    interrupts = <0 22 4>;
    clocks = <&clk 95>,
      <&clk 83>,
      <&clk 194>;
    clock-names = "ipg", "ahb", "per";
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step = <2>;
    bus-width = <4>;
    status = "disabled";
   };

   usdhc2: mmc@30b50000 {
    compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
    reg = <0x30b50000 0x10000>;
    interrupts = <0 23 4>;
    clocks = <&clk 95>,
      <&clk 83>,
      <&clk 195>;
    clock-names = "ipg", "ahb", "per";
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step = <2>;
    bus-width = <4>;
    status = "disabled";
   };

   usdhc3: mmc@30b60000 {
    compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
    reg = <0x30b60000 0x10000>;
    interrupts = <0 24 4>;
    clocks = <&clk 95>,
      <&clk 83>,
      <&clk 208>;
    clock-names = "ipg", "ahb", "per";
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step = <2>;
    bus-width = <4>;
    status = "disabled";
   };

   flexspi: spi@30bb0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "nxp,imx8mm-fspi";
    reg = <0x30bb0000 0x10000>, <0x8000000 0x10000000>;
    reg-names = "fspi_base", "fspi_mmap";
    interrupts = <0 107 4>;
    clocks = <&clk 174>,
      <&clk 174>;
    clock-names = "fspi_en", "fspi";
    status = "disabled";
   };

   sdma1: dma-controller@30bd0000 {
    compatible = "fsl,imx8mm-sdma", "fsl,imx8mq-sdma";
    reg = <0x30bd0000 0x10000>;
    interrupts = <0 2 4>;
    clocks = <&clk 211>,
      <&clk 93>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
   };

   fec1: ethernet@30be0000 {
    compatible = "fsl,imx8mm-fec", "fsl,imx8mq-fec", "fsl,imx6sx-fec";
    reg = <0x30be0000 0x10000>;
    interrupts = <0 118 4>,
          <0 119 4>,
          <0 120 4>,
          <0 121 4>;
    clocks = <&clk 162>,
      <&clk 162>,
      <&clk 117>,
      <&clk 116>,
      <&clk 118>;
    clock-names = "ipg", "ahb", "ptp",
           "enet_clk_ref", "enet_out";
    assigned-clocks = <&clk 82>,
        <&clk 117>,
        <&clk 116>,
        <&clk 118>;
    assigned-clock-parents = <&clk 54>,
        <&clk 58>,
        <&clk 59>,
        <&clk 57>;
    assigned-clock-rates = <0>, <100000000>, <125000000>, <0>;
    fsl,num-tx-queues = <3>;
    fsl,num-rx-queues = <3>;
    nvmem-cells = <&fec_mac_address>;
    nvmem-cell-names = "mac-address";
    fsl,stop-mode = <&gpr 0x10 3>;
    status = "disabled";
   };

  };

  aips4: bus@32c00000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x32c00000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x32c00000 0x32c00000 0x400000>;

   lcdif: lcdif@32e00000 {
    compatible = "fsl,imx8mm-lcdif", "fsl,imx6sx-lcdif";
    reg = <0x32e00000 0x10000>;
    clocks = <&clk 107>,
      <&clk 206>,
      <&clk 205>;
    clock-names = "pix", "axi", "disp_axi";
    assigned-clocks = <&clk 107>,
        <&clk 85>,
        <&clk 86>;
    assigned-clock-parents = <&clk 40>,
        <&clk 65>,
        <&clk 56>;
    assigned-clock-rates = <594000000>, <500000000>, <200000000>;
    interrupts = <0 5 4>;
    power-domains = <&disp_blk_ctrl 1>;
    status = "disabled";

    port {
     lcdif_to_dsim: endpoint {
      remote-endpoint = <&dsim_from_lcdif>;
     };
    };
   };

   mipi_dsi: dsi@32e10000 {
    compatible = "fsl,imx8mm-mipi-dsim";
    reg = <0x32e10000 0x400>;
    clocks = <&clk 142>,
      <&clk 143>;
    clock-names = "bus_clk", "sclk_mipi";
    assigned-clocks = <&clk 142>,
        <&clk 143>;
    assigned-clock-parents = <&clk 54>,
        <&clk 2>;
    assigned-clock-rates = <266000000>, <24000000>;
    samsung,pll-clock-frequency = <24000000>;
    interrupts = <0 18 4>;
    power-domains = <&disp_blk_ctrl 2>;
    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      dsim_from_lcdif: endpoint {
       remote-endpoint = <&lcdif_to_dsim>;
      };
     };
    };
   };

   csi: csi@32e20000 {
    compatible = "fsl,imx8mm-csi", "fsl,imx7-csi";
    reg = <0x32e20000 0x1000>;
    interrupts = <0 16 4>;
    clocks = <&clk 219>;
    clock-names = "mclk";
    power-domains = <&disp_blk_ctrl 0>;
    status = "disabled";

    port {
     csi_in: endpoint {
      remote-endpoint = <&imx8mm_mipi_csi_out>;
     };
    };
   };

   disp_blk_ctrl: blk-ctrl@32e28000 {
    compatible = "fsl,imx8mm-disp-blk-ctrl", "syscon";
    reg = <0x32e28000 0x100>;
    power-domains = <&pgc_dispmix>, <&pgc_dispmix>,
      <&pgc_dispmix>, <&pgc_mipi>,
      <&pgc_mipi>;
    power-domain-names = "bus", "csi-bridge",
           "lcdif", "mipi-dsi",
           "mipi-csi";
    clocks = <&clk 205>,
      <&clk 206>,
      <&clk 219>,
      <&clk 205>,
      <&clk 206>,
      <&clk 204>,
      <&clk 142>,
      <&clk 143>,
      <&clk 146>,
      <&clk 147>;
    clock-names = "csi-bridge-axi","csi-bridge-apb",
           "csi-bridge-core", "lcdif-axi",
           "lcdif-apb", "lcdif-pix",
           "dsi-pclk", "dsi-ref",
           "csi-aclk", "csi-pclk";
    #power-domain-cells = <1>;
   };

   mipi_csi: mipi-csi@32e30000 {
    compatible = "fsl,imx8mm-mipi-csi2";
    reg = <0x32e30000 0x1000>;
    interrupts = <0 17 4>;
    assigned-clocks = <&clk 146>,
        <&clk 147>;
    assigned-clock-parents = <&clk 65>,
         <&clk 65>;
    clock-frequency = <333000000>;
    clocks = <&clk 206>,
      <&clk 219>,
      <&clk 147>,
      <&clk 205>;
    clock-names = "pclk", "wrap", "phy", "axi";
    power-domains = <&disp_blk_ctrl 3>;
    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
     };

     port@1 {
      reg = <1>;

      imx8mm_mipi_csi_out: endpoint {
       remote-endpoint = <&csi_in>;
      };
     };
    };
   };

   usbotg1: usb@32e40000 {
    compatible = "fsl,imx8mm-usb", "fsl,imx7d-usb", "fsl,imx27-usb";
    reg = <0x32e40000 0x200>;
    interrupts = <0 40 4>;
    clocks = <&clk 192>;
    clock-names = "usb1_ctrl_root_clk";
    assigned-clocks = <&clk 88>;
    assigned-clock-parents = <&clk 64>;
    phys = <&usbphynop1>;
    fsl,usbmisc = <&usbmisc1 0>;
    power-domains = <&pgc_hsiomix>;
    status = "disabled";
   };

   usbmisc1: usbmisc@32e40200 {
    compatible = "fsl,imx8mm-usbmisc", "fsl,imx7d-usbmisc",
          "fsl,imx6q-usbmisc";
    #index-cells = <1>;
    reg = <0x32e40200 0x200>;
   };

   usbotg2: usb@32e50000 {
    compatible = "fsl,imx8mm-usb", "fsl,imx7d-usb", "fsl,imx27-usb";
    reg = <0x32e50000 0x200>;
    interrupts = <0 41 4>;
    clocks = <&clk 192>;
    clock-names = "usb1_ctrl_root_clk";
    assigned-clocks = <&clk 88>;
    assigned-clock-parents = <&clk 64>;
    phys = <&usbphynop2>;
    fsl,usbmisc = <&usbmisc2 0>;
    power-domains = <&pgc_hsiomix>;
    status = "disabled";
   };

   usbmisc2: usbmisc@32e50200 {
    compatible = "fsl,imx8mm-usbmisc", "fsl,imx7d-usbmisc",
          "fsl,imx6q-usbmisc";
    #index-cells = <1>;
    reg = <0x32e50200 0x200>;
   };

   pcie_phy: pcie-phy@32f00000 {
    compatible = "fsl,imx8mm-pcie-phy";
    reg = <0x32f00000 0x10000>;
    clocks = <&clk 104>;
    clock-names = "ref";
    assigned-clocks = <&clk 104>;
    assigned-clock-rates = <100000000>;
    assigned-clock-parents = <&clk 58>;
    resets = <&src 26>;
    reset-names = "pciephy";
    #phy-cells = <0>;
    status = "disabled";
   };
  };

  dma_apbh: dma-controller@33000000 {
   compatible = "fsl,imx7d-dma-apbh", "fsl,imx28-dma-apbh";
   reg = <0x33000000 0x2000>;
   interrupts = <0 12 4>,
         <0 12 4>,
         <0 12 4>,
         <0 12 4>;
   #dma-cells = <1>;
   dma-channels = <4>;
   clocks = <&clk 222>;
  };

  gpmi: nand-controller@33002000 {
   compatible = "fsl,imx8mm-gpmi-nand", "fsl,imx7d-gpmi-nand";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x33002000 0x2000>, <0x33004000 0x4000>;
   reg-names = "gpmi-nand", "bch";
   interrupts = <0 14 4>;
   interrupt-names = "bch";
   clocks = <&clk 175>,
     <&clk 222>;
   clock-names = "gpmi_io", "gpmi_bch_apb";
   dmas = <&dma_apbh 0>;
   dma-names = "rx-tx";
   status = "disabled";
  };

  pcie0: pcie@33800000 {
   compatible = "fsl,imx8mm-pcie";
   reg = <0x33800000 0x400000>, <0x1ff00000 0x80000>;
   reg-names = "dbi", "config";
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   bus-range = <0x00 0xff>;
   ranges = <0x81000000 0 0x00000000 0x1ff80000 0 0x00010000
       0x82000000 0 0x18000000 0x18000000 0 0x07f00000>;
   num-lanes = <1>;
   num-viewport = <4>;
   interrupts = <0 122 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &gic 0 125 4>,
     <0 0 0 2 &gic 0 124 4>,
     <0 0 0 3 &gic 0 123 4>,
     <0 0 0 4 &gic 0 122 4>;
   fsl,max-link-speed = <2>;
   linux,pci-domain = <0>;
   clocks = <&clk 169>,
     <&clk 104>,
     <&clk 105>;
   clock-names = "pcie", "pcie_bus", "pcie_aux";
   power-domains = <&pgc_pcie>;
   resets = <&src 28>,
     <&src 29>;
   reset-names = "apps", "turnoff";
   phys = <&pcie_phy>;
   phy-names = "pcie-phy";
   status = "disabled";
  };

  pcie0_ep: pcie-ep@33800000 {
   compatible = "fsl,imx8mm-pcie-ep";
   reg = <0x33800000 0x400000>,
         <0x18000000 0x8000000>;
   reg-names = "dbi", "addr_space";
   num-lanes = <1>;
   interrupts = <0 127 4>;
   interrupt-names = "dma";
   fsl,max-link-speed = <2>;
   clocks = <&clk 169>,
     <&clk 104>,
     <&clk 105>;
   clock-names = "pcie", "pcie_bus", "pcie_aux";
   power-domains = <&pgc_pcie>;
   resets = <&src 28>,
     <&src 29>;
   reset-names = "apps", "turnoff";
   phys = <&pcie_phy>;
   phy-names = "pcie-phy";
   num-ib-windows = <4>;
   num-ob-windows = <4>;
   status = "disabled";
  };

  gpu_3d: gpu@38000000 {
   compatible = "vivante,gc";
   reg = <0x38000000 0x8000>;
   interrupts = <0 3 4>;
   clocks = <&clk 90>,
     <&clk 200>,
     <&clk 193>,
     <&clk 193>;
   clock-names = "reg", "bus", "core", "shader";
   assigned-clocks = <&clk 248>,
       <&clk 42>;
   assigned-clock-parents = <&clk 42>;
   assigned-clock-rates = <0>, <1000000000>;
   power-domains = <&pgc_gpu>;
  };

  gpu_2d: gpu@38008000 {
   compatible = "vivante,gc";
   reg = <0x38008000 0x8000>;
   interrupts = <0 25 4>;
   clocks = <&clk 90>,
     <&clk 200>,
     <&clk 217>;
   clock-names = "reg", "bus", "core";
   assigned-clocks = <&clk 249>,
       <&clk 42>;
   assigned-clock-parents = <&clk 42>;
   assigned-clock-rates = <0>, <1000000000>;
   power-domains = <&pgc_gpu>;
  };

  vpu_g1: video-codec@38300000 {
   compatible = "nxp,imx8mm-vpu-g1";
   reg = <0x38300000 0x10000>;
   interrupts = <0 7 4>;
   clocks = <&clk 199>;
   power-domains = <&vpu_blk_ctrl 0>;
  };

  vpu_g2: video-codec@38310000 {
   compatible = "nxp,imx8mq-vpu-g2";
   reg = <0x38310000 0x10000>;
   interrupts = <0 8 4>;
   clocks = <&clk 202>;
   power-domains = <&vpu_blk_ctrl 1>;
  };

  vpu_blk_ctrl: blk-ctrl@38330000 {
   compatible = "fsl,imx8mm-vpu-blk-ctrl", "syscon";
   reg = <0x38330000 0x100>;
   power-domains = <&pgc_vpumix>, <&pgc_vpu_g1>,
     <&pgc_vpu_g2>, <&pgc_vpu_h1>;
   power-domain-names = "bus", "g1", "g2", "h1";
   clocks = <&clk 199>,
     <&clk 202>,
     <&clk 201>;
   clock-names = "g1", "g2", "h1";
   assigned-clocks = <&clk 99>,
       <&clk 100>;
   assigned-clock-parents = <&clk 43>,
       <&clk 43>;
   assigned-clock-rates = <600000000>,
            <600000000>;
   #power-domain-cells = <1>;
  };

  gic: interrupt-controller@38800000 {
   compatible = "arm,gic-v3";
   reg = <0x38800000 0x10000>,
         <0x38880000 0xc0000>;
   #interrupt-cells = <3>;
   interrupt-controller;
   interrupts = <1 9 4>;
  };

  ddrc: memory-controller@3d400000 {
   compatible = "fsl,imx8mm-ddrc", "fsl,imx8m-ddrc";
   reg = <0x3d400000 0x400000>;
   clock-names = "core", "pll", "alt", "apb";
   clocks = <&clk 220>,
     <&clk 21>,
     <&clk 97>,
     <&clk 98>;
  };

  ddr-pmu@3d800000 {
   compatible = "fsl,imx8mm-ddr-pmu", "fsl,imx8m-ddr-pmu";
   reg = <0x3d800000 0x400000>;
   interrupts = <0 98 4>;
  };
 };
};
# 9 "arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi" 2

/ {
 chosen {
  stdout-path = &uart1;
 };

 aliases {
  rtc0 = &rtc_i2c;
  rtc1 = &snvs_rtc;
 };

 backlight: backlight {
  compatible = "pwm-backlight";
  brightness-levels = <0 45 63 88 119 158 203 255>;
  default-brightness-level = <4>;

  enable-gpios = <&gpio3 24 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_i2s_2_d_out_dsi_1_bkl_en>;
  power-supply = <&reg_3p3v>;

  pwms = <&pwm1 0 6666667 (1 << 0)>;
  status = "disabled";
 };


 clk40m: oscillator {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <40000000>;
 };

 gpio-keys {
  compatible = "gpio-keys";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_gpio_keys>;

  key-wakeup {
   debounce-interval = <10>;

   gpios = <&gpio4 28 1>;
   label = "Wake-Up";
   linux,code = <143>;
   wakeup-source;
  };
 };

 hdmi_connector: hdmi-connector {
  compatible = "hdmi-connector";
  ddc-i2c-bus = <&i2c2>;

  hpd-gpios = <&gpio1 1 0>;
  label = "hdmi";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_pwm_3_dsi_hpd_gpio>;
  type = "a";
  status = "disabled";
 };

 panel_lvds: panel-lvds {
  compatible = "panel-lvds";
  backlight = <&backlight>;
  data-mapping = "vesa-24";
  status = "disabled";
 };


 reg_1p8v: regulator-1p8v {
  compatible = "regulator-fixed";
  regulator-max-microvolt = <1800000>;
  regulator-min-microvolt = <1800000>;
  regulator-name = "+V1.8_SW";
 };

 reg_3p3v: regulator-3p3v {
  compatible = "regulator-fixed";
  regulator-max-microvolt = <3300000>;
  regulator-min-microvolt = <3300000>;
  regulator-name = "+V3.3_SW";
 };

 reg_5p0v: regulator-5p0v {
  compatible = "regulator-fixed";
  regulator-max-microvolt = <5000000>;
  regulator-min-microvolt = <5000000>;
  regulator-name = "+V5_SW";
 };


 reg_ethphy: regulator-ethphy {
  compatible = "regulator-fixed";
  enable-active-high;
  gpio = <&gpio2 20 0>;
  off-on-delay-us = <500000>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_reg_eth>;
  regulator-always-on;
  regulator-boot-on;
  regulator-max-microvolt = <3300000>;
  regulator-min-microvolt = <3300000>;
  regulator-name = "On-module +V3.3_ETH";
  startup-delay-us = <200000>;
 };

 reg_usb_otg1_vbus: regulator-usb-otg1 {
  compatible = "regulator-fixed";
  enable-active-high;

  gpio = <&gpio1 12 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_reg_usb1_en>;
  regulator-max-microvolt = <5000000>;
  regulator-min-microvolt = <5000000>;
  regulator-name = "USB_1_EN";
 };

 reg_usb_otg2_vbus: regulator-usb-otg2 {
  compatible = "regulator-fixed";
  enable-active-high;

  gpio = <&gpio1 14 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_reg_usb2_en>;
  regulator-max-microvolt = <5000000>;
  regulator-min-microvolt = <5000000>;
  regulator-name = "USB_2_EN";
 };

 reg_usdhc2_vmmc: regulator-usdhc2 {
  compatible = "regulator-fixed";
  enable-active-high;

  gpio = <&gpio3 5 0>;
  off-on-delay-us = <100000>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_usdhc2_pwr_en>;
  regulator-max-microvolt = <3300000>;
  regulator-min-microvolt = <3300000>;
  regulator-name = "+V3.3_SD";
  startup-delay-us = <2000>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;


  /delete-node/ linux,cma;
 };
};

&A53_0 {
 cpu-supply = <&reg_vdd_arm>;
};

&A53_1 {
 cpu-supply = <&reg_vdd_arm>;
};

&A53_2 {
 cpu-supply = <&reg_vdd_arm>;
};

&A53_3 {
 cpu-supply = <&reg_vdd_arm>;
};

&cpu_alert0 {
 temperature = <95000>;
};

&cpu_crit0 {
 temperature = <105000>;
};

&ddrc {
 operating-points-v2 = <&ddrc_opp_table>;

 ddrc_opp_table: opp-table {
  compatible = "operating-points-v2";

  opp-25000000 {
   opp-hz = /bits/ 64 <25000000>;
  };

  opp-100000000 {
   opp-hz = /bits/ 64 <100000000>;
  };

  opp-750000000 {
   opp-hz = /bits/ 64 <750000000>;
  };
 };
};


&ecspi2 {
 #address-cells = <1>;
 #size-cells = <0>;
 cs-gpios = <&gpio5 13 1>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_ecspi2>;
};


&ecspi3 {
 #address-cells = <1>;
 #size-cells = <0>;
 cs-gpios = <&gpio5 25 1>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_ecspi3>;
 status = "okay";

 can1: can@0 {
  compatible = "microchip,mcp251xfd";
  clocks = <&clk40m>;
  interrupts-extended = <&gpio1 6 8>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_can1_int>;
  reg = <0>;
  spi-max-frequency = <8500000>;
 };
};


&fec1 {
 fsl,magic-packet;
 phy-handle = <&ethphy0>;
 phy-mode = "rgmii-id";
 phy-supply = <&reg_ethphy>;
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&pinctrl_fec1>;
 pinctrl-1 = <&pinctrl_fec1_sleep>;

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy0: ethernet-phy@7 {
   compatible = "ethernet-phy-ieee802.3-c22";
   interrupt-parent = <&gpio1>;
   interrupts = <10 8>;
   micrel,led-mode = <0>;
   reg = <7>;
  };
 };
};


&flexspi {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_flexspi0>;
};

&gpio1 {
 gpio-line-names = "SODIMM_216",
     "SODIMM_19",
     "",
     "",
     "",
     "",
     "",
     "",
     "SODIMM_220",
     "SODIMM_222",
     "",
     "SODIMM_218",
     "SODIMM_155",
     "SODIMM_157",
     "SODIMM_185",
     "SODIMM_187";
};

&gpio2 {
 gpio-line-names = "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "SODIMM_84",
     "SODIMM_78",
     "SODIMM_74",
     "SODIMM_80",
     "SODIMM_82",
     "SODIMM_70",
     "SODIMM_72";
};

&gpio5 {
 gpio-line-names = "SODIMM_131",
     "",
     "SODIMM_91",
     "SODIMM_16",
     "SODIMM_15",
     "SODIMM_208",
     "SODIMM_137",
     "SODIMM_139",
     "SODIMM_141",
     "SODIMM_143",
     "SODIMM_196",
     "SODIMM_200",
     "SODIMM_198",
     "SODIMM_202",
     "",
     "",
     "SODIMM_55",
     "SODIMM_53",
     "SODIMM_95",
     "SODIMM_93",
     "SODIMM_14",
     "SODIMM_12",
     "",
     "",
     "",
     "",
     "SODIMM_210",
     "SODIMM_212",
     "SODIMM_151",
     "SODIMM_153";

 ctrl-sleep-moci-hog {
  gpio-hog;

  gpios = <1 0>;
  line-name = "CTRL_SLEEP_MOCI#";
  output-high;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_ctrl_sleep_moci>;
 };
};


&i2c1 {
 clock-frequency = <400000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c1>;
 pinctrl-1 = <&pinctrl_i2c1_gpio>;
 scl-gpios = <&gpio5 14 (0 | (2 | 4))>;
 sda-gpios = <&gpio5 15 (0 | (2 | 4))>;
 status = "okay";

 pca9450: pmic@25 {
  compatible = "nxp,pca9450a";
  interrupt-parent = <&gpio1>;

  interrupts = <3 8>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_pmic>;
  reg = <0x25>;






  regulators {
   reg_vdd_soc: BUCK1 {
    nxp,dvs-run-voltage = <850000>;
    nxp,dvs-standby-voltage = <800000>;
    regulator-always-on;
    regulator-boot-on;
    regulator-max-microvolt = <850000>;
    regulator-min-microvolt = <800000>;
    regulator-name = "On-module +VDD_SOC (BUCK1)";
    regulator-ramp-delay = <3125>;
   };

   reg_vdd_arm: BUCK2 {
    nxp,dvs-run-voltage = <950000>;
    nxp,dvs-standby-voltage = <850000>;
    regulator-always-on;
    regulator-boot-on;
    regulator-max-microvolt = <1050000>;
    regulator-min-microvolt = <805000>;
    regulator-name = "On-module +VDD_ARM (BUCK2)";
    regulator-ramp-delay = <3125>;
   };

   reg_vdd_dram: BUCK3 {
    regulator-always-on;
    regulator-boot-on;
    regulator-max-microvolt = <1000000>;
    regulator-min-microvolt = <805000>;
    regulator-name = "On-module +VDD_GPU_VPU_DDR (BUCK3)";
   };

   reg_vdd_3v3: BUCK4 {
    regulator-always-on;
    regulator-boot-on;
    regulator-max-microvolt = <3300000>;
    regulator-min-microvolt = <3300000>;
    regulator-name = "On-module +V3.3 (BUCK4)";
   };

   reg_vdd_1v8: BUCK5 {
    regulator-always-on;
    regulator-boot-on;
    regulator-max-microvolt = <1800000>;
    regulator-min-microvolt = <1800000>;
    regulator-name = "PWR_1V8_MOCI (BUCK5)";
   };

   reg_nvcc_dram: BUCK6 {
    regulator-always-on;
    regulator-boot-on;
    regulator-max-microvolt = <1100000>;
    regulator-min-microvolt = <1100000>;
    regulator-name = "On-module +VDD_DDR (BUCK6)";
   };

   reg_nvcc_snvs: LDO1 {
    regulator-always-on;
    regulator-boot-on;
    regulator-max-microvolt = <1800000>;
    regulator-min-microvolt = <1800000>;
    regulator-name = "On-module +V1.8_SNVS (LDO1)";
   };

   reg_vdd_snvs: LDO2 {
    regulator-always-on;
    regulator-boot-on;
    regulator-max-microvolt = <800000>;
    regulator-min-microvolt = <800000>;
    regulator-name = "On-module +V0.8_SNVS (LDO2)";
   };

   reg_vdda: LDO3 {
    regulator-always-on;
    regulator-boot-on;
    regulator-max-microvolt = <1800000>;
    regulator-min-microvolt = <1800000>;
    regulator-name = "On-module +V1.8A (LDO3)";
   };

   reg_vdd_phy: LDO4 {
    regulator-always-on;
    regulator-boot-on;
    regulator-max-microvolt = <900000>;
    regulator-min-microvolt = <900000>;
    regulator-name = "On-module +V0.9_MIPI (LDO4)";
   };

   reg_nvcc_sd: LDO5 {
    regulator-max-microvolt = <3300000>;
    regulator-min-microvolt = <1800000>;
    regulator-name = "On-module +V3.3_1.8_SD (LDO5)";
   };
  };
 };

 rtc_i2c: rtc@32 {
  compatible = "epson,rx8130";
  reg = <0x32>;
 };

 adc@49 {
  compatible = "ti,ads1015";
  reg = <0x49>;
  #address-cells = <1>;
  #size-cells = <0>;


  channel@0 {
   reg = <0>;
   ti,datarate = <4>;
   ti,gain = <2>;
  };


  channel@1 {
   reg = <1>;
   ti,datarate = <4>;
   ti,gain = <2>;
  };


  channel@2 {
   reg = <2>;
   ti,datarate = <4>;
   ti,gain = <2>;
  };


  channel@3 {
   reg = <3>;
   ti,datarate = <4>;
   ti,gain = <2>;
  };


  channel@4 {
   reg = <4>;
   ti,datarate = <4>;
   ti,gain = <2>;
  };


  channel@5 {
   reg = <5>;
   ti,datarate = <4>;
   ti,gain = <2>;
  };


  channel@6 {
   reg = <6>;
   ti,datarate = <4>;
   ti,gain = <2>;
  };


  channel@7 {
   reg = <7>;
   ti,datarate = <4>;
   ti,gain = <2>;
  };
 };

 eeprom@50 {
  compatible = "st,24c02";
  pagesize = <16>;
  reg = <0x50>;
 };
};


&i2c2 {
 clock-frequency = <10000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c2>;
 pinctrl-1 = <&pinctrl_i2c2_gpio>;
 scl-gpios = <&gpio5 16 (0 | (2 | 4))>;
 sda-gpios = <&gpio5 17 (0 | (2 | 4))>;
 status = "disabled";
};




&i2c3 {
 clock-frequency = <400000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c3>;
 pinctrl-1 = <&pinctrl_i2c3_gpio>;
 scl-gpios = <&gpio5 18 (0 | (2 | 4))>;
 sda-gpios = <&gpio5 19 (0 | (2 | 4))>;
};


&i2c4 {
 clock-frequency = <400000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c4>;
 pinctrl-1 = <&pinctrl_i2c4_gpio>;
 scl-gpios = <&gpio5 20 (0 | (2 | 4))>;
 sda-gpios = <&gpio5 21 (0 | (2 | 4))>;

 gpio_expander_21: gpio-expander@21 {
  compatible = "nxp,pcal6416";
  #gpio-cells = <2>;
  gpio-controller;
  reg = <0x21>;
  vcc-supply = <&reg_3p3v>;
  status = "disabled";
 };

 lvds_ti_sn65dsi84: bridge@2c {
  compatible = "ti,sn65dsi84";


  enable-gpios = <&gpio3 3 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_gpio_10_dsi>;
  reg = <0x2c>;
  status = "disabled";
 };


 hwmon: hwmon@40 {
  compatible = "ti,ina219";
  reg = <0x40>;
  shunt-resistor = <10000>;
  status = "disabled";
 };

 hdmi_lontium_lt8912: hdmi@48 {
  compatible = "lontium,lt8912b";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_gpio_10_dsi>;
  reg = <0x48>;


  reset-gpios = <&gpio3 3 1>;
  status = "disabled";
 };

 atmel_mxt_ts: touch@4a {
  compatible = "atmel,maxtouch";




  interrupt-parent = <&gpio3>;
  interrupts = <15 2>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_gpio_9_dsi>, <&pinctrl_i2s_2_bclk_touch_reset>;
  reg = <0x4a>;

  reset-gpios = <&gpio3 23 1>;
  status = "disabled";
 };


 hwmon_temp: sensor@4f {
  compatible = "ti,tmp75c";
  reg = <0x4f>;
  status = "disabled";
 };


 eeprom_display_adapter: eeprom@50 {
  compatible = "st,24c02";
  pagesize = <16>;
  reg = <0x50>;
  status = "disabled";
 };


 eeprom_carrier_board: eeprom@57 {
  compatible = "st,24c02";
  pagesize = <16>;
  reg = <0x57>;
  status = "disabled";
 };
};


&pcie0 {
 assigned-clocks = <&clk 105>,
     <&clk 103>;
 assigned-clock-parents = <&clk 57>,
     <&clk 62>;
 assigned-clock-rates = <10000000>, <250000000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pcie0>;

 reset-gpio = <&gpio3 19 1>;
};

&pcie_phy {
 clocks = <&clk 104>;
 clock-names = "ref";
 fsl,clkreq-unsupported;
 fsl,refclk-pad-mode = <2>;
 fsl,tx-deemph-gen1 = <0x2d>;
 fsl,tx-deemph-gen2 = <0xf>;
};


&pwm1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pwm_1>;
 #pwm-cells = <3>;
};


&pwm2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pwm_2>;
 #pwm-cells = <3>;
};


&pwm3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pwm_3>;
 #pwm-cells = <3>;
};


&sai2 {
 #sound-dai-cells = <0>;
 assigned-clock-parents = <&clk 38>;
 assigned-clock-rates = <24576000>;
 assigned-clocks = <&clk 109>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_sai2>;
};

&snvs_pwrkey {
 status = "okay";
};


&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
};


&uart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart2>;
 uart-has-rtscts;
};


&uart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart3>;
 uart-has-rtscts;
};





&uart4 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart4>;
};


&usbotg1 {
 adp-disable;
 dr_mode = "otg";
 hnp-disable;
 samsung,picophy-dc-vol-level-adjust = <7>;
 samsung,picophy-pre-emp-curr-control = <3>;
 srp-disable;
 vbus-supply = <&reg_usb_otg1_vbus>;
};


&usbotg2 {
 dr_mode = "host";
 samsung,picophy-dc-vol-level-adjust = <7>;
 samsung,picophy-pre-emp-curr-control = <3>;
 vbus-supply = <&reg_usb_otg2_vbus>;
};

&usbphynop1 {
 vcc-supply = <&reg_vdd_3v3>;
};

&usbphynop2 {
 power-domains = <&pgc_otg2>;
 vcc-supply = <&reg_vdd_3v3>;
};


&usdhc1 {
 bus-width = <8>;
 keep-power-in-suspend;
 non-removable;
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc1>;
 pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
 status = "okay";
};


&usdhc2 {
 bus-width = <4>;
 cd-gpios = <&gpio2 12 1>;
 disable-wp;
 pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
 pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_cd>;
 pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_cd>;
 pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_cd>;
 pinctrl-3 = <&pinctrl_usdhc2_sleep>, <&pinctrl_usdhc2_cd_sleep>;
 vmmc-supply = <&reg_usdhc2_vmmc>;
};

&wdog1 {
 fsl,ext-reset-output;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_wdog>;
 status = "okay";
};

&iomuxc {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_gpio1>, <&pinctrl_gpio2>,
      <&pinctrl_gpio3>, <&pinctrl_gpio4>,
      <&pinctrl_gpio7>, <&pinctrl_gpio8>,
      <&pinctrl_gpio_hog1>, <&pinctrl_gpio_hog2>, <&pinctrl_gpio_hog3>,
      <&pinctrl_pmic_tpm_ena>;

 pinctrl_can1_int: can1intgrp {
  fsl,pins =
   <0x040 0x2A8 0x000 0x0 0x0 0x146>;
 };

 pinctrl_can2_int: can2intgrp {
  fsl,pins =
   <0x044 0x2AC 0x000 0x0 0x0 0x106>;
 };

 pinctrl_ctrl_sleep_moci: ctrlsleepmocigrp {
  fsl,pins =
   <0x1E0 0x448 0x000 0x5 0x0 0x106>;
 };

 pinctrl_ecspi2: ecspi2grp {
  fsl,pins =
   <0x20C 0x474 0x000 0x0 0x0 0x6>,
   <0x208 0x470 0x000 0x0 0x0 0x6>,
   <0x204 0x46C 0x000 0x0 0x0 0x6>,
   <0x210 0x478 0x000 0x5 0x0 0x6>;
 };

 pinctrl_ecspi3: ecspi3grp {
  fsl,pins =
   <0x03C 0x2A4 0x000 0x0 0x0 0x146>,
   <0x234 0x49C 0x000 0x1 0x0 0x6>,
   <0x238 0x4A0 0x000 0x1 0x0 0x6>,
   <0x23C 0x4A4 0x000 0x1 0x0 0x6>,
   <0x240 0x4A8 0x000 0x5 0x0 0x6>;
 };

 pinctrl_fec1: fec1grp {
  fsl,pins =
   <0x068 0x2D0 0x000 0x0 0x0 0x3>,
   <0x06C 0x2D4 0x4C0 0x0 0x1 0x3>,
   <0x090 0x2F8 0x000 0x0 0x0 0x91>,
   <0x094 0x2FC 0x000 0x0 0x0 0x91>,
   <0x098 0x300 0x000 0x0 0x0 0x91>,
   <0x09C 0x304 0x000 0x0 0x0 0x91>,
   <0x08C 0x2F4 0x000 0x0 0x0 0x91>,
   <0x088 0x2F0 0x000 0x0 0x0 0x91>,
   <0x07C 0x2E4 0x000 0x0 0x0 0x1f>,
   <0x078 0x2E0 0x000 0x0 0x0 0x1f>,
   <0x074 0x2DC 0x000 0x0 0x0 0x1f>,
   <0x070 0x2D8 0x000 0x0 0x0 0x1f>,
   <0x084 0x2EC 0x000 0x0 0x0 0x1f>,
   <0x080 0x2E8 0x000 0x0 0x0 0x1f>,
   <0x050 0x2B8 0x000 0x0 0x0 0x146>;
 };

 pinctrl_fec1_sleep: fec1-sleepgrp {
  fsl,pins =
   <0x068 0x2D0 0x000 0x0 0x0 0x3>,
   <0x06C 0x2D4 0x4C0 0x0 0x1 0x3>,
   <0x090 0x2F8 0x000 0x0 0x0 0x91>,
   <0x094 0x2FC 0x000 0x0 0x0 0x91>,
   <0x098 0x300 0x000 0x0 0x0 0x91>,
   <0x09C 0x304 0x000 0x0 0x0 0x91>,
   <0x08C 0x2F4 0x000 0x0 0x0 0x91>,
   <0x088 0x2F0 0x000 0x0 0x0 0x91>,
   <0x07C 0x2E4 0x000 0x5 0x0 0x1f>,
   <0x078 0x2E0 0x000 0x5 0x0 0x1f>,
   <0x074 0x2DC 0x000 0x5 0x0 0x1f>,
   <0x070 0x2D8 0x000 0x5 0x0 0x1f>,
   <0x084 0x2EC 0x000 0x5 0x0 0x1f>,
   <0x080 0x2E8 0x000 0x5 0x0 0x1f>,
   <0x050 0x2B8 0x000 0x0 0x0 0x106>;
 };

 pinctrl_flexspi0: flexspi0grp {
  fsl,pins =
   <0x0F4 0x35C 0x000 0x1 0x0 0x106>,
   <0x0F8 0x360 0x000 0x1 0x0 0x106>,
   <0x0FC 0x364 0x000 0x1 0x0 0x106>,
   <0x10C 0x374 0x000 0x1 0x0 0x106>,
   <0x110 0x378 0x000 0x1 0x0 0x106>,
   <0x114 0x37C 0x000 0x1 0x0 0x106>,
   <0x118 0x380 0x000 0x1 0x0 0x106>,
   <0x12C 0x394 0x000 0x1 0x0 0x106>;
 };

 pinctrl_gpio1: gpio1grp {
  fsl,pins =
   <0x104 0x36C 0x000 0x5 0x0 0x106>;
 };

 pinctrl_gpio2: gpio2grp {
  fsl,pins =
   <0x1F0 0x458 0x000 0x5 0x0 0x106>;
 };

 pinctrl_gpio3: gpio3grp {
  fsl,pins =
   <0x244 0x4AC 0x000 0x5 0x0 0x106>;
 };

 pinctrl_gpio4: gpio4grp {
  fsl,pins =
   <0x248 0x4B0 0x000 0x5 0x0 0x106>;
 };

 pinctrl_gpio5: gpio5grp {
  fsl,pins =
   <0x028 0x290 0x000 0x0 0x0 0x106>;
 };

 pinctrl_gpio6: gpio6grp {
  fsl,pins =
   <0x054 0x2BC 0x000 0x0 0x0 0x106>;
 };

 pinctrl_gpio7: gpio7grp {
  fsl,pins =
   <0x048 0x2B0 0x000 0x0 0x0 0x106>;
 };

 pinctrl_gpio8: gpio8grp {
  fsl,pins =
   <0x04C 0x2B4 0x000 0x0 0x0 0x106>;
 };


 pinctrl_gpio_9_dsi: gpio9dsigrp {
  fsl,pins =
   <0x130 0x398 0x000 0x5 0x0 0x146>;
 };


 pinctrl_gpio_10_dsi: gpio10dsigrp {
  fsl,pins =
   <0x100 0x368 0x000 0x5 0x0 0x146>;
 };

 pinctrl_gpio_hog1: gpiohog1grp {
  fsl,pins =
   <0x1AC 0x414 0x000 0x5 0x0 0x106>,
   <0x160 0x3C8 0x000 0x5 0x0 0x106>,
   <0x164 0x3CC 0x000 0x5 0x0 0x106>,
   <0x168 0x3D0 0x000 0x5 0x0 0x106>,
   <0x16C 0x3D4 0x000 0x5 0x0 0x106>,
   <0x170 0x3D8 0x000 0x5 0x0 0x106>,
   <0x15C 0x3C4 0x000 0x5 0x0 0x106>,
   <0x188 0x3F0 0x000 0x5 0x0 0x106>,
   <0x18C 0x3F4 0x000 0x5 0x0 0x106>,
   <0x190 0x3F8 0x000 0x5 0x0 0x106>,
   <0x194 0x3FC 0x000 0x5 0x0 0x106>,
   <0x198 0x400 0x000 0x5 0x0 0x106>,
   <0x19C 0x404 0x000 0x5 0x0 0x106>,
   <0x1A4 0x40C 0x000 0x5 0x0 0x106>,
   <0x184 0x3EC 0x000 0x5 0x0 0x106>;
 };

 pinctrl_gpio_hog2: gpiohog2grp {
  fsl,pins =
   <0x1E4 0x44C 0x000 0x5 0x0 0x106>;
 };

 pinctrl_gpio_hog3: gpiohog3grp {
  fsl,pins =
   <0x05C 0x2C4 0x000 0x0 0x0 0x146>,
   <0x064 0x2CC 0x000 0x0 0x0 0x146>;
 };

 pinctrl_gpio_keys: gpiokeysgrp {
  fsl,pins =
   <0x1CC 0x434 0x000 0x5 0x0 0x146>;
 };


 pinctrl_i2c1: i2c1grp {
  fsl,pins =
   <0x214 0x47C 0x000 0x0 0x0 0x40000146>,
   <0x218 0x480 0x000 0x0 0x0 0x40000146>;
 };

 pinctrl_i2c1_gpio: i2c1gpiogrp {
  fsl,pins =
   <0x214 0x47C 0x000 0x5 0x0 0x146>,
   <0x218 0x480 0x000 0x5 0x0 0x146>;
 };


 pinctrl_i2c2: i2c2grp {
  fsl,pins =
   <0x21C 0x484 0x000 0x0 0x0 0x40000146>,
   <0x220 0x488 0x000 0x0 0x0 0x40000146>;
 };

 pinctrl_i2c2_gpio: i2c2gpiogrp {
  fsl,pins =
   <0x21C 0x484 0x000 0x5 0x0 0x146>,
   <0x220 0x488 0x000 0x5 0x0 0x146>;
 };


 pinctrl_i2c3: i2c3grp {
  fsl,pins =
   <0x224 0x48C 0x000 0x0 0x0 0x40000146>,
   <0x228 0x490 0x000 0x0 0x0 0x40000146>;
 };

 pinctrl_i2c3_gpio: i2c3gpiogrp {
  fsl,pins =
   <0x224 0x48C 0x000 0x5 0x0 0x146>,
   <0x228 0x490 0x000 0x5 0x0 0x146>;
 };


 pinctrl_i2c4: i2c4grp {
  fsl,pins =
   <0x22C 0x494 0x000 0x0 0x0 0x40000146>,
   <0x230 0x498 0x000 0x0 0x0 0x40000146>;
 };

 pinctrl_i2c4_gpio: i2c4gpiogrp {
  fsl,pins =
   <0x22C 0x494 0x000 0x5 0x0 0x146>,
   <0x230 0x498 0x000 0x5 0x0 0x146>;
 };


 pinctrl_i2s_2_bclk_touch_reset: i2s2bclktouchresetgrp {
  fsl,pins =
   <0x150 0x3B8 0x000 0x5 0x0 0x6>;
 };


 pinctrl_i2s_2_d_out_dsi_1_bkl_en: i2s2doutdsi1bklengrp {
  fsl,pins =
   <0x154 0x3BC 0x000 0x5 0x0 0x6>;
 };

 pinctrl_pcie0: pcie0grp {
  fsl,pins =
   <0x140 0x3A8 0x000 0x5 0x0 0x6>,

   <0x0EC 0x354 0x000 0x5 0x0 0x6>;
 };

 pinctrl_pmic: pmicirqgrp {
  fsl,pins =
   <0x034 0x29C 0x000 0x0 0x0 0x141>;
 };


 pinctrl_pwm_1: pwm1grp {
  fsl,pins =
   <0x02C 0x294 0x000 0x1 0x0 0x6>;
 };

 pinctrl_pwm_2: pwm2grp {
  fsl,pins =
   <0x1EC 0x454 0x000 0x1 0x0 0x6>;
 };

 pinctrl_pwm_3: pwm3grp {
  fsl,pins =
   <0x1E8 0x450 0x000 0x1 0x0 0x6>;
 };


 pinctrl_pwm_3_dsi_hpd_gpio: pwm3dsihpdgpiogrp {
  fsl,pins =
   <0x02C 0x294 0x000 0x0 0x0 0x106>;
 };

 pinctrl_reg_eth: regethgrp {
  fsl,pins =
   <0x0F0 0x358 0x000 0x5 0x0 0x146>;
 };

 pinctrl_reg_usb1_en: regusb1engrp {
  fsl,pins =
   <0x058 0x2C0 0x000 0x0 0x0 0x106>;
 };

 pinctrl_reg_usb2_en: regusb2engrp {
  fsl,pins =
   <0x060 0x2C8 0x000 0x0 0x0 0x106>;
 };

 pinctrl_sai2: sai2grp {
  fsl,pins =
   <0x1C8 0x430 0x000 0x0 0x0 0x6>,
   <0x1C0 0x428 0x000 0x0 0x0 0x6>,
   <0x1BC 0x424 0x000 0x0 0x0 0x6>,
   <0x1B8 0x420 0x000 0x0 0x0 0x6>,
   <0x1C4 0x42C 0x000 0x0 0x0 0x6>;
 };

 pinctrl_sai5: sai5grp {
  fsl,pins =
   <0x148 0x3B0 0x4D4 0x0 0x0 0x6>,
   <0x14C 0x3B4 0x4EC 0x3 0x0 0x6>,
   <0x150 0x3B8 0x4E8 0x3 0x0 0x6>,
   <0x154 0x3BC 0x000 0x3 0x0 0x6>;
 };


 pinctrl_pmic_tpm_ena: pmictpmenagrp {
  fsl,pins =
   <0x1A8 0x410 0x000 0x5 0x0 0x106>;
 };

 pinctrl_tsp: tspgrp {
  fsl,pins =
   <0x174 0x3DC 0x000 0x5 0x0 0x6>,
   <0x178 0x3E0 0x000 0x5 0x0 0x6>,
   <0x17C 0x3E4 0x000 0x5 0x0 0x6>,
   <0x180 0x3E8 0x000 0x5 0x0 0x146>,
   <0x1A0 0x408 0x000 0x5 0x0 0x6>;
 };

 pinctrl_uart1: uart1grp {
  fsl,pins =
   <0x1B4 0x41C 0x4F4 0x4 0x3 0x146>,
   <0x1B0 0x418 0x000 0x4 0x0 0x146>;
 };

 pinctrl_uart2: uart2grp {
  fsl,pins =
   <0x1D0 0x438 0x000 0x4 0x0 0x146>,
   <0x1D4 0x43C 0x4F8 0x4 0x3 0x146>,
   <0x1DC 0x444 0x000 0x4 0x0 0x146>,
   <0x1D8 0x440 0x4FC 0x4 0x2 0x146>;
 };

 pinctrl_uart3: uart3grp {
  fsl,pins =
   <0x1FC 0x464 0x000 0x1 0x0 0x146>,
   <0x1F8 0x460 0x000 0x1 0x0 0x146>,
   <0x1F4 0x45C 0x504 0x1 0x0 0x146>,
   <0x200 0x468 0x500 0x1 0x1 0x146>;
 };

 pinctrl_uart4: uart4grp {
  fsl,pins =
   <0x24C 0x4B4 0x50C 0x0 0x2 0x146>,
   <0x250 0x4B8 0x000 0x0 0x0 0x146>;
 };

 pinctrl_usdhc1: usdhc1grp {
  fsl,pins =
   <0x0A0 0x308 0x000 0x0 0x0 0x190>,
   <0x0A4 0x30C 0x000 0x0 0x0 0x1d0>,
   <0x0A8 0x310 0x000 0x0 0x0 0x1d0>,
   <0x0AC 0x314 0x000 0x0 0x0 0x1d0>,
   <0x0B0 0x318 0x000 0x0 0x0 0x1d0>,
   <0x0B4 0x31C 0x000 0x0 0x0 0x1d0>,
   <0x0B8 0x320 0x000 0x0 0x0 0x1d0>,
   <0x0BC 0x324 0x000 0x0 0x0 0x1d0>,
   <0x0C0 0x328 0x000 0x0 0x0 0x1d0>,
   <0x0C4 0x32C 0x000 0x0 0x0 0x1d0>,
   <0x0C8 0x330 0x000 0x0 0x0 0x1d1>,
   <0x0CC 0x334 0x000 0x0 0x0 0x190>;
 };

 pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
  fsl,pins =
   <0x0A0 0x308 0x000 0x0 0x0 0x194>,
   <0x0A4 0x30C 0x000 0x0 0x0 0x1d4>,
   <0x0A8 0x310 0x000 0x0 0x0 0x1d4>,
   <0x0AC 0x314 0x000 0x0 0x0 0x1d4>,
   <0x0B0 0x318 0x000 0x0 0x0 0x1d4>,
   <0x0B4 0x31C 0x000 0x0 0x0 0x1d4>,
   <0x0B8 0x320 0x000 0x0 0x0 0x1d4>,
   <0x0BC 0x324 0x000 0x0 0x0 0x1d4>,
   <0x0C0 0x328 0x000 0x0 0x0 0x1d4>,
   <0x0C4 0x32C 0x000 0x0 0x0 0x1d4>,
   <0x0C8 0x330 0x000 0x0 0x0 0x1d1>,
   <0x0CC 0x334 0x000 0x0 0x0 0x194>;
 };

 pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
  fsl,pins =
   <0x0A0 0x308 0x000 0x0 0x0 0x196>,
   <0x0A4 0x30C 0x000 0x0 0x0 0x1d6>,
   <0x0A8 0x310 0x000 0x0 0x0 0x1d6>,
   <0x0AC 0x314 0x000 0x0 0x0 0x1d6>,
   <0x0B0 0x318 0x000 0x0 0x0 0x1d6>,
   <0x0B4 0x31C 0x000 0x0 0x0 0x1d6>,
   <0x0B8 0x320 0x000 0x0 0x0 0x1d6>,
   <0x0BC 0x324 0x000 0x0 0x0 0x1d6>,
   <0x0C0 0x328 0x000 0x0 0x0 0x1d6>,
   <0x0C4 0x32C 0x000 0x0 0x0 0x1d6>,
   <0x0C8 0x330 0x000 0x0 0x0 0x1d1>,
   <0x0CC 0x334 0x000 0x0 0x0 0x196>;
 };

 pinctrl_usdhc2_cd: usdhc2cdgrp {
  fsl,pins =
   <0x0D0 0x338 0x000 0x5 0x0 0x6>;
 };

 pinctrl_usdhc2_cd_sleep: usdhc2cdslpgrp {
  fsl,pins =
   <0x0D0 0x338 0x000 0x5 0x0 0x0>;
 };

 pinctrl_usdhc2_pwr_en: usdhc2pwrengrp {
  fsl,pins =
   <0x108 0x370 0x000 0x5 0x0 0x6>;
 };





 pinctrl_usdhc2: usdhc2grp {
  fsl,pins =
   <0x038 0x2A0 0x000 0x1 0x0 0x10>,
   <0x0D4 0x33C 0x000 0x0 0x0 0x90>,
   <0x0D8 0x340 0x000 0x0 0x0 0x90>,
   <0x0DC 0x344 0x000 0x0 0x0 0x90>,
   <0x0E0 0x348 0x000 0x0 0x0 0x90>,
   <0x0E4 0x34C 0x000 0x0 0x0 0x90>,
   <0x0E8 0x350 0x000 0x0 0x0 0x90>;
 };

 pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
  fsl,pins =
   <0x038 0x2A0 0x000 0x1 0x0 0x10>,
   <0x0D4 0x33C 0x000 0x0 0x0 0x94>,
   <0x0D8 0x340 0x000 0x0 0x0 0x94>,
   <0x0DC 0x344 0x000 0x0 0x0 0x94>,
   <0x0E0 0x348 0x000 0x0 0x0 0x94>,
   <0x0E4 0x34C 0x000 0x0 0x0 0x94>,
   <0x0E8 0x350 0x000 0x0 0x0 0x94>;
 };

 pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
  fsl,pins =
   <0x038 0x2A0 0x000 0x1 0x0 0x10>,
   <0x0D4 0x33C 0x000 0x0 0x0 0x96>,
   <0x0D8 0x340 0x000 0x0 0x0 0x96>,
   <0x0DC 0x344 0x000 0x0 0x0 0x96>,
   <0x0E0 0x348 0x000 0x0 0x0 0x96>,
   <0x0E4 0x34C 0x000 0x0 0x0 0x96>,
   <0x0E8 0x350 0x000 0x0 0x0 0x96>;
 };


 pinctrl_usdhc2_sleep: usdhc2slpgrp {
  fsl,pins =
   <0x038 0x2A0 0x000 0x1 0x0 0x0>,
   <0x0D4 0x33C 0x000 0x0 0x0 0x0>,
   <0x0D8 0x340 0x000 0x0 0x0 0x0>,
   <0x0DC 0x344 0x000 0x0 0x0 0x0>,
   <0x0E0 0x348 0x000 0x0 0x0 0x0>,
   <0x0E4 0x34C 0x000 0x0 0x0 0x0>,
   <0x0E8 0x350 0x000 0x0 0x0 0x0>;
 };





 pinctrl_usdhc3: usdhc3grp {
  fsl,pins =
   <0x11C 0x384 0x000 0x2 0x0 0x150>,
   <0x120 0x388 0x000 0x2 0x0 0x150>,
   <0x124 0x38C 0x000 0x2 0x0 0x150>,
   <0x128 0x390 0x000 0x2 0x0 0x150>,
   <0x138 0x3A0 0x000 0x12 0x0 0x150>,
   <0x13C 0x3A4 0x000 0x2 0x0 0x150>;
 };

 pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp {
  fsl,pins =
   <0x11C 0x384 0x000 0x2 0x0 0x154>,
   <0x120 0x388 0x000 0x2 0x0 0x154>,
   <0x124 0x38C 0x000 0x2 0x0 0x154>,
   <0x128 0x390 0x000 0x2 0x0 0x154>,
   <0x138 0x3A0 0x000 0x12 0x0 0x154>,
   <0x13C 0x3A4 0x000 0x2 0x0 0x154>;
 };

 pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp {
  fsl,pins =
   <0x11C 0x384 0x000 0x2 0x0 0x156>,
   <0x120 0x388 0x000 0x2 0x0 0x156>,
   <0x124 0x38C 0x000 0x2 0x0 0x156>,
   <0x128 0x390 0x000 0x2 0x0 0x156>,
   <0x138 0x3A0 0x000 0x12 0x0 0x156>,
   <0x13C 0x3A4 0x000 0x2 0x0 0x156>;
 };

 pinctrl_wdog: wdoggrp {
  fsl,pins =
   <0x030 0x298 0x000 0x1 0x0 0x166>;
 };

 pinctrl_wifi_ctrl: wifictrlgrp {
  fsl,pins =
   <0x134 0x39C 0x000 0x5 0x0 0x46>,
   <0x180 0x3E8 0x000 0x5 0x0 0x146>,
   <0x144 0x3AC 0x000 0x5 0x0 0x46>;
 };

 pinctrl_wifi_i2s: bti2sgrp {
  fsl,pins =
   <0x174 0x3DC 0x51C 0x1 0x0 0x6>,
   <0x178 0x3E0 0x000 0x1 0x0 0x6>,
   <0x17C 0x3E4 0x000 0x1 0x0 0x6>,
   <0x1A0 0x408 0x514 0x1 0x1 0x6>;
 };

 pinctrl_wifi_pwr_en: wifipwrengrp {
  fsl,pins =
   <0x158 0x3C0 0x000 0x5 0x0 0x6>;
 };
};
# 9 "arch/arm64/boot/dts/freescale/imx8mm-verdin-nonwifi-dev.dts" 2
# 1 "arch/arm64/boot/dts/freescale/imx8mm-verdin-nonwifi.dtsi" 1





&gpio3 {
 gpio-line-names = "SODIMM_52",
     "SODIMM_54",
     "SODIMM_64",
     "SODIMM_21",
     "SODIMM_206",
     "SODIMM_76",
     "SODIMM_56",
     "SODIMM_58",
     "SODIMM_60",
     "SODIMM_62",
     "SODIMM_162",
     "SODIMM_164",
     "SODIMM_166",
     "SODIMM_168",
     "SODIMM_66",
     "SODIMM_17",
     "",
     "SODIMM_156",
     "SODIMM_160",
     "SODIMM_244",
     "",
     "SODIMM_48",
     "SODIMM_44",
     "SODIMM_42",
     "SODIMM_46";
};

&gpio4 {
 gpio-line-names = "SODIMM_102",
     "SODIMM_90",
     "SODIMM_92",
     "SODIMM_94",
     "SODIMM_96",
     "SODIMM_100",
     "SODIMM_148",
     "SODIMM_152",
     "SODIMM_154",
     "SODIMM_174",
     "SODIMM_120",
     "SODIMM_104",
     "SODIMM_106",
     "SODIMM_108",
     "SODIMM_112",
     "SODIMM_114",
     "SODIMM_116",
     "SODIMM_150",
     "SODIMM_118",
     "",
     "SODIMM_88",
     "SODIMM_149",
     "SODIMM_147",
     "SODIMM_36",
     "SODIMM_32",
     "SODIMM_30",
     "SODIMM_34",
     "SODIMM_38",
     "SODIMM_252",
     "SODIMM_133",
     "SODIMM_135",
     "SODIMM_129";
};

&usdhc3 {
 bus-width = <4>;
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc3>;
 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
};
# 10 "arch/arm64/boot/dts/freescale/imx8mm-verdin-nonwifi-dev.dts" 2
# 1 "arch/arm64/boot/dts/freescale/imx8mm-verdin-dev.dtsi" 1





/ {
 sound_card: sound-card {
  compatible = "simple-audio-card";
  simple-audio-card,bitclock-master = <&dailink_master>;
  simple-audio-card,format = "i2s";
  simple-audio-card,frame-master = <&dailink_master>;
  simple-audio-card,mclk-fs = <256>;
  simple-audio-card,name = "imx8mm-nau8822";
  simple-audio-card,routing =
   "Headphones", "LHP",
   "Headphones", "RHP",
   "Speaker", "LSPK",
   "Speaker", "RSPK",
   "Line Out", "AUXOUT1",
   "Line Out", "AUXOUT2",
   "LAUX", "Line In",
   "RAUX", "Line In",
   "LMICP", "Mic In",
   "RMICP", "Mic In";
  simple-audio-card,widgets =
   "Headphones", "Headphones",
   "Line Out", "Line Out",
   "Speaker", "Speaker",
   "Microphone", "Mic In",
   "Line", "Line In";

  dailink_master: simple-audio-card,codec {
   clocks = <&clk 178>;
   sound-dai = <&nau8822_1a>;
  };

  simple-audio-card,cpu {
   sound-dai = <&sai2>;
  };
 };
};


&ecspi2 {
 status = "okay";
};


&eeprom_display_adapter {
 status = "okay";
};


&eeprom_carrier_board {
 status = "okay";
};

&fec1 {
 status = "okay";
};


&flexspi {
 status = "okay";
};


&hwmon {
 status = "okay";
};

&hwmon_temp {
 vs-supply = <&reg_1p8v>;
 status = "okay";
};

&i2c3 {
 status = "okay";
};

&gpio_expander_21 {
 status = "okay";
};


&i2c4 {
 status = "okay";


 nau8822_1a: audio-codec@1a {
  compatible = "nuvoton,nau8822";
  reg = <0x1a>;
  #sound-dai-cells = <0>;
 };
};


&pcie0 {
 status = "okay";
};

&pcie_phy {
 status = "okay";
};


&pwm1 {
 status = "okay";
};


&pwm2 {
 status = "okay";
};


&pwm3 {
 status = "okay";
};


&sai2 {
 status = "okay";
};


&uart1 {
 status = "okay";
};


&uart2 {
 linux,rs485-enabled-at-boot-time;
 rs485-rts-active-low;
 rs485-rx-during-tx;
 status = "okay";
};


&uart3 {
 status = "okay";
};


&usbotg1 {
 disable-over-current;
 status = "okay";
};


&usbotg2 {
 disable-over-current;
 status = "okay";
};


&usdhc2 {
 max-frequency = <100000000>;
 status = "okay";
};
# 11 "arch/arm64/boot/dts/freescale/imx8mm-verdin-nonwifi-dev.dts" 2

/ {
 model = "Toradex Verdin iMX8M Mini on Verdin Development Board";
 compatible = "toradex,verdin-imx8mm-nonwifi-dev",
       "toradex,verdin-imx8mm-nonwifi",
       "toradex,verdin-imx8mm",
       "fsl,imx8mm";
};
