Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_buffer_tb_behav xil_defaultlib.fifo_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'data_out' [C:/Users/20223108/Documents/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sim_1/new/fifo_buffer_tb.v:23]
WARNING: [VRFC 10-9024] illegal argument of type reg [packed dim count:1] in math function 'floor()'; expected real type [C:/Users/20223108/Documents/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_buffer(OUTPUT_SIZE=16)
Compiling module xil_defaultlib.fifo_buffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_buffer_tb_behav
