$date
	Wed Apr 29 18:37:06 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Q1_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # inp $end
$var reg 1 $ rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # inp $end
$var wire 1 $ reset $end
$var reg 1 ! out $end
$var reg 3 % state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
x$
x#
0"
x!
$end
#10000
0!
b0 %
1"
#20000
0"
0$
0#
#30000
b1 %
1"
#40000
0"
#50000
1"
#60000
0"
1#
#70000
1!
b10 %
1"
#80000
0"
#90000
0!
1"
#100000
0"
0#
#110000
1!
b1 %
1"
#120000
0"
1$
1#
#130000
0!
b0 %
1"
#140000
0"
