library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity COUNTER_TB is
end COUNTER_TB;

architecture Simulation of COUNTER_TB is

    signal CLK      : STD_LOGIC := '0';
    signal RST      : STD_LOGIC := '0';
    signal UP       : STD_LOGIC := '1';
    signal COUNT_UP : STD_LOGIC_VECTOR(3 downto 0);
    signal COUNT_UD : STD_LOGIC_VECTOR(3 downto 0);

    constant CLK_PERIOD : time := 20 ns;

begin

    -- Clock Generation
    CLK <= not CLK after CLK_PERIOD / 2;

    -- Up Counter Instance
    U1 : entity work.COUNTER_UP
        port map (
            CLK   => CLK,
            RST   => RST,
            COUNT => COUNT_UP
        );

    -- Up/Down Counter Instance
    U2 : entity work.COUNTER_UPDOWN
        port map (
            CLK   => CLK,
            RST   => RST,
            UP    => UP,
            COUNT => COUNT_UD
        );

    -- Stimulus Process
    STIMULUS : process
    begin
        -- Apply Reset
        RST <= '1';
        wait for 40 ns;
        RST <= '0';

        -- Count Up for 10 Clock Cycles
        UP <= '1';
        wait for 200 ns;

        -- Count Down for 5 Clock Cycles
        UP <= '0';
        wait for 100 ns;

        -- Reset Again
        RST <= '1';
        wait for 40 ns;
        RST <= '0';

        -- Count Up Again
        UP <= '1';
        wait for 200 ns;

        -- End Simulation
        wait;
    end process;

end Simulation;