<module name="COMPUTE_CLUSTER_J7AHP0_DRU_0_MMR_DRU0_MMR_CFG_DRU_CHNRT" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="MMR__DRU0_MMR_CFG__DRU_CHNRT_cfg" acronym="MMR__DRU0_MMR_CFG__DRU_CHNRT_cfg" offset="0x0" width="64" description="">
		<bitfield id="PAUSE_ON_ERR" width="1" begin="31" end="31" resetval="0x0" description="Pause on Error. This field controls what the channel will do if an error or exception occurs during a data transfer.  This field is encoded as follows: 0 = Channel will drop current work and move on 1 = Channel will pause and wait for SW to investigate and un-pause the channel." range="31" rwaccess="R/W"/> 
		<bitfield id="ATYPE" width="1" begin="25" end="25" resetval="0x0" description="Address type. This field controls how the pointers are interpreted for TRs on this channel.  This field is encoded as follows: 0 = Pointers are physical addresses 1 = Pointers are virtual addresses which require virtual to physical translation before they can be decoded." range="25" rwaccess="R/W"/> 
		<bitfield id="CHAN_TYPE_OWNER" width="1" begin="19" end="19" resetval="0x0" description="This field controls how the TR is received by the UTC. If it is 0 then the SUBMISSION registers must be written to submit it. If it is a 1 then the TR will be received through PSIL." range="19" rwaccess="R/W"/> 
		<bitfield id="CHAN_TYPE" width="3" begin="18" end="16" resetval="0x0" description="This field states the TR type that is being used it along with CHAN_TYPE_OWNER field make up the 4 bit CHAN_TYPE for a KS3 DMA UTC. The value of this is all zeroes. To reflect that the UTC DRU only does TRs through pass by value mechanisms." range="18 - 16" rwaccess="R"/>
	</register>
	<register id="MMR__DRU0_MMR_CFG__DRU_CHNRT_choes0" acronym="MMR__DRU0_MMR_CFG__DRU_CHNRT_choes0" offset="0x20" width="64" description="">
		<bitfield id="EVT_NUM" width="16" begin="15" end="0" resetval="0x0" description="This is the global event number to be generated." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="MMR__DRU0_MMR_CFG__DRU_CHNRT_chst_sched" acronym="MMR__DRU0_MMR_CFG__DRU_CHNRT_chst_sched" offset="0x60" width="64" description="">
		<bitfield id="QUEUE" width="3" begin="2" end="0" resetval="0x0" description="This is the queue number that is written" range="2 - 0" rwaccess="R/W"/>
	</register>
</module>