Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Aug 21 09:41:41 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file keypad_top_timing_summary_routed.rpt -pb keypad_top_timing_summary_routed.pb -rpx keypad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : keypad_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.041        0.000                      0                   79        0.164        0.000                      0                   79        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.041        0.000                      0                   79        0.164        0.000                      0                   79        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 key_pad/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_pad/key_value_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.704ns (26.267%)  route 1.976ns (73.733%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.624     5.145    key_pad/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  key_pad/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  key_pad/state_reg[2]/Q
                         net (fo=9, routed)           0.996     6.598    key_pad/ms_10_ed/Q[2]
    SLICE_X63Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.722 r  key_pad/ms_10_ed/key_value[3]_i_4/O
                         net (fo=1, routed)           0.415     7.136    key_pad/ms_10_ed/key_value[3]_i_4_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.260 r  key_pad/ms_10_ed/key_value[3]_i_1/O
                         net (fo=4, routed)           0.565     7.825    key_pad/ms_10_ed_n_1
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.506    14.847    key_pad/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y28         FDCE (Setup_fdce_C_CE)      -0.205    14.867    key_pad/key_value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 key_pad/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_pad/key_value_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.704ns (26.267%)  route 1.976ns (73.733%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.624     5.145    key_pad/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  key_pad/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  key_pad/state_reg[2]/Q
                         net (fo=9, routed)           0.996     6.598    key_pad/ms_10_ed/Q[2]
    SLICE_X63Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.722 r  key_pad/ms_10_ed/key_value[3]_i_4/O
                         net (fo=1, routed)           0.415     7.136    key_pad/ms_10_ed/key_value[3]_i_4_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.260 r  key_pad/ms_10_ed/key_value[3]_i_1/O
                         net (fo=4, routed)           0.565     7.825    key_pad/ms_10_ed_n_1
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.506    14.847    key_pad/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y28         FDCE (Setup_fdce_C_CE)      -0.205    14.867    key_pad/key_value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 key_pad/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_pad/key_value_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.704ns (26.267%)  route 1.976ns (73.733%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.624     5.145    key_pad/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  key_pad/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  key_pad/state_reg[2]/Q
                         net (fo=9, routed)           0.996     6.598    key_pad/ms_10_ed/Q[2]
    SLICE_X63Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.722 r  key_pad/ms_10_ed/key_value[3]_i_4/O
                         net (fo=1, routed)           0.415     7.136    key_pad/ms_10_ed/key_value[3]_i_4_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.260 r  key_pad/ms_10_ed/key_value[3]_i_1/O
                         net (fo=4, routed)           0.565     7.825    key_pad/ms_10_ed_n_1
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.506    14.847    key_pad/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y28         FDCE (Setup_fdce_C_CE)      -0.205    14.867    key_pad/key_value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 key_pad/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_pad/key_value_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.704ns (26.267%)  route 1.976ns (73.733%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.624     5.145    key_pad/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  key_pad/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  key_pad/state_reg[2]/Q
                         net (fo=9, routed)           0.996     6.598    key_pad/ms_10_ed/Q[2]
    SLICE_X63Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.722 r  key_pad/ms_10_ed/key_value[3]_i_4/O
                         net (fo=1, routed)           0.415     7.136    key_pad/ms_10_ed/key_value[3]_i_4_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.260 r  key_pad/ms_10_ed/key_value[3]_i_1/O
                         net (fo=4, routed)           0.565     7.825    key_pad/ms_10_ed_n_1
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.506    14.847    key_pad/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[3]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y28         FDCE (Setup_fdce_C_CE)      -0.205    14.867    key_pad/key_value_reg[3]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             7.324ns  (required time - arrival time)
  Source:                 key_pad/ms_10_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_pad/column_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.969ns (40.091%)  route 1.448ns (59.909%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.621     5.142    key_pad/ms_10_ed/clk_IBUF_BUFG
    SLICE_X64Y27         FDCE                                         r  key_pad/ms_10_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     5.660 f  key_pad/ms_10_ed/ff_cur_reg/Q
                         net (fo=4, routed)           0.559     6.219    key_pad/ms_10_ed/p_0_in[1]
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.119     6.338 r  key_pad/ms_10_ed/column[3]_i_2/O
                         net (fo=2, routed)           0.366     6.704    key_pad/ms_10_ed/column[3]_i_2_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.332     7.036 r  key_pad/ms_10_ed/column[3]_i_1/O
                         net (fo=8, routed)           0.523     7.559    key_pad/ms_10_ed_n_3
    SLICE_X62Y30         FDCE                                         r  key_pad/column_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.508    14.849    key_pad/clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  key_pad/column_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.883    key_pad/column_reg[2]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  7.324    

Slack (MET) :             7.324ns  (required time - arrival time)
  Source:                 key_pad/ms_10_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_pad/column_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.969ns (40.091%)  route 1.448ns (59.909%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.621     5.142    key_pad/ms_10_ed/clk_IBUF_BUFG
    SLICE_X64Y27         FDCE                                         r  key_pad/ms_10_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     5.660 f  key_pad/ms_10_ed/ff_cur_reg/Q
                         net (fo=4, routed)           0.559     6.219    key_pad/ms_10_ed/p_0_in[1]
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.119     6.338 r  key_pad/ms_10_ed/column[3]_i_2/O
                         net (fo=2, routed)           0.366     6.704    key_pad/ms_10_ed/column[3]_i_2_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.332     7.036 r  key_pad/ms_10_ed/column[3]_i_1/O
                         net (fo=8, routed)           0.523     7.559    key_pad/ms_10_ed_n_3
    SLICE_X62Y30         FDCE                                         r  key_pad/column_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.508    14.849    key_pad/clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  key_pad/column_reg[2]_lopt_replica/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.883    key_pad/column_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  7.324    

Slack (MET) :             7.324ns  (required time - arrival time)
  Source:                 key_pad/ms_10_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_pad/column_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.969ns (40.091%)  route 1.448ns (59.909%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.621     5.142    key_pad/ms_10_ed/clk_IBUF_BUFG
    SLICE_X64Y27         FDCE                                         r  key_pad/ms_10_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     5.660 f  key_pad/ms_10_ed/ff_cur_reg/Q
                         net (fo=4, routed)           0.559     6.219    key_pad/ms_10_ed/p_0_in[1]
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.119     6.338 r  key_pad/ms_10_ed/column[3]_i_2/O
                         net (fo=2, routed)           0.366     6.704    key_pad/ms_10_ed/column[3]_i_2_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.332     7.036 r  key_pad/ms_10_ed/column[3]_i_1/O
                         net (fo=8, routed)           0.523     7.559    key_pad/ms_10_ed_n_3
    SLICE_X62Y30         FDCE                                         r  key_pad/column_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.508    14.849    key_pad/clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  key_pad/column_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.883    key_pad/column_reg[3]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  7.324    

Slack (MET) :             7.324ns  (required time - arrival time)
  Source:                 key_pad/ms_10_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_pad/column_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.969ns (40.091%)  route 1.448ns (59.909%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.621     5.142    key_pad/ms_10_ed/clk_IBUF_BUFG
    SLICE_X64Y27         FDCE                                         r  key_pad/ms_10_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     5.660 f  key_pad/ms_10_ed/ff_cur_reg/Q
                         net (fo=4, routed)           0.559     6.219    key_pad/ms_10_ed/p_0_in[1]
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.119     6.338 r  key_pad/ms_10_ed/column[3]_i_2/O
                         net (fo=2, routed)           0.366     6.704    key_pad/ms_10_ed/column[3]_i_2_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.332     7.036 r  key_pad/ms_10_ed/column[3]_i_1/O
                         net (fo=8, routed)           0.523     7.559    key_pad/ms_10_ed_n_3
    SLICE_X62Y30         FDCE                                         r  key_pad/column_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.508    14.849    key_pad/clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  key_pad/column_reg[3]_lopt_replica/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.883    key_pad/column_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  7.324    

Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 key_pad/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_pad/column_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.608ns (26.313%)  route 1.703ns (73.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.624     5.145    key_pad/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  key_pad/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  key_pad/state_reg[1]/Q
                         net (fo=9, routed)           0.886     6.487    key_pad/state[1]
    SLICE_X62Y29         LUT3 (Prop_lut3_I1_O)        0.152     6.639 r  key_pad/column[0]_i_1/O
                         net (fo=2, routed)           0.817     7.456    key_pad/column[0]_i_1_n_0
    SLICE_X63Y30         FDPE                                         r  key_pad/column_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.508    14.849    key_pad/clk_IBUF_BUFG
    SLICE_X63Y30         FDPE                                         r  key_pad/column_reg[0]_lopt_replica/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y30         FDPE (Setup_fdpe_C_D)       -0.283    14.805    key_pad/column_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  7.349    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 key_pad/ms_10_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_pad/key_valid_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.969ns (43.298%)  route 1.269ns (56.702%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.621     5.142    key_pad/ms_10_ed/clk_IBUF_BUFG
    SLICE_X64Y27         FDCE                                         r  key_pad/ms_10_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     5.660 f  key_pad/ms_10_ed/ff_cur_reg/Q
                         net (fo=4, routed)           0.559     6.219    key_pad/ms_10_ed/p_0_in[1]
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.119     6.338 r  key_pad/ms_10_ed/column[3]_i_2/O
                         net (fo=2, routed)           0.520     6.858    key_pad/ms_10_ed/column[3]_i_2_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I5_O)        0.332     7.190 r  key_pad/ms_10_ed/key_valid_i_1/O
                         net (fo=1, routed)           0.190     7.380    key_pad/ms_10_ed_n_2
    SLICE_X62Y29         FDCE                                         r  key_pad/key_valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.508    14.849    key_pad/clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  key_pad/key_valid_reg/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDCE (Setup_fdce_C_CE)      -0.205    14.883    key_pad/key_valid_reg
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  7.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 key_pad/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_pad/state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.475%)  route 0.082ns (30.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.468    key_pad/clk_IBUF_BUFG
    SLICE_X63Y28         FDPE                                         r  key_pad/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  key_pad/state_reg[0]/Q
                         net (fo=6, routed)           0.082     1.691    key_pad/state[0]
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.045     1.736 r  key_pad/state[4]_i_2/O
                         net (fo=1, routed)           0.000     1.736    key_pad/next_state__0[4]
    SLICE_X62Y28         FDCE                                         r  key_pad/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.854     1.981    key_pad/clk_IBUF_BUFG
    SLICE_X62Y28         FDCE                                         r  key_pad/state_reg[4]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X62Y28         FDCE (Hold_fdce_C_D)         0.091     1.572    key_pad/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/digit_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.836%)  route 0.176ns (48.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.468    fnd/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  fnd/clk_div_reg[16]/Q
                         net (fo=9, routed)           0.176     1.785    fnd/clk_div_reg[16]
    SLICE_X61Y26         LUT3 (Prop_lut3_I2_O)        0.048     1.833 r  fnd/digit_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.833    fnd/digit_value_0[1]
    SLICE_X61Y26         FDCE                                         r  fnd/digit_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    fnd/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  fnd/digit_value_reg[1]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.107     1.605    fnd/digit_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/digit_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.190ns (51.826%)  route 0.177ns (48.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.468    fnd/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  fnd/clk_div_reg[16]/Q
                         net (fo=9, routed)           0.177     1.786    fnd/clk_div_reg[16]
    SLICE_X61Y26         LUT3 (Prop_lut3_I2_O)        0.049     1.835 r  fnd/digit_value[3]_i_1/O
                         net (fo=1, routed)           0.000     1.835    fnd/digit_value_0[3]
    SLICE_X61Y26         FDCE                                         r  fnd/digit_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    fnd/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  fnd/digit_value_reg[3]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.107     1.605    fnd/digit_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 key_pad/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_pad/key_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.981%)  route 0.180ns (56.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.468    key_pad/clk_IBUF_BUFG
    SLICE_X62Y28         FDCE                                         r  key_pad/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  key_pad/state_reg[4]/Q
                         net (fo=7, routed)           0.180     1.789    key_pad/state_reg_n_0_[4]
    SLICE_X62Y29         FDCE                                         r  key_pad/key_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.855     1.982    key_pad/clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  key_pad/key_valid_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X62Y29         FDCE (Hold_fdce_C_D)         0.070     1.553    key_pad/key_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 key_pad/clk_10ms_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_pad/ms_10_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.537%)  route 0.169ns (54.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.468    key_pad/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  key_pad/clk_10ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  key_pad/clk_10ms_reg[19]/Q
                         net (fo=2, routed)           0.169     1.778    key_pad/ms_10_ed/S[0]
    SLICE_X64Y27         FDCE                                         r  key_pad/ms_10_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.853     1.980    key_pad/ms_10_ed/clk_IBUF_BUFG
    SLICE_X64Y27         FDCE                                         r  key_pad/ms_10_ed/ff_cur_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y27         FDCE (Hold_fdce_C_D)         0.059     1.540    key_pad/ms_10_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/digit_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.436%)  route 0.176ns (48.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.468    fnd/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  fnd/clk_div_reg[16]/Q
                         net (fo=9, routed)           0.176     1.785    fnd/clk_div_reg[16]
    SLICE_X61Y26         LUT3 (Prop_lut3_I2_O)        0.045     1.830 r  fnd/digit_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    fnd/digit_value_0[0]
    SLICE_X61Y26         FDCE                                         r  fnd/digit_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    fnd/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  fnd/digit_value_reg[0]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.091     1.589    fnd/digit_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/digit_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.294%)  route 0.177ns (48.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.468    fnd/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  fnd/clk_div_reg[16]/Q
                         net (fo=9, routed)           0.177     1.786    fnd/clk_div_reg[16]
    SLICE_X61Y26         LUT3 (Prop_lut3_I2_O)        0.045     1.831 r  fnd/digit_value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.831    fnd/digit_value_0[2]
    SLICE_X61Y26         FDCE                                         r  fnd/digit_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    fnd/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  fnd/digit_value_reg[2]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.092     1.590    fnd/digit_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fnd/clk_div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/clk_div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  fnd/clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  fnd/clk_div_reg[11]/Q
                         net (fo=1, routed)           0.108     1.714    fnd/clk_div_reg_n_0_[11]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  fnd/clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    fnd/clk_div_reg[8]_i_1_n_4
    SLICE_X63Y25         FDRE                                         r  fnd/clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    fnd/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  fnd/clk_div_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    fnd/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fnd/clk_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.583     1.466    fnd/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  fnd/clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  fnd/clk_div_reg[3]/Q
                         net (fo=1, routed)           0.108     1.715    fnd/clk_div_reg_n_0_[3]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  fnd/clk_div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    fnd/clk_div_reg[0]_i_1_n_4
    SLICE_X63Y23         FDRE                                         r  fnd/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.851     1.978    fnd/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  fnd/clk_div_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    fnd/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fnd/clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/clk_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  fnd/clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  fnd/clk_div_reg[7]/Q
                         net (fo=1, routed)           0.108     1.714    fnd/clk_div_reg_n_0_[7]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  fnd/clk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    fnd/clk_div_reg[4]_i_1_n_4
    SLICE_X63Y24         FDRE                                         r  fnd/clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    fnd/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  fnd/clk_div_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    fnd/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   fnd/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   fnd/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   fnd/clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   fnd/clk_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   fnd/clk_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   fnd/clk_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   fnd/clk_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27   fnd/clk_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   fnd/clk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   fnd/clk_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   fnd/clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   fnd/clk_div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   fnd/clk_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   fnd/clk_div_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   fnd/clk_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   fnd/clk_div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   fnd/clk_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   fnd/clk_div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   fnd/clk_div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   fnd/clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   fnd/clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   fnd/clk_div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   fnd/clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   fnd/clk_div_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   fnd/clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   fnd/clk_div_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   fnd/clk_div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   fnd/clk_div_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   fnd/clk_div_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_pad/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.153ns  (logic 3.961ns (48.578%)  route 4.193ns (51.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.625     5.146    key_pad/clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  key_pad/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  key_pad/key_valid_reg/Q
                         net (fo=1, routed)           4.193     9.795    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.300 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.300    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_pad/column_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.119ns  (logic 3.963ns (48.814%)  route 4.156ns (51.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.626     5.147    key_pad/clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  key_pad/column_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  key_pad/column_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.156     9.759    lopt_3
    G3                   OBUF (Prop_obuf_I_O)         3.507    13.266 r  column_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.266    column[3]
    G3                                                                r  column[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_pad/column_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.824ns  (logic 3.965ns (50.678%)  route 3.859ns (49.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.626     5.147    key_pad/clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  key_pad/column_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  key_pad/column_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.859     9.462    lopt_2
    H2                   OBUF (Prop_obuf_I_O)         3.509    12.971 r  column_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.971    column[2]
    H2                                                                r  column[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_pad/column_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.796ns  (logic 3.963ns (50.833%)  route 3.833ns (49.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.626     5.147    key_pad/clk_IBUF_BUFG
    SLICE_X63Y30         FDCE                                         r  key_pad/column_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  key_pad/column_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.833     9.436    lopt_1
    K2                   OBUF (Prop_obuf_I_O)         3.507    12.943 r  column_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.943    column[1]
    K2                                                                r  column[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_pad/column_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.668ns  (logic 3.961ns (51.647%)  route 3.708ns (48.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.626     5.147    key_pad/clk_IBUF_BUFG
    SLICE_X63Y30         FDPE                                         r  key_pad/column_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.603 r  key_pad/column_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.708     9.311    lopt
    H1                   OBUF (Prop_obuf_I_O)         3.505    12.816 r  column_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.816    column[0]
    H1                                                                r  column[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.223ns  (logic 4.490ns (62.153%)  route 2.734ns (37.847%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.619     5.140    fnd/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  fnd/digit_value_reg[1]/Q
                         net (fo=7, routed)           0.872     6.431    fnd/dec/digit_value[1]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.327     6.758 r  fnd/dec/seg_7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.862     8.620    seg_7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    12.364 r  seg_7_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.364    seg_7[3]
    V8                                                                r  seg_7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.221ns  (logic 4.317ns (59.792%)  route 2.903ns (40.208%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.619     5.140    fnd/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  fnd/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  fnd/digit_value_reg[0]/Q
                         net (fo=7, routed)           0.870     6.467    fnd/dec/digit_value[0]
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.154     6.621 r  fnd/dec/seg_7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.033     8.654    seg_7_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    12.361 r  seg_7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.361    seg_7[5]
    V5                                                                r  seg_7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.210ns  (logic 4.249ns (58.940%)  route 2.960ns (41.060%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.619     5.140    fnd/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  fnd/digit_value_reg[1]/Q
                         net (fo=7, routed)           0.863     6.422    fnd/dec/digit_value[1]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.299     6.721 r  fnd/dec/seg_7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.097     8.819    seg_7_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.350 r  seg_7_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.350    seg_7[6]
    U7                                                                r  seg_7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.018ns  (logic 4.459ns (63.534%)  route 2.559ns (36.466%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.619     5.140    fnd/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  fnd/digit_value_reg[1]/Q
                         net (fo=7, routed)           0.870     6.429    fnd/dec/digit_value[1]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.327     6.756 r  fnd/dec/seg_7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.689     8.445    seg_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    12.158 r  seg_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.158    seg_7[0]
    W7                                                                r  seg_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.987ns  (logic 4.342ns (62.153%)  route 2.644ns (37.847%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.621     5.142    fnd/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  fnd/clk_div_reg[16]/Q
                         net (fo=9, routed)           0.837     6.435    fnd/ring_com/clk_div_reg[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.152     6.587 r  fnd/ring_com/com_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     8.394    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    12.129 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.129    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.390ns (71.069%)  route 0.566ns (28.931%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.583     1.466    fnd/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  fnd/clk_div_reg[15]/Q
                         net (fo=9, routed)           0.208     1.816    fnd/ring_com/clk_div_reg[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.861 r  fnd/ring_com/com_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.218    com_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.422 r  com_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.422    com[0]
    U2                                                                r  com[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.422ns (72.368%)  route 0.543ns (27.632%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  fnd/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  fnd/digit_value_reg[0]/Q
                         net (fo=7, routed)           0.203     1.809    fnd/dec/digit_value[0]
    SLICE_X61Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.854 r  fnd/dec/seg_7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.340     2.194    seg_7_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.430 r  seg_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.430    seg_7[2]
    U8                                                                r  seg_7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.463ns (73.093%)  route 0.538ns (26.907%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  fnd/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  fnd/digit_value_reg[0]/Q
                         net (fo=7, routed)           0.202     1.808    fnd/dec/digit_value[0]
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.048     1.856 r  fnd/dec/seg_7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.193    seg_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.466 r  seg_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.466    seg_7[0]
    W7                                                                r  seg_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.416ns (70.717%)  route 0.586ns (29.283%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  fnd/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  fnd/digit_value_reg[0]/Q
                         net (fo=7, routed)           0.202     1.808    fnd/dec/digit_value[0]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.045     1.853 r  fnd/dec/seg_7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.384     2.237    seg_7_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.468 r  seg_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.468    seg_7[1]
    W6                                                                r  seg_7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.410ns (70.020%)  route 0.604ns (29.980%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.583     1.466    fnd/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  fnd/clk_div_reg[15]/Q
                         net (fo=9, routed)           0.275     1.882    fnd/clk_div_reg[15]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.927 r  fnd/com_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.256    com_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.480 r  com_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.480    com[2]
    V4                                                                r  com[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.472ns (70.942%)  route 0.603ns (29.058%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.583     1.466    fnd/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  fnd/clk_div_reg[15]/Q
                         net (fo=9, routed)           0.208     1.816    fnd/ring_com/clk_div_reg[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.047     1.863 r  fnd/ring_com/com_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.257    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     3.542 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.542    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.418ns (67.476%)  route 0.684ns (32.524%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  fnd/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  fnd/digit_value_reg[2]/Q
                         net (fo=7, routed)           0.172     1.778    fnd/dec/digit_value[2]
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.823 r  fnd/dec/seg_7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.511     2.335    seg_7_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.567 r  seg_7_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.567    seg_7[6]
    U7                                                                r  seg_7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.493ns (70.724%)  route 0.618ns (29.276%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  fnd/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  fnd/digit_value_reg[0]/Q
                         net (fo=7, routed)           0.203     1.809    fnd/dec/digit_value[0]
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.049     1.858 r  fnd/dec/seg_7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.415     2.273    seg_7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.577 r  seg_7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.577    seg_7[3]
    V8                                                                r  seg_7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.453ns (68.437%)  route 0.670ns (31.563%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.583     1.466    fnd/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  fnd/clk_div_reg[15]/Q
                         net (fo=9, routed)           0.275     1.882    fnd/clk_div_reg[15]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.046     1.928 r  fnd/com_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.323    com_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.266     3.590 r  com_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.590    com[1]
    U4                                                                r  com[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.448ns (68.101%)  route 0.678ns (31.899%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.128     1.593 r  fnd/digit_value_reg[1]/Q
                         net (fo=7, routed)           0.259     1.852    fnd/dec/digit_value[1]
    SLICE_X61Y24         LUT4 (Prop_lut4_I1_O)        0.099     1.951 r  fnd/dec/seg_7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.419     2.370    seg_7_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.591 r  seg_7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.591    seg_7[4]
    U5                                                                r  seg_7[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            key_pad/key_value_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.749ns  (logic 1.701ns (25.208%)  route 5.048ns (74.792%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  row_IBUF[2]_inst/O
                         net (fo=10, routed)          3.517     4.971    key_pad/row_IBUF[2]
    SLICE_X63Y29         LUT4 (Prop_lut4_I2_O)        0.124     5.095 r  key_pad/key_value[3]_i_5/O
                         net (fo=1, routed)           0.965     6.060    key_pad/ms_10_ed/key_value_reg[0]_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I5_O)        0.124     6.184 r  key_pad/ms_10_ed/key_value[3]_i_1/O
                         net (fo=4, routed)           0.565     6.749    key_pad/ms_10_ed_n_1
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.506     4.847    key_pad/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[0]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            key_pad/key_value_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.749ns  (logic 1.701ns (25.208%)  route 5.048ns (74.792%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  row_IBUF[2]_inst/O
                         net (fo=10, routed)          3.517     4.971    key_pad/row_IBUF[2]
    SLICE_X63Y29         LUT4 (Prop_lut4_I2_O)        0.124     5.095 r  key_pad/key_value[3]_i_5/O
                         net (fo=1, routed)           0.965     6.060    key_pad/ms_10_ed/key_value_reg[0]_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I5_O)        0.124     6.184 r  key_pad/ms_10_ed/key_value[3]_i_1/O
                         net (fo=4, routed)           0.565     6.749    key_pad/ms_10_ed_n_1
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.506     4.847    key_pad/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[1]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            key_pad/key_value_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.749ns  (logic 1.701ns (25.208%)  route 5.048ns (74.792%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  row_IBUF[2]_inst/O
                         net (fo=10, routed)          3.517     4.971    key_pad/row_IBUF[2]
    SLICE_X63Y29         LUT4 (Prop_lut4_I2_O)        0.124     5.095 r  key_pad/key_value[3]_i_5/O
                         net (fo=1, routed)           0.965     6.060    key_pad/ms_10_ed/key_value_reg[0]_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I5_O)        0.124     6.184 r  key_pad/ms_10_ed/key_value[3]_i_1/O
                         net (fo=4, routed)           0.565     6.749    key_pad/ms_10_ed_n_1
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.506     4.847    key_pad/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[2]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            key_pad/key_value_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.749ns  (logic 1.701ns (25.208%)  route 5.048ns (74.792%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  row_IBUF[2]_inst/O
                         net (fo=10, routed)          3.517     4.971    key_pad/row_IBUF[2]
    SLICE_X63Y29         LUT4 (Prop_lut4_I2_O)        0.124     5.095 r  key_pad/key_value[3]_i_5/O
                         net (fo=1, routed)           0.965     6.060    key_pad/ms_10_ed/key_value_reg[0]_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I5_O)        0.124     6.184 r  key_pad/ms_10_ed/key_value[3]_i_1/O
                         net (fo=4, routed)           0.565     6.749    key_pad/ms_10_ed_n_1
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.506     4.847    key_pad/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[3]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            key_pad/state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.275ns  (logic 1.929ns (30.747%)  route 4.345ns (69.253%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  row_IBUF[2]_inst/O
                         net (fo=10, routed)          3.517     4.971    key_pad/row_IBUF[2]
    SLICE_X63Y29         LUT4 (Prop_lut4_I0_O)        0.150     5.121 r  key_pad/state[4]_i_3/O
                         net (fo=1, routed)           0.828     5.949    key_pad/state[4]_i_3_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I1_O)        0.326     6.275 r  key_pad/state[4]_i_2/O
                         net (fo=1, routed)           0.000     6.275    key_pad/next_state__0[4]
    SLICE_X62Y28         FDCE                                         r  key_pad/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.507     4.848    key_pad/clk_IBUF_BUFG
    SLICE_X62Y28         FDCE                                         r  key_pad/state_reg[4]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            key_pad/key_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.446ns  (logic 1.577ns (28.963%)  route 3.869ns (71.037%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  row_IBUF[2]_inst/O
                         net (fo=10, routed)          3.869     5.322    key_pad/row_IBUF[2]
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.446 r  key_pad/key_value[3]_i_2/O
                         net (fo=1, routed)           0.000     5.446    key_pad/key_value[3]
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.506     4.847    key_pad/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[3]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            key_pad/key_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.444ns  (logic 1.577ns (28.973%)  route 3.867ns (71.027%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  row_IBUF[2]_inst/O
                         net (fo=10, routed)          3.867     5.320    key_pad/row_IBUF[2]
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.444 r  key_pad/key_value[2]_i_1/O
                         net (fo=1, routed)           0.000     5.444    key_pad/key_value[2]
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.506     4.847    key_pad/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[2]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            key_pad/state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.242ns  (logic 1.574ns (30.032%)  route 3.667ns (69.968%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 f  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  row_IBUF[0]_inst/O
                         net (fo=6, routed)           3.667     5.118    key_pad/row_IBUF[0]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.124     5.242 r  key_pad/state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.242    key_pad/next_state__0[0]
    SLICE_X63Y28         FDPE                                         r  key_pad/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.507     4.848    key_pad/clk_IBUF_BUFG
    SLICE_X63Y28         FDPE                                         r  key_pad/state_reg[0]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            key_pad/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.231ns  (logic 1.574ns (30.093%)  route 3.657ns (69.907%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 f  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  row_IBUF[0]_inst/O
                         net (fo=6, routed)           3.657     5.107    key_pad/row_IBUF[0]
    SLICE_X63Y28         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  key_pad/state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.231    key_pad/next_state__0[1]
    SLICE_X63Y28         FDCE                                         r  key_pad/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.507     4.848    key_pad/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  key_pad/state_reg[1]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            key_pad/key_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.209ns  (logic 1.577ns (30.280%)  route 3.632ns (69.720%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  row_IBUF[2]_inst/O
                         net (fo=10, routed)          3.632     5.085    key_pad/row_IBUF[2]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.124     5.209 r  key_pad/key_value[0]_i_1/O
                         net (fo=1, routed)           0.000     5.209    key_pad/key_value[0]
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.506     4.847    key_pad/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            key_pad/key_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.365ns  (logic 0.248ns (18.202%)  route 1.116ns (81.798%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  row_IBUF[3]_inst/O
                         net (fo=10, routed)          1.116     1.320    key_pad/row_IBUF[3]
    SLICE_X61Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.365 r  key_pad/key_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.365    key_pad/key_value[0]
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.852     1.979    key_pad/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[0]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            key_pad/key_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.365ns  (logic 0.248ns (18.202%)  route 1.116ns (81.798%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  row_IBUF[3]_inst/O
                         net (fo=10, routed)          1.116     1.320    key_pad/row_IBUF[3]
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.365 r  key_pad/key_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.365    key_pad/key_value[1]
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.852     1.979    key_pad/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[1]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            key_pad/key_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.248ns (18.175%)  route 1.118ns (81.825%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  row_IBUF[3]_inst/O
                         net (fo=10, routed)          1.118     1.322    key_pad/row_IBUF[3]
    SLICE_X61Y28         LUT6 (Prop_lut6_I3_O)        0.045     1.367 r  key_pad/key_value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.367    key_pad/key_value[2]
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.852     1.979    key_pad/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[2]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            key_pad/key_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.248ns (18.148%)  route 1.120ns (81.852%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  row_IBUF[3]_inst/O
                         net (fo=10, routed)          1.120     1.324    key_pad/row_IBUF[3]
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.369 r  key_pad/key_value[3]_i_2/O
                         net (fo=1, routed)           0.000     1.369    key_pad/key_value[3]
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.852     1.979    key_pad/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  key_pad/key_value_reg[3]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            key_pad/state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.465ns  (logic 0.274ns (18.716%)  route 1.191ns (81.284%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  row_IBUF[1]_inst/O
                         net (fo=10, routed)          1.191     1.420    key_pad/row_IBUF[1]
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.465 r  key_pad/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.465    key_pad/next_state__0[0]
    SLICE_X63Y28         FDPE                                         r  key_pad/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.854     1.981    key_pad/clk_IBUF_BUFG
    SLICE_X63Y28         FDPE                                         r  key_pad/state_reg[0]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            key_pad/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.468ns  (logic 0.274ns (18.678%)  route 1.194ns (81.322%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  row_IBUF[1]_inst/O
                         net (fo=10, routed)          1.194     1.423    key_pad/row_IBUF[1]
    SLICE_X63Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.468 r  key_pad/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.468    key_pad/next_state__0[1]
    SLICE_X63Y28         FDCE                                         r  key_pad/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.854     1.981    key_pad/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  key_pad/state_reg[1]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            key_pad/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.274ns (16.770%)  route 1.361ns (83.230%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  row_IBUF[1]_inst/O
                         net (fo=10, routed)          1.361     1.590    key_pad/row_IBUF[1]
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.635 r  key_pad/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.635    key_pad/next_state__0[2]
    SLICE_X63Y28         FDCE                                         r  key_pad/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.854     1.981    key_pad/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  key_pad/state_reg[2]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            key_pad/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.274ns (16.770%)  route 1.361ns (83.230%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  row_IBUF[1]_inst/O
                         net (fo=10, routed)          1.361     1.590    key_pad/row_IBUF[1]
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.635 r  key_pad/state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.635    key_pad/next_state__0[3]
    SLICE_X63Y28         FDCE                                         r  key_pad/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.854     1.981    key_pad/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  key_pad/state_reg[3]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            key_pad/state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.384ns (23.188%)  route 1.273ns (76.812%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  row_IBUF[1]_inst/O
                         net (fo=10, routed)          0.982     1.211    key_pad/row_IBUF[1]
    SLICE_X63Y29         LUT4 (Prop_lut4_I1_O)        0.048     1.259 r  key_pad/state[4]_i_3/O
                         net (fo=1, routed)           0.291     1.550    key_pad/state[4]_i_3_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I1_O)        0.107     1.657 r  key_pad/state[4]_i_2/O
                         net (fo=1, routed)           0.000     1.657    key_pad/next_state__0[4]
    SLICE_X62Y28         FDCE                                         r  key_pad/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.854     1.981    key_pad/clk_IBUF_BUFG
    SLICE_X62Y28         FDCE                                         r  key_pad/state_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            fnd/digit_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.210ns (12.437%)  route 1.475ns (87.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=24, routed)          1.475     1.685    fnd/AR[0]
    SLICE_X61Y26         FDCE                                         f  fnd/digit_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    fnd/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  fnd/digit_value_reg[0]/C





