<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2774" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2774{left:594px;bottom:68px;letter-spacing:0.1px;}
#t2_2774{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t3_2774{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_2774{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_2774{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t6_2774{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_2774{left:69px;bottom:1045px;}
#t8_2774{left:95px;bottom:1048px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t9_2774{left:69px;bottom:1022px;}
#ta_2774{left:95px;bottom:1025px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tb_2774{left:69px;bottom:999px;}
#tc_2774{left:95px;bottom:1002px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#td_2774{left:331px;bottom:1009px;}
#te_2774{left:346px;bottom:1002px;letter-spacing:-0.19px;word-spacing:-0.46px;}
#tf_2774{left:69px;bottom:976px;}
#tg_2774{left:95px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#th_2774{left:69px;bottom:953px;}
#ti_2774{left:95px;bottom:956px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_2774{left:69px;bottom:930px;}
#tk_2774{left:95px;bottom:933px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tl_2774{left:69px;bottom:907px;}
#tm_2774{left:95px;bottom:910px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_2774{left:69px;bottom:884px;}
#to_2774{left:95px;bottom:888px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tp_2774{left:69px;bottom:861px;}
#tq_2774{left:95px;bottom:865px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tr_2774{left:69px;bottom:838px;}
#ts_2774{left:95px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_2774{left:69px;bottom:815px;}
#tu_2774{left:95px;bottom:819px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tv_2774{left:204px;bottom:826px;}
#tw_2774{left:219px;bottom:819px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tx_2774{left:69px;bottom:792px;}
#ty_2774{left:95px;bottom:796px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_2774{left:69px;bottom:771px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_2774{left:69px;bottom:755px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t11_2774{left:69px;bottom:738px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t12_2774{left:69px;bottom:721px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_2774{left:69px;bottom:704px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_2774{left:69px;bottom:687px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#t15_2774{left:69px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_2774{left:69px;bottom:654px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t17_2774{left:69px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_2774{left:69px;bottom:620px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#t19_2774{left:69px;bottom:603px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1a_2774{left:69px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_2774{left:69px;bottom:562px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1c_2774{left:69px;bottom:545px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1d_2774{left:69px;bottom:529px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_2774{left:69px;bottom:512px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1f_2774{left:69px;bottom:495px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t1g_2774{left:69px;bottom:478px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#t1h_2774{left:69px;bottom:454px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1i_2774{left:69px;bottom:437px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1j_2774{left:69px;bottom:420px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t1k_2774{left:69px;bottom:403px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1l_2774{left:69px;bottom:386px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#t1m_2774{left:69px;bottom:370px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1n_2774{left:69px;bottom:353px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t1o_2774{left:440px;bottom:313px;letter-spacing:-0.13px;}
#t1p_2774{left:122px;bottom:292px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1q_2774{left:122px;bottom:275px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t1r_2774{left:122px;bottom:258px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1s_2774{left:69px;bottom:209px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1t_2774{left:69px;bottom:192px;letter-spacing:-0.13px;word-spacing:-1.16px;}
#t1u_2774{left:69px;bottom:176px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t1v_2774{left:69px;bottom:159px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1w_2774{left:69px;bottom:142px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#t1x_2774{left:701px;bottom:149px;}
#t1y_2774{left:716px;bottom:142px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#t1z_2774{left:69px;bottom:125px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t20_2774{left:69px;bottom:108px;letter-spacing:-0.14px;word-spacing:-0.47px;}

.s1_2774{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2774{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2774{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_2774{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_2774{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_2774{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2774" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2774Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2774" style="-webkit-user-select: none;"><object width="935" height="1210" data="2774/2774.svg" type="image/svg+xml" id="pdf2774" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2774" class="t s1_2774">GETSEC[SENTER]—Enter a Measured Environment </span>
<span id="t2_2774" class="t s2_2774">SAFER MODE EXTENSIONS REFERENCE </span>
<span id="t3_2774" class="t s1_2774">7-22 </span><span id="t4_2774" class="t s1_2774">Vol. 2D </span>
<span id="t5_2774" class="t s3_2774">A successful launch of the measured environment results in the initiating logical processor entering the authenti- </span>
<span id="t6_2774" class="t s3_2774">cated code execution mode. Prior to reaching this point, the ILP performs the following steps internally: </span>
<span id="t7_2774" class="t s4_2774">• </span><span id="t8_2774" class="t s3_2774">Inhibit processor response to the external events: INIT, A20M, NMI, and SMI. </span>
<span id="t9_2774" class="t s4_2774">• </span><span id="ta_2774" class="t s3_2774">Establish and check the location and size of the authenticated code module to be executed by the ILP. </span>
<span id="tb_2774" class="t s4_2774">• </span><span id="tc_2774" class="t s3_2774">Check for the existence of an Intel </span>
<span id="td_2774" class="t s5_2774">® </span>
<span id="te_2774" class="t s3_2774">TXT-capable chipset. </span>
<span id="tf_2774" class="t s4_2774">• </span><span id="tg_2774" class="t s3_2774">Verify the current power management configuration is acceptable. </span>
<span id="th_2774" class="t s4_2774">• </span><span id="ti_2774" class="t s3_2774">Broadcast a message to enable protection of memory and I/O from activities from other processor agents. </span>
<span id="tj_2774" class="t s4_2774">• </span><span id="tk_2774" class="t s3_2774">Load the designated AC module into authenticated code execution area. </span>
<span id="tl_2774" class="t s4_2774">• </span><span id="tm_2774" class="t s3_2774">Isolate the content of authenticated code execution area from further state modification by external agents. </span>
<span id="tn_2774" class="t s4_2774">• </span><span id="to_2774" class="t s3_2774">Authenticate the AC module. </span>
<span id="tp_2774" class="t s4_2774">• </span><span id="tq_2774" class="t s3_2774">Updated the Trusted Platform Module (TPM) with the authenticated code module's hash. </span>
<span id="tr_2774" class="t s4_2774">• </span><span id="ts_2774" class="t s3_2774">Initialize processor state based on the authenticated code module header information. </span>
<span id="tt_2774" class="t s4_2774">• </span><span id="tu_2774" class="t s3_2774">Unlock the Intel </span>
<span id="tv_2774" class="t s5_2774">® </span>
<span id="tw_2774" class="t s3_2774">TXT-capable chipset private configuration register space and TPM locality 3 space. </span>
<span id="tx_2774" class="t s4_2774">• </span><span id="ty_2774" class="t s3_2774">Begin execution in the authenticated code module at the defined entry point. </span>
<span id="tz_2774" class="t s3_2774">As an integrity check for proper processor hardware operation, execution of GETSEC[SENTER] will also check the </span>
<span id="t10_2774" class="t s3_2774">contents of all the machine check status registers (as reported by the MSRs IA32_MCi_STATUS) for any valid </span>
<span id="t11_2774" class="t s3_2774">uncorrectable error condition. In addition, the global machine check status register IA32_MCG_STATUS MCIP bit </span>
<span id="t12_2774" class="t s3_2774">must be cleared and the IERR processor package pin (or its equivalent) must be not asserted, indicating that no </span>
<span id="t13_2774" class="t s3_2774">machine check exception processing is currently in-progress. These checks are performed twice: once by the ILP </span>
<span id="t14_2774" class="t s3_2774">prior to the broadcast of the rendezvous message to RLPs, and later in response to RLPs acknowledging the rendez- </span>
<span id="t15_2774" class="t s3_2774">vous message. Any outstanding valid uncorrectable machine check error condition present in the machine check </span>
<span id="t16_2774" class="t s3_2774">status registers at the first check point will result in the ILP signaling a general protection violation. If an </span>
<span id="t17_2774" class="t s3_2774">outstanding valid uncorrectable machine check error condition is present at the second check point, then this will </span>
<span id="t18_2774" class="t s3_2774">result in the corresponding logical processor signaling the more severe TXT-shutdown condition with an error code </span>
<span id="t19_2774" class="t s3_2774">of 12. </span>
<span id="t1a_2774" class="t s3_2774">Before loading and authentication of the target code module is performed, the processor also checks that the </span>
<span id="t1b_2774" class="t s3_2774">current voltage and bus ratio encodings correspond to known good values supportable by the processor. The MSR </span>
<span id="t1c_2774" class="t s3_2774">IA32_PERF_STATUS values are compared against either the processor supported maximum operating target </span>
<span id="t1d_2774" class="t s3_2774">setting, system reset setting, or the thermal monitor operating target. If the current settings do not meet any of </span>
<span id="t1e_2774" class="t s3_2774">these criteria then the SENTER function will attempt to change the voltage and bus ratio select controls in a </span>
<span id="t1f_2774" class="t s3_2774">processor-specific manner. This adjustment may be to the thermal monitor, minimum (if different), or maximum </span>
<span id="t1g_2774" class="t s3_2774">operating target depending on the processor. </span>
<span id="t1h_2774" class="t s3_2774">This implies that some thermal operating target parameters configured by BIOS may be overridden by SENTER. </span>
<span id="t1i_2774" class="t s3_2774">The measured environment software may need to take responsibility for restoring such settings that are deemed </span>
<span id="t1j_2774" class="t s3_2774">to be safe, but not necessarily recognized by SENTER. If an adjustment is not possible when an out of range setting </span>
<span id="t1k_2774" class="t s3_2774">is discovered, then the processor will abort the measured launch. This may be the case for chipset controlled </span>
<span id="t1l_2774" class="t s3_2774">settings of these values or if the controllability is not enabled on the processor. In this case it is the responsibility of </span>
<span id="t1m_2774" class="t s3_2774">the external software to program the chipset voltage ID and/or bus ratio select settings to known good values </span>
<span id="t1n_2774" class="t s3_2774">recognized by the processor, prior to executing SENTER. </span>
<span id="t1o_2774" class="t s6_2774">NOTE </span>
<span id="t1p_2774" class="t s3_2774">For a mobile processor, an adjustment can be made according to the thermal monitor operating </span>
<span id="t1q_2774" class="t s3_2774">target. For a quad-core processor the SENTER adjustment mechanism may result in a more conser- </span>
<span id="t1r_2774" class="t s3_2774">vative but non-uniform voltage setting, depending on the pre-SENTER settings per core. </span>
<span id="t1s_2774" class="t s3_2774">The ILP and RLPs mask the response to the assertion of the external signals INIT#, A20M, NMI#, and SMI#. The </span>
<span id="t1t_2774" class="t s3_2774">purpose of this masking control is to prevent exposure to existing external event handlers until a protected handler </span>
<span id="t1u_2774" class="t s3_2774">has been put in place to directly handle these events. Masked external pin events may be unmasked conditionally </span>
<span id="t1v_2774" class="t s3_2774">or unconditionally via the GETSEC[EXITAC], GETSEC[SEXIT], GETSEC[SMCTRL] or for specific VMX related opera- </span>
<span id="t1w_2774" class="t s3_2774">tions such as a VM entry or the VMXOFF instruction (see respective GETSEC leaves and Intel </span>
<span id="t1x_2774" class="t s5_2774">® </span>
<span id="t1y_2774" class="t s3_2774">64 and IA-32 Archi- </span>
<span id="t1z_2774" class="t s3_2774">tectures Software Developer’s Manual, Volume 3C, for more details). The state of the A20M pin is masked and </span>
<span id="t20_2774" class="t s3_2774">forced internally to a de-asserted state so that external assertion is not recognized. A20M masking as set by </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
