
---------- Begin Simulation Statistics ----------
simSeconds                                   0.007311                       # Number of seconds simulated (Second)
simTicks                                   7310731000                       # Number of ticks simulated (Tick)
finalTick                                  7310731000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     52.82                       # Real time elapsed on the host (Second)
hostTickRate                                138414466                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                     13699462                       # Number of instructions simulated (Count)
simOps                                       13970642                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   259372                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     264506                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         14621463                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        14669447                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      408                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       14665148                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2166                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               699212                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            573330                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 135                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            14481799                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.012661                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.999399                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  10308941     71.19%     71.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1086912      7.51%     78.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    588088      4.06%     82.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    637584      4.40%     87.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    672755      4.65%     91.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    290103      2.00%     93.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    293862      2.03%     95.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    243831      1.68%     97.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    359723      2.48%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              14481799                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   26274      3.09%      3.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      3.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1192      0.14%      3.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      3      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     20      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     17      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                373842     44.01%     47.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc             405810     47.77%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  27397      3.22%     98.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14971      1.76%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          903      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       9429985     64.30%     64.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         7637      0.05%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2710      0.02%     64.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     64.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     64.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     64.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     64.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     64.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     64.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     64.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       588672      4.01%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          294      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          125      0.00%     68.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     68.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       589046      4.02%     72.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult       599633      4.09%     76.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc      1182872      8.07%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1452586      9.91%     94.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       810683      5.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       14665148                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.002988                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              849526                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.057928                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 37706527                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                12239317                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        11284255                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  6957260                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 3129836                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         3064076                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    11644810                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     3868961                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          14634818                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1440115                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     30330                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                2272                       # Number of nop insts executed (Count)
system.cpu.numRefs                            2248999                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        2809147                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       808884                       # Number of stores executed (Count)
system.cpu.numRate                           1.000913                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1461                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          139664                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    13699462                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      13970642                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.067302                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.067302                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.936942                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.936942                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   15453799                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   5286194                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    8401451                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     9170946                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    9175758                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   6521850                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      213                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1223531                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        822448                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        12791                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        13390                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 2972278                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2897590                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             19019                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               391843                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 9600                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  388698                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.991974                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17569                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 40                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6776                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1346                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5430                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          664                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          675767                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             273                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             18942                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     14378673                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.971756                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.447176                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        11885396     82.66%     82.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          451966      3.14%     85.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          242244      1.68%     87.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           52739      0.37%     87.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          118688      0.83%     88.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          138018      0.96%     89.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           82501      0.57%     90.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           38919      0.27%     90.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1368202      9.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     14378673                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             13701388                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               13972568                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1884097                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1106280                       # Number of loads committed (Count)
system.cpu.commit.amos                            106                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         114                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2738282                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          3049998                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     9489083                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11001                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          130      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      9131798     65.36%     65.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7066      0.05%     65.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2565      0.02%     65.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     65.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       586159      4.20%     69.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          233      0.00%     69.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           97      0.00%     69.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     69.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       586197      4.20%     73.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult       596736      4.27%     78.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc      1177488      8.43%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1106280      7.92%     94.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       777817      5.57%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     13972568                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1368202                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1599301                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1599301                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1599301                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1599301                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       343460                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          343460                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       343460                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         343460                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  28768878992                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  28768878992                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  28768878992                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  28768878992                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1942761                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1942761                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1942761                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1942761                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.176790                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.176790                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.176790                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.176790                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 83761.948966                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 83761.948966                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 83761.948966                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 83761.948966                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      9719791                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          571                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       167101                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           12                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      58.167162                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    47.583333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       200426                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            200426                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        77519                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         77519                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        77519                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        77519                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       265941                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       265941                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       265941                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       265941                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  24310207203                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  24310207203                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  24310207203                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  24310207203                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.136888                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.136888                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.136888                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.136888                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 91412.032003                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 91412.032003                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 91412.032003                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 91412.032003                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 264923                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       827269                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          827269                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       337766                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        337766                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  28430571000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  28430571000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1165035                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1165035                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.289919                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.289919                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 84172.388577                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 84172.388577                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        74081                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        74081                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       263685                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       263685                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  24176149000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  24176149000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.226332                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.226332                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 91685.719703                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 91685.719703                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       388000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       388000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 64666.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 64666.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       382000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       382000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 63666.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 63666.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       772032                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         772032                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5563                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5563                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    334133084                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    334133084                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       777595                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       777595                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.007154                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.007154                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 60063.470070                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 60063.470070                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3438                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3438                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2125                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2125                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    130014295                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    130014295                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002733                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002733                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 61183.197647                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 61183.197647                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7310731000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1018.873255                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1865348                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             265947                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               7.013984                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1018.873255                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.994993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.994993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           90                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          818                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          115                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            8037415                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           8037415                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7310731000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   545282                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              11898367                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1449874                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                568458                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  19818                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               365485                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   831                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               14862436                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2809                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            1145499                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       14803360                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     2972278                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             407613                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      13309834                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   41252                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  767                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5034                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1094860                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5217                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           14481799                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.048357                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.598270                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 12178176     84.09%     84.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   243020      1.68%     85.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    61318      0.42%     86.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    68018      0.47%     86.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    49042      0.34%     87.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   143153      0.99%     87.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    50127      0.35%     88.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   111867      0.77%     89.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1577078     10.89%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             14481799                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.203282                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.012440                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1092255                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1092255                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1092255                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1092255                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2605                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2605                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2605                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2605                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    174822498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    174822498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    174822498                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    174822498                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1094860                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1094860                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1094860                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1094860                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002379                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002379                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002379                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002379                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 67110.363916                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 67110.363916                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 67110.363916                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 67110.363916                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          781                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           13                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      60.076923                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1776                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1776                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          572                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           572                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          572                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          572                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2033                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2033                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2033                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2033                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    137700499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    137700499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    137700499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    137700499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001857                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001857                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001857                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001857                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67732.660600                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67732.660600                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67732.660600                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67732.660600                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1776                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1092255                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1092255                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2605                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2605                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    174822498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    174822498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1094860                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1094860                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002379                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002379                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 67110.363916                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 67110.363916                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          572                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          572                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2033                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2033                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    137700499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    137700499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001857                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001857                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67732.660600                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67732.660600                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7310731000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.460254                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1094287                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2032                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             538.527067                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.460254                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.997892                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.997892                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           73                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           99                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           84                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            4381472                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           4381472                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7310731000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     19818                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2725574                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    74135                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               14672127                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 3075                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1223531                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  822448                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   402                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     38029                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    27151                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             88                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           9586                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        12733                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                22319                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 14359752                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                14348331                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   8989045                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  16890490                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.981320                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.532196                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       26286                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  117251                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   44                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  88                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  44631                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9312                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  95715                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1106280                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             64.108482                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           109.401990                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 668382     60.42%     60.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                36993      3.34%     63.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                50192      4.54%     68.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 6228      0.56%     68.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 7093      0.64%     69.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 7762      0.70%     70.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 8796      0.80%     71.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 5317      0.48%     71.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 5825      0.53%     72.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 4122      0.37%     72.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               3850      0.35%     72.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               9883      0.89%     73.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              10285      0.93%     74.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               6716      0.61%     75.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             106859      9.66%     84.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              38742      3.50%     88.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              12450      1.13%     89.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              11612      1.05%     90.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               5320      0.48%     90.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               5838      0.53%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               9935      0.90%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               3077      0.28%     92.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               3073      0.28%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1966      0.18%     93.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               2187      0.20%     93.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               3415      0.31%     93.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               4677      0.42%     94.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               2364      0.21%     94.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               2984      0.27%     94.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2650      0.24%     94.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            57687      5.21%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1106280                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7310731000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7310731000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7310731000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7310731000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   7310731000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  19818                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   802256                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                10602057                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          38389                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1671537                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1347742                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               14777434                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                525631                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 493024                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 107416                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  34004                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            19523666                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    37182341                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 15462909                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  5987784                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              18661173                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   862493                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     371                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  97                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   3623232                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         27648302                       # The number of ROB reads (Count)
system.cpu.rob.writes                        29400611                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 13699462                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   13970642                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    54                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    405                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  25537                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     25942                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   405                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 25537                       # number of overall hits (Count)
system.l2.overallHits::total                    25942                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1628                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               240269                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  241897                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1628                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              240269                       # number of overall misses (Count)
system.l2.overallMisses::total                 241897                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       130283500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     23605004500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        23735288000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      130283500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    23605004500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       23735288000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2033                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             265806                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                267839                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2033                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            265806                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               267839                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.800787                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.903926                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.903143                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.800787                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.903926                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.903143                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80026.719902                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 98244.070188                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    98121.464921                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80026.719902                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 98244.070188                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   98121.464921                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               197289                       # number of writebacks (Count)
system.l2.writebacks::total                    197289                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1628                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           240269                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              241897                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1628                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          240269                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             241897                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    114013500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  21202314500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    21316328000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    114013500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  21202314500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   21316328000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.800787                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.903926                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.903143                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.800787                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.903926                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.903143                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70032.862408                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 88244.070188                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 88121.506261                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70032.862408                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 88244.070188                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 88121.506261                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         238518                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          240                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            240                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data          141                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             141                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          141                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           141                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          141                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          141                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2672500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2672500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18953.900709                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18953.900709                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             405                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                405                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1628                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1628                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    130283500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    130283500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2033                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2033                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.800787                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.800787                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80026.719902                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80026.719902                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1628                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1628                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    114013500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    114013500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.800787                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.800787                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70032.862408                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70032.862408                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                639                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   639                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1482                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1482                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    119847500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      119847500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2121                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2121                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.698727                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.698727                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80868.758435                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80868.758435                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1482                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1482                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    105027500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    105027500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.698727                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.698727                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70868.758435                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70868.758435                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          24898                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             24898                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       238787                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          238787                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  23485157000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  23485157000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       263685                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        263685                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.905577                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.905577                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 98351.907767                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 98351.907767                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       238787                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       238787                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  21097287000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  21097287000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.905577                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.905577                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 88351.907767                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 88351.907767                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1775                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1775                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1775                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1775                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       200426                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           200426                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       200426                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       200426                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7310731000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4041.018206                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       534296                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     242614                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.202247                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      24.062791                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        57.241897                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3959.713517                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.005875                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.013975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.966727                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.986577                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  213                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2172                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1711                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    4520038                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   4520038                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7310731000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    197288.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1627.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    240247.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000147570750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        12313                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        12313                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              609368                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             185340                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      241896                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     197288                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    241896                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   197288                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     22                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.71                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                241896                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               197288                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   80017                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   81473                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   57198                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   23150                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    962                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   4929                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  10476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  13503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  13731                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  14144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  14141                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  13929                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  14195                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  14713                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  14169                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  14131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  14692                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  13482                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  13286                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  12598                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        12313                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      19.643223                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     18.429583                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     35.329457                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127         12269     99.64%     99.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           38      0.31%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            5      0.04%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         12313                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        12313                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.020791                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.019373                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.224165                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            12195     99.04%     99.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               24      0.19%     99.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               52      0.42%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               40      0.32%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         12313                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                15481344                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             12626432                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2117619154.63720393                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1727109368.40652466                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    7310706500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      16646.11                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       104128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     15375808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     12624896                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 14243172.126015853137                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2103183388.911450862885                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1726899266.297720432281                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1627                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       240269                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       197288                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     46991000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  11251448250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 182261024750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28881.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     46828.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    923832.29                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       104128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     15377216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       15481344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       104128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       104128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     12626432                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     12626432                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1627                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       240269                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          241896                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       197288                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         197288                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       14243172                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2103375983                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2117619155                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     14243172                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      14243172                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1727109368                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1727109368                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1727109368                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      14243172                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2103375983                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       3844728523                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               241874                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              197264                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        15208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        15082                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        15234                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        15270                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        15068                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        15166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        15528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        14736                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        14689                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        15750                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        14407                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        15717                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        14501                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        15772                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        14547                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        15199                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         9866                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        14275                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         9923                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        14374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         9918                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        14274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        10295                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        13899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        13433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        10752                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        13476                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        10670                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        13454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        10868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        13411                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        14376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              6763301750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1209370000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        11298439250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                27962.09                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           46712.09                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              215930                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             177112                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.27                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.78                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        46080                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   609.827778                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   436.387133                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   372.604325                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         5521     11.98%     11.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         6236     13.53%     25.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         3790      8.22%     33.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         3151      6.84%     40.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         2923      6.34%     46.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         2954      6.41%     53.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         3201      6.95%     60.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         5356     11.62%     71.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12948     28.10%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        46080                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              15479936                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           12624896                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2117.426561                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1726.899266                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   30.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               16.54                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              13.49                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.50                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7310731000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       160507200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        85281240                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      866024880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     505421280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 576532320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   3107951220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    190098720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    5491816860                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   751.199416                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    461647250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    243880000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6605203750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       168618240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        89592360                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      860955480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     524296800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 576532320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   3133715790                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    168402240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    5522113230                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   755.343512                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    405743750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    243880000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   6661107250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7310731000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              240414                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        197288                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             40551                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1482                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1482                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         240414                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            141                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       721772                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  721772                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     28107776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 28107776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             242037                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   242037    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               242037                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7310731000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1325313000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1267343750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         479876                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       237839                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             265717                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       397715                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1776                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           105726                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2121                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2121                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2033                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        263685                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           141                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          141                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5841                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       796817                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 802658                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       243712                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     29838848                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                30082560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          238518                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  12626496                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            506498                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001814                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.042557                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  505579     99.82%     99.82% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     919      0.18%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              506498                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7310731000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          469541500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3048998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         398779500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        534679                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       266699                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             918                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          918                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
