<stg><name>Loop_1_proc1_Pipeline_VITIS_LOOP_210_6</name>


<trans_list>

<trans id="108" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_mul426 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul426"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 64, void @empty_13, void @empty_15, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %shl_ln2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln2

]]></Node>
<StgValue><ssdm name="shl_ln2_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %shl_ln139_mid2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln139_mid2

]]></Node>
<StgValue><ssdm name="shl_ln139_mid2_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %cb_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cb

]]></Node>
<StgValue><ssdm name="cb_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i3 0, i3 %r

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i32 0, i32 %phi_mul426

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %r_1 = load i3 %r

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:9 %pe_array_pe_val_3_addr_5 = getelementptr i32 %pe_array_pe_val_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_3_addr_5"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:10 %pe_array_pe_val_2_addr_5 = getelementptr i32 %pe_array_pe_val_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_2_addr_5"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:11 %pe_array_pe_val_1_addr_5 = getelementptr i32 %pe_array_pe_val_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_1_addr_5"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:12 %pe_array_pe_val_0_addr_5 = getelementptr i32 %pe_array_pe_val_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_0_addr_5"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:13 %pe_array_pe_val_3_addr_6 = getelementptr i32 %pe_array_pe_val_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_3_addr_6"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:14 %pe_array_pe_val_2_addr_6 = getelementptr i32 %pe_array_pe_val_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_2_addr_6"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:15 %pe_array_pe_val_1_addr_6 = getelementptr i32 %pe_array_pe_val_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_1_addr_6"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:16 %pe_array_pe_val_0_addr_6 = getelementptr i32 %pe_array_pe_val_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_0_addr_6"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.loopexit:18 %icmp_ln210 = icmp_eq  i3 %r_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln210"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.loopexit:20 %add_ln210 = add i3 %r_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln210"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:21 %br_ln210 = br i1 %icmp_ln210, void %.split17, void %.preheader.preheader.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split17:0 %phi_mul426_load = load i32 %phi_mul426

]]></Node>
<StgValue><ssdm name="phi_mul426_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split17:2 %add_ln143 = add i32 %phi_mul426_load, i32 %cb_read

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split17:3 %tmp = add i32 %shl_ln139_mid2_read, i32 %phi_mul426_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split17:4 %empty_43 = add i32 %tmp, i32 %shl_ln2_read

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
.split17:5 %tmp_5 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %empty_43, i2 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="34">
<![CDATA[
.split17:6 %p_cast10892 = zext i34 %tmp_5

]]></Node>
<StgValue><ssdm name="p_cast10892"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:7 %empty_44 = add i64 %p_cast10892, i64 %out_read

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:8 %trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_44, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="62">
<![CDATA[
.split17:9 %sext_ln211 = sext i62 %trunc_ln9

]]></Node>
<StgValue><ssdm name="sext_ln211"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split17:10 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln211

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="3">
<![CDATA[
.split17:12 %trunc_ln213 = trunc i3 %r_1

]]></Node>
<StgValue><ssdm name="trunc_ln213"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="2">
<![CDATA[
.split17:13 %pe_array_pe_val_0_load = load i2 %pe_array_pe_val_0_addr_6

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_0_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="2">
<![CDATA[
.split17:14 %pe_array_pe_val_1_load = load i2 %pe_array_pe_val_1_addr_6

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_1_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="2">
<![CDATA[
.split17:15 %pe_array_pe_val_2_load = load i2 %pe_array_pe_val_2_addr_6

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_2_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="2">
<![CDATA[
.split17:16 %pe_array_pe_val_3_load = load i2 %pe_array_pe_val_3_addr_6

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_3_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="2">
<![CDATA[
.split17:19 %pe_array_pe_val_0_load_4 = load i2 %pe_array_pe_val_0_addr_5

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_0_load_4"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="2">
<![CDATA[
.split17:20 %pe_array_pe_val_1_load_4 = load i2 %pe_array_pe_val_1_addr_5

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_1_load_4"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="2">
<![CDATA[
.split17:21 %pe_array_pe_val_2_load_4 = load i2 %pe_array_pe_val_2_addr_5

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_2_load_4"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="2">
<![CDATA[
.split17:22 %pe_array_pe_val_3_load_4 = load i2 %pe_array_pe_val_3_addr_5

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_3_load_4"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:38 %store_ln210 = store i3 %add_ln210, i3 %r

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:39 %store_ln143 = store i32 %add_ln143, i32 %phi_mul426

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:1 %pe_array_pe_val_3_addr = getelementptr i32 %pe_array_pe_val_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_3_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:2 %pe_array_pe_val_2_addr = getelementptr i32 %pe_array_pe_val_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_2_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:3 %pe_array_pe_val_1_addr = getelementptr i32 %pe_array_pe_val_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_1_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:4 %pe_array_pe_val_0_addr = getelementptr i32 %pe_array_pe_val_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_0_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:5 %pe_array_pe_val_3_addr_4 = getelementptr i32 %pe_array_pe_val_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_3_addr_4"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:6 %pe_array_pe_val_2_addr_4 = getelementptr i32 %pe_array_pe_val_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_2_addr_4"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:7 %pe_array_pe_val_1_addr_4 = getelementptr i32 %pe_array_pe_val_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_1_addr_4"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:8 %pe_array_pe_val_0_addr_4 = getelementptr i32 %pe_array_pe_val_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_0_addr_4"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.loopexit:17 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.loopexit:19 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split17:11 %empty_45 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="2">
<![CDATA[
.split17:13 %pe_array_pe_val_0_load = load i2 %pe_array_pe_val_0_addr_6

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_0_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="2">
<![CDATA[
.split17:14 %pe_array_pe_val_1_load = load i2 %pe_array_pe_val_1_addr_6

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_1_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="2">
<![CDATA[
.split17:15 %pe_array_pe_val_2_load = load i2 %pe_array_pe_val_2_addr_6

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_2_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="2">
<![CDATA[
.split17:16 %pe_array_pe_val_3_load = load i2 %pe_array_pe_val_3_addr_6

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_3_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split17:17 %tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %pe_array_pe_val_0_load, i32 %pe_array_pe_val_1_load, i32 %pe_array_pe_val_2_load, i32 %pe_array_pe_val_3_load, i2 %trunc_ln213

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="2">
<![CDATA[
.split17:19 %pe_array_pe_val_0_load_4 = load i2 %pe_array_pe_val_0_addr_5

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_0_load_4"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="2">
<![CDATA[
.split17:20 %pe_array_pe_val_1_load_4 = load i2 %pe_array_pe_val_1_addr_5

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_1_load_4"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="2">
<![CDATA[
.split17:21 %pe_array_pe_val_2_load_4 = load i2 %pe_array_pe_val_2_addr_5

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_2_load_4"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="2">
<![CDATA[
.split17:22 %pe_array_pe_val_3_load_4 = load i2 %pe_array_pe_val_3_addr_5

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_3_load_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split17:23 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %pe_array_pe_val_0_load_4, i32 %pe_array_pe_val_1_load_4, i32 %pe_array_pe_val_2_load_4, i32 %pe_array_pe_val_3_load_4, i2 %trunc_ln213

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="2">
<![CDATA[
.split17:25 %pe_array_pe_val_0_load_5 = load i2 %pe_array_pe_val_0_addr_4

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_0_load_5"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="2">
<![CDATA[
.split17:26 %pe_array_pe_val_1_load_5 = load i2 %pe_array_pe_val_1_addr_4

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_1_load_5"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="2">
<![CDATA[
.split17:27 %pe_array_pe_val_2_load_5 = load i2 %pe_array_pe_val_2_addr_4

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_2_load_5"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="2">
<![CDATA[
.split17:28 %pe_array_pe_val_3_load_5 = load i2 %pe_array_pe_val_3_addr_4

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_3_load_5"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="2">
<![CDATA[
.split17:31 %pe_array_pe_val_0_load_6 = load i2 %pe_array_pe_val_0_addr

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_0_load_6"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="2">
<![CDATA[
.split17:32 %pe_array_pe_val_1_load_6 = load i2 %pe_array_pe_val_1_addr

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_1_load_6"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="2">
<![CDATA[
.split17:33 %pe_array_pe_val_2_load_6 = load i2 %pe_array_pe_val_2_addr

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_2_load_6"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="2">
<![CDATA[
.split17:34 %pe_array_pe_val_3_load_6 = load i2 %pe_array_pe_val_3_addr

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_3_load_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="86" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split17:18 %write_ln213 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_9, i4 15

]]></Node>
<StgValue><ssdm name="write_ln213"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="2">
<![CDATA[
.split17:25 %pe_array_pe_val_0_load_5 = load i2 %pe_array_pe_val_0_addr_4

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_0_load_5"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="2">
<![CDATA[
.split17:26 %pe_array_pe_val_1_load_5 = load i2 %pe_array_pe_val_1_addr_4

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_1_load_5"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="2">
<![CDATA[
.split17:27 %pe_array_pe_val_2_load_5 = load i2 %pe_array_pe_val_2_addr_4

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_2_load_5"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="2">
<![CDATA[
.split17:28 %pe_array_pe_val_3_load_5 = load i2 %pe_array_pe_val_3_addr_4

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_3_load_5"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split17:29 %tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %pe_array_pe_val_0_load_5, i32 %pe_array_pe_val_1_load_5, i32 %pe_array_pe_val_2_load_5, i32 %pe_array_pe_val_3_load_5, i2 %trunc_ln213

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="2">
<![CDATA[
.split17:31 %pe_array_pe_val_0_load_6 = load i2 %pe_array_pe_val_0_addr

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_0_load_6"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="2">
<![CDATA[
.split17:32 %pe_array_pe_val_1_load_6 = load i2 %pe_array_pe_val_1_addr

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_1_load_6"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="2">
<![CDATA[
.split17:33 %pe_array_pe_val_2_load_6 = load i2 %pe_array_pe_val_2_addr

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_2_load_6"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="2">
<![CDATA[
.split17:34 %pe_array_pe_val_3_load_6 = load i2 %pe_array_pe_val_3_addr

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_3_load_6"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split17:35 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %pe_array_pe_val_0_load_6, i32 %pe_array_pe_val_1_load_6, i32 %pe_array_pe_val_2_load_6, i32 %pe_array_pe_val_3_load_6, i2 %trunc_ln213

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="97" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split17:24 %write_ln213 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_s, i4 15

]]></Node>
<StgValue><ssdm name="write_ln213"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="98" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split17:30 %write_ln213 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_7, i4 15

]]></Node>
<StgValue><ssdm name="write_ln213"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split17:36 %write_ln213 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln213"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split17:37 %empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0">
<![CDATA[
.preheader.preheader.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="101" st_id="9" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split17:37 %empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="102" st_id="10" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split17:37 %empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="103" st_id="11" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split17:37 %empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split17:1 %specloopname_ln210 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln210"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split17:37 %empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.split17:40 %br_ln0 = br void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
