Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Jun 10 15:45:28 2018
| Host         : AmuroPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.094        0.000                      0                 1830        0.078        0.000                      0                 1830        9.020        0.000                       0                   905  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.094        0.000                      0                 1830        0.078        0.000                      0                 1830        9.020        0.000                       0                   905  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.094ns  (required time - arrival time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 0.952ns (15.864%)  route 5.049ns (84.136%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         1.892     3.186    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X29Y102        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4_reg[9]/Q
                         net (fo=4, routed)           1.462     5.104    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4[9]
    SLICE_X30Y104        LUT6 (Prop_lut6_I1_O)        0.124     5.228 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_10/O
                         net (fo=2, routed)           1.104     6.332    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_10_n_0
    SLICE_X29Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.456 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_4/O
                         net (fo=6, routed)           1.041     7.498    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_4_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_3/O
                         net (fo=4, routed)           0.920     8.541    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/zero_en1
    SLICE_X39Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.665 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i[5]_i_1/O
                         net (fo=6, routed)           0.522     9.187    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i[5]_i_1_n_0
    SLICE_X39Y98         FDSE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         1.480    22.659    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X39Y98         FDSE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[1]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X39Y98         FDSE (Setup_fdse_C_CE)      -0.205    22.281    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[1]
  -------------------------------------------------------------------
                         required time                         22.281    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                 13.094    

Slack (MET) :             13.094ns  (required time - arrival time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 0.952ns (15.864%)  route 5.049ns (84.136%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         1.892     3.186    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X29Y102        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4_reg[9]/Q
                         net (fo=4, routed)           1.462     5.104    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4[9]
    SLICE_X30Y104        LUT6 (Prop_lut6_I1_O)        0.124     5.228 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_10/O
                         net (fo=2, routed)           1.104     6.332    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_10_n_0
    SLICE_X29Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.456 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_4/O
                         net (fo=6, routed)           1.041     7.498    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_4_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_3/O
                         net (fo=4, routed)           0.920     8.541    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/zero_en1
    SLICE_X39Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.665 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i[5]_i_1/O
                         net (fo=6, routed)           0.522     9.187    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i[5]_i_1_n_0
    SLICE_X39Y98         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         1.480    22.659    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X39Y98         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[3]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X39Y98         FDRE (Setup_fdre_C_CE)      -0.205    22.281    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[3]
  -------------------------------------------------------------------
                         required time                         22.281    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                 13.094    

Slack (MET) :             13.094ns  (required time - arrival time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 0.952ns (15.864%)  route 5.049ns (84.136%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         1.892     3.186    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X29Y102        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4_reg[9]/Q
                         net (fo=4, routed)           1.462     5.104    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4[9]
    SLICE_X30Y104        LUT6 (Prop_lut6_I1_O)        0.124     5.228 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_10/O
                         net (fo=2, routed)           1.104     6.332    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_10_n_0
    SLICE_X29Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.456 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_4/O
                         net (fo=6, routed)           1.041     7.498    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_4_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_3/O
                         net (fo=4, routed)           0.920     8.541    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/zero_en1
    SLICE_X39Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.665 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i[5]_i_1/O
                         net (fo=6, routed)           0.522     9.187    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i[5]_i_1_n_0
    SLICE_X39Y98         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         1.480    22.659    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X39Y98         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[4]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X39Y98         FDRE (Setup_fdre_C_CE)      -0.205    22.281    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[4]
  -------------------------------------------------------------------
                         required time                         22.281    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                 13.094    

Slack (MET) :             13.241ns  (required time - arrival time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 0.952ns (16.264%)  route 4.902ns (83.736%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         1.892     3.186    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X29Y102        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4_reg[9]/Q
                         net (fo=4, routed)           1.462     5.104    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4[9]
    SLICE_X30Y104        LUT6 (Prop_lut6_I1_O)        0.124     5.228 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_10/O
                         net (fo=2, routed)           1.104     6.332    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_10_n_0
    SLICE_X29Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.456 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_4/O
                         net (fo=6, routed)           1.041     7.498    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_4_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_3/O
                         net (fo=4, routed)           0.920     8.541    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/zero_en1
    SLICE_X39Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.665 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i[5]_i_1/O
                         net (fo=6, routed)           0.374     9.040    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i[5]_i_1_n_0
    SLICE_X40Y98         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         1.480    22.659    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X40Y98         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[2]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X40Y98         FDRE (Setup_fdre_C_CE)      -0.205    22.281    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[2]
  -------------------------------------------------------------------
                         required time                         22.281    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 13.241    

Slack (MET) :             13.241ns  (required time - arrival time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 0.952ns (16.264%)  route 4.902ns (83.736%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         1.892     3.186    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X29Y102        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4_reg[9]/Q
                         net (fo=4, routed)           1.462     5.104    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4[9]
    SLICE_X30Y104        LUT6 (Prop_lut6_I1_O)        0.124     5.228 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_10/O
                         net (fo=2, routed)           1.104     6.332    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_10_n_0
    SLICE_X29Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.456 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_4/O
                         net (fo=6, routed)           1.041     7.498    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_4_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_3/O
                         net (fo=4, routed)           0.920     8.541    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/zero_en1
    SLICE_X39Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.665 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i[5]_i_1/O
                         net (fo=6, routed)           0.374     9.040    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i[5]_i_1_n_0
    SLICE_X40Y98         FDSE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         1.480    22.659    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X40Y98         FDSE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[5]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X40Y98         FDSE (Setup_fdse_C_CE)      -0.205    22.281    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[5]
  -------------------------------------------------------------------
                         required time                         22.281    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 13.241    

Slack (MET) :             13.260ns  (required time - arrival time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 0.952ns (16.215%)  route 4.919ns (83.785%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         1.892     3.186    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X29Y102        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4_reg[9]/Q
                         net (fo=4, routed)           1.462     5.104    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4[9]
    SLICE_X30Y104        LUT6 (Prop_lut6_I1_O)        0.124     5.228 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_10/O
                         net (fo=2, routed)           1.104     6.332    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_10_n_0
    SLICE_X29Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.456 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_4/O
                         net (fo=6, routed)           1.041     7.498    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_4_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/led_i_3/O
                         net (fo=4, routed)           0.920     8.541    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/zero_en1
    SLICE_X39Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.665 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i[5]_i_1/O
                         net (fo=6, routed)           0.392     9.057    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i[5]_i_1_n_0
    SLICE_X38Y99         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         1.480    22.659    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X38Y99         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[0]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X38Y99         FDRE (Setup_fdre_C_CE)      -0.169    22.317    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i_reg[0]
  -------------------------------------------------------------------
                         required time                         22.317    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 13.260    

Slack (MET) :             13.338ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 0.580ns (9.977%)  route 5.233ns (90.023%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         1.650     2.944    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X39Y90         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=52, routed)          2.341     5.741    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X30Y106        LUT1 (Prop_lut1_I0_O)        0.124     5.865 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/axi_awready_i_1/O
                         net (fo=193, routed)         2.893     8.757    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0_n_0
    SLICE_X38Y93         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         1.479    22.658    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y93         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.263    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X38Y93         FDRE (Setup_fdre_C_R)       -0.524    22.095    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         22.095    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                 13.338    

Slack (MET) :             13.338ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 0.580ns (9.977%)  route 5.233ns (90.023%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         1.650     2.944    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X39Y90         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=52, routed)          2.341     5.741    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X30Y106        LUT1 (Prop_lut1_I0_O)        0.124     5.865 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/axi_awready_i_1/O
                         net (fo=193, routed)         2.893     8.757    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0_n_0
    SLICE_X38Y93         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         1.479    22.658    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y93         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.263    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X38Y93         FDRE (Setup_fdre_C_R)       -0.524    22.095    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         22.095    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                 13.338    

Slack (MET) :             13.338ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 0.580ns (9.977%)  route 5.233ns (90.023%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         1.650     2.944    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X39Y90         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=52, routed)          2.341     5.741    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X30Y106        LUT1 (Prop_lut1_I0_O)        0.124     5.865 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/axi_awready_i_1/O
                         net (fo=193, routed)         2.893     8.757    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0_n_0
    SLICE_X38Y93         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         1.479    22.658    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y93         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.263    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X38Y93         FDRE (Setup_fdre_C_R)       -0.524    22.095    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         22.095    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                 13.338    

Slack (MET) :             13.338ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 0.580ns (9.977%)  route 5.233ns (90.023%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         1.650     2.944    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X39Y90         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=52, routed)          2.341     5.741    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X30Y106        LUT1 (Prop_lut1_I0_O)        0.124     5.865 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/axi_awready_i_1/O
                         net (fo=193, routed)         2.893     8.757    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0_n_0
    SLICE_X38Y93         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         1.479    22.658    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y93         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.263    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X38Y93         FDRE (Setup_fdre_C_R)       -0.524    22.095    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         22.095    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                 13.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         0.558     0.894    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y94         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.113     1.171    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y93         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         0.825     1.191    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         0.572     0.908    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y86         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.103     1.151    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         0.840     1.206    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.282     0.924    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.041    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         0.572     0.908    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y86         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.101     1.150    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         0.840     1.206    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.924    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.039    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         0.557     0.893    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y97         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q
                         net (fo=2, routed)           0.063     1.097    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1[31]
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.045     1.142 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     1.142    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X36Y97         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         0.825     1.191    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.285     0.906    
    SLICE_X36Y97         FDRE (Hold_fdre_C_D)         0.121     1.027    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         0.556     0.892    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y95         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=2, routed)           0.063     1.096    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg0[6]
    SLICE_X38Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.141 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.141    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X38Y95         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         0.824     1.190    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y95         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.121     1.026    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         0.558     0.894    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q
                         net (fo=2, routed)           0.065     1.100    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1[9]
    SLICE_X34Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.145 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     1.145    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X34Y94         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         0.825     1.191    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y94         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y94         FDRE (Hold_fdre_C_D)         0.121     1.028    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         0.556     0.892    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y93         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.065     1.098    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg0[5]
    SLICE_X38Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.143 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.143    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X38Y93         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         0.824     1.190    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y93         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.121     1.026    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         0.572     0.908    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y86         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.118     1.167    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y86         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         0.838     1.204    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.049    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg3_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         0.559     0.895    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y97         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg3_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg3_reg[25]/Q
                         net (fo=2, routed)           0.067     1.103    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg3[25]
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.148 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.148    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X34Y97         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         0.826     1.192    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y97         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.284     0.908    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.120     1.028    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         0.557     0.893    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg3_reg[11]/Q
                         net (fo=2, routed)           0.067     1.101    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg3[11]
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.146 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     1.146    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X34Y92         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=905, routed)         0.824     1.190    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y92         FDRE (Hold_fdre_C_D)         0.120     1.026    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y91    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y91    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y91    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X28Y94    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X28Y98    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X28Y94    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y99    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y93    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y93    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK



