# Reading D:/modeltech64_10.5/tcl/vsim/pref.tcl
# Reading C:/Users/xiaoqin/modelsim.tcl
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sdram_fifo_axi_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying D:\Xilinx\Xlib\modelsim.ini
# vlog -vlog01compat -work altera_ver {d:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:24 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work altera_ver d:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 09:55:25 on Jul 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying D:\Xilinx\Xlib\modelsim.ini
# vlog -vlog01compat -work lpm_ver {d:/altera/13.0sp1/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:25 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work lpm_ver d:/altera/13.0sp1/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 09:55:25 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying D:\Xilinx\Xlib\modelsim.ini
# vlog -vlog01compat -work sgate_ver {d:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:25 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work sgate_ver d:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 09:55:25 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying D:\Xilinx\Xlib\modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {d:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:26 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver d:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 09:55:26 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying D:\Xilinx\Xlib\modelsim.ini
# vlog -sv -work altera_lnsim_ver {d:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:27 on Jul 26,2023
# vlog -reportprogress 300 -sv -work altera_lnsim_ver d:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 09:55:27 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneii_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneii_ver".
# vmap cycloneii_ver ./verilog_libs/cycloneii_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneii_ver ./verilog_libs/cycloneii_ver 
# Modifying D:\Xilinx\Xlib\modelsim.ini
# vlog -vlog01compat -work cycloneii_ver {d:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:27 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work cycloneii_ver d:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.v 
# -- Compiling UDP CYCLONEII_PRIM_DFFE
# -- Compiling UDP CYCLONEII_PRIM_DFFEAS
# -- Compiling UDP CYCLONEII_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneii_dffe
# -- Compiling module cycloneii_mux21
# -- Compiling module cycloneii_mux41
# -- Compiling module cycloneii_and1
# -- Compiling module cycloneii_and16
# -- Compiling module cycloneii_bmux21
# -- Compiling module cycloneii_b17mux21
# -- Compiling module cycloneii_nmux21
# -- Compiling module cycloneii_b5mux21
# -- Compiling module cycloneii_ram_pulse_generator
# -- Compiling module cycloneii_ram_register
# -- Compiling module cycloneii_ram_block
# -- Compiling module cycloneii_jtag
# -- Compiling module cycloneii_crcblock
# -- Compiling module cycloneii_asmiblock
# -- Compiling module cycloneii_m_cntr
# -- Compiling module cycloneii_n_cntr
# -- Compiling module cycloneii_scale_cntr
# -- Compiling module cycloneii_pll_reg
# -- Compiling module cycloneii_pll
# -- Compiling module cycloneii_routing_wire
# -- Compiling module cycloneii_lcell_ff
# -- Compiling module cycloneii_lcell_comb
# -- Compiling module cycloneii_asynch_io
# -- Compiling module cycloneii_io
# -- Compiling module cycloneii_clk_delay_ctrl
# -- Compiling module cycloneii_clk_delay_cal_ctrl
# -- Compiling module cycloneii_ena_reg
# -- Compiling module cycloneii_clkctrl
# -- Compiling module cycloneii_mac_data_reg
# -- Compiling module cycloneii_mac_sign_reg
# -- Compiling module cycloneii_mac_mult_internal
# -- Compiling module cycloneii_mac_mult
# -- Compiling module cycloneii_mac_out
# 
# Top level modules:
# 	cycloneii_and1
# 	cycloneii_and16
# 	cycloneii_bmux21
# 	cycloneii_b17mux21
# 	cycloneii_nmux21
# 	cycloneii_b5mux21
# 	cycloneii_ram_block
# 	cycloneii_jtag
# 	cycloneii_crcblock
# 	cycloneii_asmiblock
# 	cycloneii_pll
# 	cycloneii_routing_wire
# 	cycloneii_lcell_ff
# 	cycloneii_lcell_comb
# 	cycloneii_io
# 	cycloneii_clk_delay_ctrl
# 	cycloneii_clk_delay_cal_ctrl
# 	cycloneii_clkctrl
# 	cycloneii_mac_mult
# 	cycloneii_mac_out
# End time: 09:55:27 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying D:\Xilinx\Xlib\modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 09:55:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 09:55:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 09:55:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 09:55:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/defines.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/defines.v 
# End time: 09:55:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 09:55:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 09:55:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(273): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 09:55:29 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 09:55:29 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 09:55:29 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 09:55:29 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 09:55:29 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 09:55:30 on Jul 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:30 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 09:55:30 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:30 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 09:55:30 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:30 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 09:55:30 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  sdram_pro_axi_top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=""+acc"" sdram_pro_axi_top_tb 
# Start time: 09:55:30 on Jul 26,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v(867): (vopt-2697) MSB of part-select into 'Dq_dqm' is out of bounds.
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v(867): (vopt-2697) LSB of part-select into 'Dq_dqm' is out of bounds.
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v(868): (vopt-2697) MSB of part-select into 'Dq_dqm' is out of bounds.
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v(868): (vopt-2697) LSB of part-select into 'Dq_dqm' is out of bounds.
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_axi_master(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_read(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_write(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_init(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_autorefresh(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_arbit(fast)".
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(65): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(108): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(108): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(161): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(183): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200750 ns PRE  : Bank = ALL
# at time    200770 ns PRE  : Bank = ALL
# at time    200790 ns PRE  : Bank = ALL
# at time    200810 ns ACT  : Bank = 0 Row =    0
# at time    200910 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200930 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    200950 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201230 ns BST  : Burst Terminate
# at time    201250 ns BST  : Burst Terminate
# at time    201270 ns PRE  : Bank = ALL
# at time    201390 ns ACT  : Bank = 0 Row =    0
# at time    201537 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    201557 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201577 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201597 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201617 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201637 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201657 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201677 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201697 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201717 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201737 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201757 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201777 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201797 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201810 ns BST  : Burst Terminate
# at time    201817 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201837 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201890 ns BST  : Burst Terminate
# at time    201910 ns PRE  : Bank = ALL
# at time    202150 ns ACT  : Bank = 0 Row =    0
# at time    202297 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    202317 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    202337 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    202357 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    202377 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    202397 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    202417 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    202437 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    202457 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    202477 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    202497 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    202517 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    202537 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    202557 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    202570 ns BST  : Burst Terminate
# at time    202577 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    202597 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    202650 ns BST  : Burst Terminate
# at time    202670 ns PRE  : Bank = ALL
# at time    202790 ns ACT  : Bank = 0 Row =    0
# at time    202937 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    202957 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    202977 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    202997 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    203017 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    203037 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    203057 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    203077 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    203097 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    203117 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    203137 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    203157 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    203177 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    203197 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    203210 ns BST  : Burst Terminate
# at time    203217 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    203237 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    203290 ns BST  : Burst Terminate
# at time    203310 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
# at time    305570 ns PRE  : Bank = ALL
# at time    305590 ns PRE  : Bank = ALL
# at time    305610 ns AREF : Auto Refresh
# at time    320570 ns PRE  : Bank = ALL
# at time    320590 ns PRE  : Bank = ALL
# at time    320610 ns AREF : Auto Refresh
# at time    335570 ns PRE  : Bank = ALL
# at time    335590 ns PRE  : Bank = ALL
# at time    335610 ns AREF : Auto Refresh
# at time    350570 ns PRE  : Bank = ALL
# at time    350590 ns PRE  : Bank = ALL
# at time    350610 ns AREF : Auto Refresh
# at time    365570 ns PRE  : Bank = ALL
# at time    365590 ns PRE  : Bank = ALL
# at time    365610 ns AREF : Auto Refresh
# at time    380570 ns PRE  : Bank = ALL
# at time    380590 ns PRE  : Bank = ALL
# at time    380610 ns AREF : Auto Refresh
# at time    395570 ns PRE  : Bank = ALL
# at time    395590 ns PRE  : Bank = ALL
# at time    395610 ns AREF : Auto Refresh
# at time    410570 ns PRE  : Bank = ALL
# at time    410590 ns PRE  : Bank = ALL
# at time    410610 ns AREF : Auto Refresh
# at time    425570 ns PRE  : Bank = ALL
# at time    425590 ns PRE  : Bank = ALL
# at time    425610 ns AREF : Auto Refresh
# at time    440570 ns PRE  : Bank = ALL
# at time    440590 ns PRE  : Bank = ALL
# at time    440610 ns AREF : Auto Refresh
# at time    455570 ns PRE  : Bank = ALL
# at time    455590 ns PRE  : Bank = ALL
# at time    455610 ns AREF : Auto Refresh
# at time    470570 ns PRE  : Bank = ALL
# at time    470590 ns PRE  : Bank = ALL
# at time    470610 ns AREF : Auto Refresh
# at time    485570 ns PRE  : Bank = ALL
# at time    485590 ns PRE  : Bank = ALL
# at time    485610 ns AREF : Auto Refresh
# at time    500570 ns PRE  : Bank = ALL
# at time    500590 ns PRE  : Bank = ALL
# at time    500610 ns AREF : Auto Refresh
# at time    515570 ns PRE  : Bank = ALL
# at time    515590 ns PRE  : Bank = ALL
# at time    515610 ns AREF : Auto Refresh
# at time    530570 ns PRE  : Bank = ALL
# at time    530590 ns PRE  : Bank = ALL
# at time    530610 ns AREF : Auto Refresh
# at time    545570 ns PRE  : Bank = ALL
# at time    545590 ns PRE  : Bank = ALL
# at time    545610 ns AREF : Auto Refresh
# at time    560570 ns PRE  : Bank = ALL
# at time    560590 ns PRE  : Bank = ALL
# at time    560610 ns AREF : Auto Refresh
# at time    575570 ns PRE  : Bank = ALL
# at time    575590 ns PRE  : Bank = ALL
# at time    575610 ns AREF : Auto Refresh
# at time    590570 ns PRE  : Bank = ALL
# at time    590590 ns PRE  : Bank = ALL
# at time    590610 ns AREF : Auto Refresh
# at time    605570 ns PRE  : Bank = ALL
# at time    605590 ns PRE  : Bank = ALL
# at time    605610 ns AREF : Auto Refresh
# at time    620570 ns PRE  : Bank = ALL
# at time    620590 ns PRE  : Bank = ALL
# at time    620610 ns AREF : Auto Refresh
# at time    635570 ns PRE  : Bank = ALL
# at time    635590 ns PRE  : Bank = ALL
# at time    635610 ns AREF : Auto Refresh
# at time    650570 ns PRE  : Bank = ALL
# at time    650590 ns PRE  : Bank = ALL
# at time    650610 ns AREF : Auto Refresh
# at time    665570 ns PRE  : Bank = ALL
# at time    665590 ns PRE  : Bank = ALL
# at time    665610 ns AREF : Auto Refresh
# at time    680570 ns PRE  : Bank = ALL
# at time    680590 ns PRE  : Bank = ALL
# at time    680610 ns AREF : Auto Refresh
# at time    695570 ns PRE  : Bank = ALL
# at time    695590 ns PRE  : Bank = ALL
# at time    695610 ns AREF : Auto Refresh
# at time    710570 ns PRE  : Bank = ALL
# at time    710590 ns PRE  : Bank = ALL
# at time    710610 ns AREF : Auto Refresh
# at time    725570 ns PRE  : Bank = ALL
# at time    725590 ns PRE  : Bank = ALL
# at time    725610 ns AREF : Auto Refresh
# at time    740570 ns PRE  : Bank = ALL
# at time    740590 ns PRE  : Bank = ALL
# at time    740610 ns AREF : Auto Refresh
# at time    755570 ns PRE  : Bank = ALL
# at time    755590 ns PRE  : Bank = ALL
# at time    755610 ns AREF : Auto Refresh
# at time    770570 ns PRE  : Bank = ALL
# at time    770590 ns PRE  : Bank = ALL
# at time    770610 ns AREF : Auto Refresh
# at time    785570 ns PRE  : Bank = ALL
# at time    785590 ns PRE  : Bank = ALL
# at time    785610 ns AREF : Auto Refresh
# at time    800570 ns PRE  : Bank = ALL
# at time    800590 ns PRE  : Bank = ALL
# at time    800610 ns AREF : Auto Refresh
# at time    815570 ns PRE  : Bank = ALL
# at time    815590 ns PRE  : Bank = ALL
# at time    815610 ns AREF : Auto Refresh
# at time    830570 ns PRE  : Bank = ALL
# at time    830590 ns PRE  : Bank = ALL
# at time    830610 ns AREF : Auto Refresh
# at time    845570 ns PRE  : Bank = ALL
# at time    845590 ns PRE  : Bank = ALL
# at time    845610 ns AREF : Auto Refresh
# at time    860570 ns PRE  : Bank = ALL
# at time    860590 ns PRE  : Bank = ALL
# at time    860610 ns AREF : Auto Refresh
# at time    875570 ns PRE  : Bank = ALL
# at time    875590 ns PRE  : Bank = ALL
# at time    875610 ns AREF : Auto Refresh
# at time    890570 ns PRE  : Bank = ALL
# at time    890590 ns PRE  : Bank = ALL
# at time    890610 ns AREF : Auto Refresh
# at time    905570 ns PRE  : Bank = ALL
# at time    905590 ns PRE  : Bank = ALL
# at time    905610 ns AREF : Auto Refresh
# at time    920570 ns PRE  : Bank = ALL
# at time    920590 ns PRE  : Bank = ALL
# at time    920610 ns AREF : Auto Refresh
# at time    935570 ns PRE  : Bank = ALL
# at time    935590 ns PRE  : Bank = ALL
# at time    935610 ns AREF : Auto Refresh
# at time    950570 ns PRE  : Bank = ALL
# at time    950590 ns PRE  : Bank = ALL
# at time    950610 ns AREF : Auto Refresh
# at time    965570 ns PRE  : Bank = ALL
# at time    965590 ns PRE  : Bank = ALL
# at time    965610 ns AREF : Auto Refresh
# at time    980570 ns PRE  : Bank = ALL
# at time    980590 ns PRE  : Bank = ALL
# at time    980610 ns AREF : Auto Refresh
# at time    995570 ns PRE  : Bank = ALL
# at time    995590 ns PRE  : Bank = ALL
# at time    995610 ns AREF : Auto Refresh
# at time   1010570 ns PRE  : Bank = ALL
# at time   1010590 ns PRE  : Bank = ALL
# at time   1010610 ns AREF : Auto Refresh
# at time   1025570 ns PRE  : Bank = ALL
# at time   1025590 ns PRE  : Bank = ALL
# at time   1025610 ns AREF : Auto Refresh
# at time   1040570 ns PRE  : Bank = ALL
# at time   1040590 ns PRE  : Bank = ALL
# at time   1040610 ns AREF : Auto Refresh
# at time   1055570 ns PRE  : Bank = ALL
# at time   1055590 ns PRE  : Bank = ALL
# at time   1055610 ns AREF : Auto Refresh
# at time   1070570 ns PRE  : Bank = ALL
# at time   1070590 ns PRE  : Bank = ALL
# at time   1070610 ns AREF : Auto Refresh
# at time   1085570 ns PRE  : Bank = ALL
# at time   1085590 ns PRE  : Bank = ALL
# at time   1085610 ns AREF : Auto Refresh
# at time   1100570 ns PRE  : Bank = ALL
# at time   1100590 ns PRE  : Bank = ALL
# at time   1100610 ns AREF : Auto Refresh
# at time   1115570 ns PRE  : Bank = ALL
# at time   1115590 ns PRE  : Bank = ALL
# at time   1115610 ns AREF : Auto Refresh
# at time   1130570 ns PRE  : Bank = ALL
# at time   1130590 ns PRE  : Bank = ALL
# at time   1130610 ns AREF : Auto Refresh
# at time   1145570 ns PRE  : Bank = ALL
# at time   1145590 ns PRE  : Bank = ALL
# at time   1145610 ns AREF : Auto Refresh
# at time   1160570 ns PRE  : Bank = ALL
# at time   1160590 ns PRE  : Bank = ALL
# at time   1160610 ns AREF : Auto Refresh
# at time   1175570 ns PRE  : Bank = ALL
# at time   1175590 ns PRE  : Bank = ALL
# at time   1175610 ns AREF : Auto Refresh
# at time   1190570 ns PRE  : Bank = ALL
# at time   1190590 ns PRE  : Bank = ALL
# at time   1190610 ns AREF : Auto Refresh
# at time   1205570 ns PRE  : Bank = ALL
# at time   1205590 ns PRE  : Bank = ALL
# at time   1205610 ns AREF : Auto Refresh
# at time   1220570 ns PRE  : Bank = ALL
# at time   1220590 ns PRE  : Bank = ALL
# at time   1220610 ns AREF : Auto Refresh
# at time   1235570 ns PRE  : Bank = ALL
# at time   1235590 ns PRE  : Bank = ALL
# at time   1235610 ns AREF : Auto Refresh
# at time   1250570 ns PRE  : Bank = ALL
# at time   1250590 ns PRE  : Bank = ALL
# at time   1250610 ns AREF : Auto Refresh
# at time   1265570 ns PRE  : Bank = ALL
# at time   1265590 ns PRE  : Bank = ALL
# at time   1265610 ns AREF : Auto Refresh
# at time   1280570 ns PRE  : Bank = ALL
# at time   1280590 ns PRE  : Bank = ALL
# at time   1280610 ns AREF : Auto Refresh
# at time   1295570 ns PRE  : Bank = ALL
# at time   1295590 ns PRE  : Bank = ALL
# at time   1295610 ns AREF : Auto Refresh
# at time   1310570 ns PRE  : Bank = ALL
# at time   1310590 ns PRE  : Bank = ALL
# at time   1310610 ns AREF : Auto Refresh
# at time   1325570 ns PRE  : Bank = ALL
# at time   1325590 ns PRE  : Bank = ALL
# at time   1325610 ns AREF : Auto Refresh
# at time   1340570 ns PRE  : Bank = ALL
# at time   1340590 ns PRE  : Bank = ALL
# at time   1340610 ns AREF : Auto Refresh
# at time   1355570 ns PRE  : Bank = ALL
# at time   1355590 ns PRE  : Bank = ALL
# at time   1355610 ns AREF : Auto Refresh
# at time   1370570 ns PRE  : Bank = ALL
# at time   1370590 ns PRE  : Bank = ALL
# at time   1370610 ns AREF : Auto Refresh
# at time   1385570 ns PRE  : Bank = ALL
# at time   1385590 ns PRE  : Bank = ALL
# at time   1385610 ns AREF : Auto Refresh
# at time   1400570 ns PRE  : Bank = ALL
# at time   1400590 ns PRE  : Bank = ALL
# at time   1400610 ns AREF : Auto Refresh
# at time   1415570 ns PRE  : Bank = ALL
# at time   1415590 ns PRE  : Bank = ALL
# at time   1415610 ns AREF : Auto Refresh
# at time   1430570 ns PRE  : Bank = ALL
# at time   1430590 ns PRE  : Bank = ALL
# at time   1430610 ns AREF : Auto Refresh
# at time   1445570 ns PRE  : Bank = ALL
# at time   1445590 ns PRE  : Bank = ALL
# at time   1445610 ns AREF : Auto Refresh
# at time   1460570 ns PRE  : Bank = ALL
# at time   1460590 ns PRE  : Bank = ALL
# at time   1460610 ns AREF : Auto Refresh
# at time   1475570 ns PRE  : Bank = ALL
# at time   1475590 ns PRE  : Bank = ALL
# at time   1475610 ns AREF : Auto Refresh
# at time   1490570 ns PRE  : Bank = ALL
# at time   1490590 ns PRE  : Bank = ALL
# at time   1490610 ns AREF : Auto Refresh
# at time   1505570 ns PRE  : Bank = ALL
# at time   1505590 ns PRE  : Bank = ALL
# at time   1505610 ns AREF : Auto Refresh
# at time   1520570 ns PRE  : Bank = ALL
# at time   1520590 ns PRE  : Bank = ALL
# at time   1520610 ns AREF : Auto Refresh
# at time   1535570 ns PRE  : Bank = ALL
# at time   1535590 ns PRE  : Bank = ALL
# at time   1535610 ns AREF : Auto Refresh
# at time   1550570 ns PRE  : Bank = ALL
# at time   1550590 ns PRE  : Bank = ALL
# at time   1550610 ns AREF : Auto Refresh
# at time   1565570 ns PRE  : Bank = ALL
# at time   1565590 ns PRE  : Bank = ALL
# at time   1565610 ns AREF : Auto Refresh
# at time   1580570 ns PRE  : Bank = ALL
# at time   1580590 ns PRE  : Bank = ALL
# at time   1580610 ns AREF : Auto Refresh
# at time   1595570 ns PRE  : Bank = ALL
# at time   1595590 ns PRE  : Bank = ALL
# at time   1595610 ns AREF : Auto Refresh
# at time   1610570 ns PRE  : Bank = ALL
# at time   1610590 ns PRE  : Bank = ALL
# at time   1610610 ns AREF : Auto Refresh
# at time   1625570 ns PRE  : Bank = ALL
# at time   1625590 ns PRE  : Bank = ALL
# at time   1625610 ns AREF : Auto Refresh
# at time   1640570 ns PRE  : Bank = ALL
# at time   1640590 ns PRE  : Bank = ALL
# at time   1640610 ns AREF : Auto Refresh
# at time   1655570 ns PRE  : Bank = ALL
# at time   1655590 ns PRE  : Bank = ALL
# at time   1655610 ns AREF : Auto Refresh
# at time   1670570 ns PRE  : Bank = ALL
# at time   1670590 ns PRE  : Bank = ALL
# at time   1670610 ns AREF : Auto Refresh
# at time   1685570 ns PRE  : Bank = ALL
# at time   1685590 ns PRE  : Bank = ALL
# at time   1685610 ns AREF : Auto Refresh
# at time   1700570 ns PRE  : Bank = ALL
# at time   1700590 ns PRE  : Bank = ALL
# at time   1700610 ns AREF : Auto Refresh
# at time   1715570 ns PRE  : Bank = ALL
# at time   1715590 ns PRE  : Bank = ALL
# at time   1715610 ns AREF : Auto Refresh
# at time   1730570 ns PRE  : Bank = ALL
# at time   1730590 ns PRE  : Bank = ALL
# at time   1730610 ns AREF : Auto Refresh
# at time   1745570 ns PRE  : Bank = ALL
# at time   1745590 ns PRE  : Bank = ALL
# at time   1745610 ns AREF : Auto Refresh
# at time   1760570 ns PRE  : Bank = ALL
# at time   1760590 ns PRE  : Bank = ALL
# at time   1760610 ns AREF : Auto Refresh
# at time   1775570 ns PRE  : Bank = ALL
# at time   1775590 ns PRE  : Bank = ALL
# at time   1775610 ns AREF : Auto Refresh
# at time   1790570 ns PRE  : Bank = ALL
# at time   1790590 ns PRE  : Bank = ALL
# at time   1790610 ns AREF : Auto Refresh
# at time   1805570 ns PRE  : Bank = ALL
# at time   1805590 ns PRE  : Bank = ALL
# at time   1805610 ns AREF : Auto Refresh
# at time   1820570 ns PRE  : Bank = ALL
# at time   1820590 ns PRE  : Bank = ALL
# at time   1820610 ns AREF : Auto Refresh
# at time   1835570 ns PRE  : Bank = ALL
# at time   1835590 ns PRE  : Bank = ALL
# at time   1835610 ns AREF : Auto Refresh
# at time   1850570 ns PRE  : Bank = ALL
# at time   1850590 ns PRE  : Bank = ALL
# at time   1850610 ns AREF : Auto Refresh
# at time   1865570 ns PRE  : Bank = ALL
# at time   1865590 ns PRE  : Bank = ALL
# at time   1865610 ns AREF : Auto Refresh
# at time   1880570 ns PRE  : Bank = ALL
# at time   1880590 ns PRE  : Bank = ALL
# at time   1880610 ns AREF : Auto Refresh
# at time   1895570 ns PRE  : Bank = ALL
# at time   1895590 ns PRE  : Bank = ALL
# at time   1895610 ns AREF : Auto Refresh
# at time   1910570 ns PRE  : Bank = ALL
# at time   1910590 ns PRE  : Bank = ALL
# at time   1910610 ns AREF : Auto Refresh
# at time   1925570 ns PRE  : Bank = ALL
# at time   1925590 ns PRE  : Bank = ALL
# at time   1925610 ns AREF : Auto Refresh
# at time   1940570 ns PRE  : Bank = ALL
# at time   1940590 ns PRE  : Bank = ALL
# at time   1940610 ns AREF : Auto Refresh
# at time   1955570 ns PRE  : Bank = ALL
# at time   1955590 ns PRE  : Bank = ALL
# at time   1955610 ns AREF : Auto Refresh
# at time   1970570 ns PRE  : Bank = ALL
# at time   1970590 ns PRE  : Bank = ALL
# at time   1970610 ns AREF : Auto Refresh
# at time   1985570 ns PRE  : Bank = ALL
# at time   1985590 ns PRE  : Bank = ALL
# at time   1985610 ns AREF : Auto Refresh
# at time   2000570 ns PRE  : Bank = ALL
# at time   2000590 ns PRE  : Bank = ALL
# at time   2000610 ns AREF : Auto Refresh
# at time   2015570 ns PRE  : Bank = ALL
# at time   2015590 ns PRE  : Bank = ALL
# at time   2015610 ns AREF : Auto Refresh
# at time   2030570 ns PRE  : Bank = ALL
# at time   2030590 ns PRE  : Bank = ALL
# at time   2030610 ns AREF : Auto Refresh
# at time   2045570 ns PRE  : Bank = ALL
# at time   2045590 ns PRE  : Bank = ALL
# at time   2045610 ns AREF : Auto Refresh
# at time   2060570 ns PRE  : Bank = ALL
# at time   2060590 ns PRE  : Bank = ALL
# at time   2060610 ns AREF : Auto Refresh
# at time   2075570 ns PRE  : Bank = ALL
# at time   2075590 ns PRE  : Bank = ALL
# at time   2075610 ns AREF : Auto Refresh
# at time   2090570 ns PRE  : Bank = ALL
# at time   2090590 ns PRE  : Bank = ALL
# at time   2090610 ns AREF : Auto Refresh
# at time   2105570 ns PRE  : Bank = ALL
# at time   2105590 ns PRE  : Bank = ALL
# at time   2105610 ns AREF : Auto Refresh
# at time   2120570 ns PRE  : Bank = ALL
# at time   2120590 ns PRE  : Bank = ALL
# at time   2120610 ns AREF : Auto Refresh
# at time   2135570 ns PRE  : Bank = ALL
# at time   2135590 ns PRE  : Bank = ALL
# at time   2135610 ns AREF : Auto Refresh
# at time   2150570 ns PRE  : Bank = ALL
# at time   2150590 ns PRE  : Bank = ALL
# at time   2150610 ns AREF : Auto Refresh
# at time   2165570 ns PRE  : Bank = ALL
# at time   2165590 ns PRE  : Bank = ALL
# at time   2165610 ns AREF : Auto Refresh
# at time   2180570 ns PRE  : Bank = ALL
# at time   2180590 ns PRE  : Bank = ALL
# at time   2180610 ns AREF : Auto Refresh
# at time   2195570 ns PRE  : Bank = ALL
# at time   2195590 ns PRE  : Bank = ALL
# at time   2195610 ns AREF : Auto Refresh
# at time   2210570 ns PRE  : Bank = ALL
# at time   2210590 ns PRE  : Bank = ALL
# at time   2210610 ns AREF : Auto Refresh
# at time   2225570 ns PRE  : Bank = ALL
# at time   2225590 ns PRE  : Bank = ALL
# at time   2225610 ns AREF : Auto Refresh
# at time   2240570 ns PRE  : Bank = ALL
# at time   2240590 ns PRE  : Bank = ALL
# at time   2240610 ns AREF : Auto Refresh
# at time   2255570 ns PRE  : Bank = ALL
# at time   2255590 ns PRE  : Bank = ALL
# at time   2255610 ns AREF : Auto Refresh
# at time   2270570 ns PRE  : Bank = ALL
# at time   2270590 ns PRE  : Bank = ALL
# at time   2270610 ns AREF : Auto Refresh
# at time   2285570 ns PRE  : Bank = ALL
# at time   2285590 ns PRE  : Bank = ALL
# at time   2285610 ns AREF : Auto Refresh
# at time   2300570 ns PRE  : Bank = ALL
# at time   2300590 ns PRE  : Bank = ALL
# at time   2300610 ns AREF : Auto Refresh
# at time   2315570 ns PRE  : Bank = ALL
# at time   2315590 ns PRE  : Bank = ALL
# at time   2315610 ns AREF : Auto Refresh
# at time   2330570 ns PRE  : Bank = ALL
# at time   2330590 ns PRE  : Bank = ALL
# at time   2330610 ns AREF : Auto Refresh
# at time   2345570 ns PRE  : Bank = ALL
# at time   2345590 ns PRE  : Bank = ALL
# at time   2345610 ns AREF : Auto Refresh
# at time   2360570 ns PRE  : Bank = ALL
# at time   2360590 ns PRE  : Bank = ALL
# at time   2360610 ns AREF : Auto Refresh
# at time   2375570 ns PRE  : Bank = ALL
# at time   2375590 ns PRE  : Bank = ALL
# at time   2375610 ns AREF : Auto Refresh
# at time   2390570 ns PRE  : Bank = ALL
# at time   2390590 ns PRE  : Bank = ALL
# at time   2390610 ns AREF : Auto Refresh
# at time   2405570 ns PRE  : Bank = ALL
# at time   2405590 ns PRE  : Bank = ALL
# at time   2405610 ns AREF : Auto Refresh
# at time   2420570 ns PRE  : Bank = ALL
# at time   2420590 ns PRE  : Bank = ALL
# at time   2420610 ns AREF : Auto Refresh
# at time   2435570 ns PRE  : Bank = ALL
# at time   2435590 ns PRE  : Bank = ALL
# at time   2435610 ns AREF : Auto Refresh
# at time   2450570 ns PRE  : Bank = ALL
# at time   2450590 ns PRE  : Bank = ALL
# at time   2450610 ns AREF : Auto Refresh
# at time   2465570 ns PRE  : Bank = ALL
# at time   2465590 ns PRE  : Bank = ALL
# at time   2465610 ns AREF : Auto Refresh
# at time   2480570 ns PRE  : Bank = ALL
# at time   2480590 ns PRE  : Bank = ALL
# at time   2480610 ns AREF : Auto Refresh
# at time   2495570 ns PRE  : Bank = ALL
# at time   2495590 ns PRE  : Bank = ALL
# at time   2495610 ns AREF : Auto Refresh
# at time   2510570 ns PRE  : Bank = ALL
# at time   2510590 ns PRE  : Bank = ALL
# at time   2510610 ns AREF : Auto Refresh
# at time   2525570 ns PRE  : Bank = ALL
# at time   2525590 ns PRE  : Bank = ALL
# at time   2525610 ns AREF : Auto Refresh
# at time   2540570 ns PRE  : Bank = ALL
# at time   2540590 ns PRE  : Bank = ALL
# at time   2540610 ns AREF : Auto Refresh
# at time   2555570 ns PRE  : Bank = ALL
# at time   2555590 ns PRE  : Bank = ALL
# at time   2555610 ns AREF : Auto Refresh
# at time   2570570 ns PRE  : Bank = ALL
# at time   2570590 ns PRE  : Bank = ALL
# at time   2570610 ns AREF : Auto Refresh
# at time   2585570 ns PRE  : Bank = ALL
# at time   2585590 ns PRE  : Bank = ALL
# at time   2585610 ns AREF : Auto Refresh
# at time   2600570 ns PRE  : Bank = ALL
# at time   2600590 ns PRE  : Bank = ALL
# at time   2600610 ns AREF : Auto Refresh
# at time   2615570 ns PRE  : Bank = ALL
# at time   2615590 ns PRE  : Bank = ALL
# at time   2615610 ns AREF : Auto Refresh
# at time   2630570 ns PRE  : Bank = ALL
# at time   2630590 ns PRE  : Bank = ALL
# at time   2630610 ns AREF : Auto Refresh
# at time   2645570 ns PRE  : Bank = ALL
# at time   2645590 ns PRE  : Bank = ALL
# at time   2645610 ns AREF : Auto Refresh
# at time   2660570 ns PRE  : Bank = ALL
# at time   2660590 ns PRE  : Bank = ALL
# at time   2660610 ns AREF : Auto Refresh
# at time   2675570 ns PRE  : Bank = ALL
# at time   2675590 ns PRE  : Bank = ALL
# at time   2675610 ns AREF : Auto Refresh
# at time   2690570 ns PRE  : Bank = ALL
# at time   2690590 ns PRE  : Bank = ALL
# at time   2690610 ns AREF : Auto Refresh
# at time   2705570 ns PRE  : Bank = ALL
# at time   2705590 ns PRE  : Bank = ALL
# at time   2705610 ns AREF : Auto Refresh
# at time   2720570 ns PRE  : Bank = ALL
# at time   2720590 ns PRE  : Bank = ALL
# at time   2720610 ns AREF : Auto Refresh
# at time   2735570 ns PRE  : Bank = ALL
# at time   2735590 ns PRE  : Bank = ALL
# at time   2735610 ns AREF : Auto Refresh
# at time   2750570 ns PRE  : Bank = ALL
# at time   2750590 ns PRE  : Bank = ALL
# at time   2750610 ns AREF : Auto Refresh
# at time   2765570 ns PRE  : Bank = ALL
# at time   2765590 ns PRE  : Bank = ALL
# at time   2765610 ns AREF : Auto Refresh
# at time   2780570 ns PRE  : Bank = ALL
# at time   2780590 ns PRE  : Bank = ALL
# at time   2780610 ns AREF : Auto Refresh
# at time   2795570 ns PRE  : Bank = ALL
# at time   2795590 ns PRE  : Bank = ALL
# at time   2795610 ns AREF : Auto Refresh
# at time   2810570 ns PRE  : Bank = ALL
# at time   2810590 ns PRE  : Bank = ALL
# at time   2810610 ns AREF : Auto Refresh
# at time   2825570 ns PRE  : Bank = ALL
# at time   2825590 ns PRE  : Bank = ALL
# at time   2825610 ns AREF : Auto Refresh
# at time   2840570 ns PRE  : Bank = ALL
# at time   2840590 ns PRE  : Bank = ALL
# at time   2840610 ns AREF : Auto Refresh
# at time   2855570 ns PRE  : Bank = ALL
# at time   2855590 ns PRE  : Bank = ALL
# at time   2855610 ns AREF : Auto Refresh
# at time   2870570 ns PRE  : Bank = ALL
# at time   2870590 ns PRE  : Bank = ALL
# at time   2870610 ns AREF : Auto Refresh
# at time   2885570 ns PRE  : Bank = ALL
# at time   2885590 ns PRE  : Bank = ALL
# at time   2885610 ns AREF : Auto Refresh
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(65): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(108): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(108): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(161): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(183): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200750 ns PRE  : Bank = ALL
# at time    200770 ns PRE  : Bank = ALL
# at time    200790 ns PRE  : Bank = ALL
# at time    200810 ns ACT  : Bank = 0 Row =    0
# at time    200910 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200930 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    200950 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201230 ns BST  : Burst Terminate
# at time    201250 ns BST  : Burst Terminate
# at time    201270 ns PRE  : Bank = ALL
# at time    201390 ns ACT  : Bank = 0 Row =    0
# at time    201537 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    201557 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201577 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201597 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201617 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201637 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201657 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201677 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201697 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201717 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201737 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201757 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201777 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201797 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201810 ns BST  : Burst Terminate
# at time    201817 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201837 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201890 ns BST  : Burst Terminate
# at time    201910 ns PRE  : Bank = ALL
# at time    202150 ns ACT  : Bank = 0 Row =    0
# at time    202297 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    202317 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    202337 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    202357 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    202377 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    202397 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    202417 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    202437 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    202457 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    202477 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    202497 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    202517 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    202537 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    202557 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    202570 ns BST  : Burst Terminate
# at time    202577 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    202597 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    202650 ns BST  : Burst Terminate
# at time    202670 ns PRE  : Bank = ALL
# at time    202790 ns ACT  : Bank = 0 Row =    0
# at time    202937 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    202957 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    202977 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    202997 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    203017 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    203037 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    203057 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    203077 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    203097 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    203117 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    203137 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    203157 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    203177 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    203197 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    203210 ns BST  : Burst Terminate
# at time    203217 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    203237 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    203290 ns BST  : Burst Terminate
# at time    203310 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
add wave -position insertpoint sim:/sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_axi_master/*
add wave -position insertpoint sim:/sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_axi_slave/*
add wave -position insertpoint sim:/sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/fifo_ctrl_inst/*
add wave -position insertpoint sim:/sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read/*
add wave -position insertpoint sim:/sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(65): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(108): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(108): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(161): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(183): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200750 ns PRE  : Bank = ALL
# at time    200770 ns PRE  : Bank = ALL
# at time    200790 ns PRE  : Bank = ALL
# at time    200810 ns ACT  : Bank = 0 Row =    0
# at time    200910 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200930 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    200950 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201230 ns BST  : Burst Terminate
# at time    201250 ns BST  : Burst Terminate
# at time    201270 ns PRE  : Bank = ALL
# at time    201390 ns ACT  : Bank = 0 Row =    0
# at time    201537 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    201557 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201577 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201597 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201617 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201637 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201657 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201677 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201697 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201717 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201737 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201757 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201777 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201797 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201810 ns BST  : Burst Terminate
# at time    201817 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201837 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201890 ns BST  : Burst Terminate
# at time    201910 ns PRE  : Bank = ALL
# at time    202150 ns ACT  : Bank = 0 Row =    0
# at time    202297 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    202317 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    202337 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    202357 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    202377 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    202397 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    202417 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    202437 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    202457 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    202477 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    202497 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    202517 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    202537 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    202557 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    202570 ns BST  : Burst Terminate
# at time    202577 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    202597 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    202650 ns BST  : Burst Terminate
# at time    202670 ns PRE  : Bank = ALL
# at time    202790 ns ACT  : Bank = 0 Row =    0
# at time    202937 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    202957 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    202977 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    202997 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    203017 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    203037 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    203057 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    203077 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    203097 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    203117 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    203137 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    203157 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    203177 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    203197 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    203210 ns BST  : Burst Terminate
# at time    203217 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    203237 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    203290 ns BST  : Burst Terminate
# at time    203310 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:19 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 10:23:19 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:19 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 10:23:19 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:19 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 10:23:19 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 10:23:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 10:23:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 10:23:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(273): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 10:23:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 10:23:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# ** Error (suppressible): D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v(64): (vlog-2388) 'sdram_wr_end' already declared in this scope (sdram_pro_fifo_ctrl).
# End time: 10:23:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# D:/modeltech64_10.5/win64/vlog failed.
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 10:23:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 10:23:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 10:23:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 10:23:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 10:23:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 10:23:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:51 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 10:23:51 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:51 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 10:23:51 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:51 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 10:23:51 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:52 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 10:23:52 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:52 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 10:23:52 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:52 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 10:23:52 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:52 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(273): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 10:23:52 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:52 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 10:23:52 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:53 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 10:23:53 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:53 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 10:23:53 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:53 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 10:23:53 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:53 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 10:23:53 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:53 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 10:23:53 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:54 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 10:23:54 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:54 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 10:23:54 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(65): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(161): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(183): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200750 ns PRE  : Bank = ALL
# at time    200770 ns PRE  : Bank = ALL
# at time    200790 ns PRE  : Bank = ALL
# at time    200810 ns ACT  : Bank = 0 Row =    0
# at time    200910 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200930 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    200950 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201230 ns BST  : Burst Terminate
# at time    201250 ns BST  : Burst Terminate
# at time    201270 ns PRE  : Bank = ALL
# at time    201390 ns ACT  : Bank = 0 Row =    0
# at time    201537 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    201557 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201577 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201597 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201617 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201637 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201657 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201677 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201697 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201717 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201737 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201757 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201777 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201797 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201810 ns BST  : Burst Terminate
# at time    201817 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201837 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201890 ns BST  : Burst Terminate
# at time    201910 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:19 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 10:44:19 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 10:44:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 10:44:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 10:44:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 10:44:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 10:44:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(273): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 10:44:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 10:44:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 10:44:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 10:44:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 10:44:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 10:44:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 10:44:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 10:44:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 10:44:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Causality operation skipped due to absence of debug database file
# A bookmark named "bookmark0" has been added for window "Wave"
# Bookmarks will be automatically saved and restored
# Bookmark "bookmark0" already exists with that definition in window "Wave", ignoring
restart
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:49:35 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 14:49:35 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:49:36 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 14:49:36 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:49:36 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 14:49:36 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:49:36 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 14:49:36 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:49:36 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 14:49:36 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:49:36 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 14:49:36 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:49:36 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(273): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 14:49:36 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:49:37 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 14:49:37 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:49:37 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 14:49:37 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:49:37 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 14:49:37 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:49:37 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 14:49:37 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:49:37 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 14:49:37 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:49:37 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 14:49:37 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:49:38 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 14:49:38 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:49:38 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 14:49:38 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_axi_master(fast)".
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(65): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(161): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(183): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200750 ns PRE  : Bank = ALL
# at time    200770 ns PRE  : Bank = ALL
# at time    200790 ns PRE  : Bank = ALL
# at time    200810 ns ACT  : Bank = 0 Row =    0
# at time    200910 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200930 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    200950 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201230 ns BST  : Burst Terminate
# at time    201250 ns BST  : Burst Terminate
# at time    201270 ns PRE  : Bank = ALL
# at time    201390 ns ACT  : Bank = 0 Row =    0
# at time    201537 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    201557 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201577 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201597 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201617 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201637 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201657 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201677 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201697 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201717 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201737 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201757 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201777 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201797 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201810 ns BST  : Burst Terminate
# at time    201817 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201837 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201890 ns BST  : Burst Terminate
# at time    201910 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
# Bookmarks have been exported for window "Wave" to: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/simulation/modelsim/bookmarks.do
# End time: 15:18:24 on Jul 26,2023, Elapsed time: 5:22:54
# Errors: 1, Warnings: 42
